
chYappyt1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  08008350  08008350  00018350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087c8  080087c8  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080087c8  080087c8  000187c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080087d0  080087d0  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080087d0  080087d0  000187d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080087d4  080087d4  000187d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080087d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  200001d4  080089ac  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  080089ac  00020454  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b0a4  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bbb  00000000  00000000  0002b2eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009d8  00000000  00000000  0002cea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000779  00000000  00000000  0002d880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002082f  00000000  00000000  0002dff9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bc10  00000000  00000000  0004e828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c0bbc  00000000  00000000  0005a438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003ca8  00000000  00000000  0011aff4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0011ec9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008338 	.word	0x08008338

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08008338 	.word	0x08008338

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <send_message>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void send_message(uint8_t sensor_type, uint8_t sensor_id, uint8_t *payload, uint8_t length) {
 8000ff0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000ff4:	b087      	sub	sp, #28
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	603a      	str	r2, [r7, #0]
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	71fb      	strb	r3, [r7, #7]
 8001000:	460b      	mov	r3, r1
 8001002:	71bb      	strb	r3, [r7, #6]
 8001004:	4613      	mov	r3, r2
 8001006:	717b      	strb	r3, [r7, #5]
 8001008:	466b      	mov	r3, sp
 800100a:	461e      	mov	r6, r3
    uint8_t message[length + 5];
 800100c:	797b      	ldrb	r3, [r7, #5]
 800100e:	1d59      	adds	r1, r3, #5
 8001010:	1e4b      	subs	r3, r1, #1
 8001012:	613b      	str	r3, [r7, #16]
 8001014:	460a      	mov	r2, r1
 8001016:	2300      	movs	r3, #0
 8001018:	4690      	mov	r8, r2
 800101a:	4699      	mov	r9, r3
 800101c:	f04f 0200 	mov.w	r2, #0
 8001020:	f04f 0300 	mov.w	r3, #0
 8001024:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001028:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800102c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001030:	460a      	mov	r2, r1
 8001032:	2300      	movs	r3, #0
 8001034:	4614      	mov	r4, r2
 8001036:	461d      	mov	r5, r3
 8001038:	f04f 0200 	mov.w	r2, #0
 800103c:	f04f 0300 	mov.w	r3, #0
 8001040:	00eb      	lsls	r3, r5, #3
 8001042:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001046:	00e2      	lsls	r2, r4, #3
 8001048:	460b      	mov	r3, r1
 800104a:	3307      	adds	r3, #7
 800104c:	08db      	lsrs	r3, r3, #3
 800104e:	00db      	lsls	r3, r3, #3
 8001050:	ebad 0d03 	sub.w	sp, sp, r3
 8001054:	466b      	mov	r3, sp
 8001056:	3300      	adds	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]
    uint8_t checksum = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	75fb      	strb	r3, [r7, #23]

    message[0] = START_MARKER;
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	227e      	movs	r2, #126	; 0x7e
 8001062:	701a      	strb	r2, [r3, #0]
    message[1] = length;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	797a      	ldrb	r2, [r7, #5]
 8001068:	705a      	strb	r2, [r3, #1]
    message[2] = sensor_type;
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	79fa      	ldrb	r2, [r7, #7]
 800106e:	709a      	strb	r2, [r3, #2]
    message[3] = sensor_id;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	79ba      	ldrb	r2, [r7, #6]
 8001074:	70da      	strb	r2, [r3, #3]

    for (uint8_t i = 0; i < length; i++) {
 8001076:	2300      	movs	r3, #0
 8001078:	75bb      	strb	r3, [r7, #22]
 800107a:	e011      	b.n	80010a0 <send_message+0xb0>
        message[4 + i] = payload[i];
 800107c:	7dbb      	ldrb	r3, [r7, #22]
 800107e:	683a      	ldr	r2, [r7, #0]
 8001080:	441a      	add	r2, r3
 8001082:	7dbb      	ldrb	r3, [r7, #22]
 8001084:	3304      	adds	r3, #4
 8001086:	7811      	ldrb	r1, [r2, #0]
 8001088:	68fa      	ldr	r2, [r7, #12]
 800108a:	54d1      	strb	r1, [r2, r3]
        checksum ^= payload[i];
 800108c:	7dbb      	ldrb	r3, [r7, #22]
 800108e:	683a      	ldr	r2, [r7, #0]
 8001090:	4413      	add	r3, r2
 8001092:	781a      	ldrb	r2, [r3, #0]
 8001094:	7dfb      	ldrb	r3, [r7, #23]
 8001096:	4053      	eors	r3, r2
 8001098:	75fb      	strb	r3, [r7, #23]
    for (uint8_t i = 0; i < length; i++) {
 800109a:	7dbb      	ldrb	r3, [r7, #22]
 800109c:	3301      	adds	r3, #1
 800109e:	75bb      	strb	r3, [r7, #22]
 80010a0:	7dba      	ldrb	r2, [r7, #22]
 80010a2:	797b      	ldrb	r3, [r7, #5]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d3e9      	bcc.n	800107c <send_message+0x8c>
    }

    message[length + 4] = checksum;
 80010a8:	797b      	ldrb	r3, [r7, #5]
 80010aa:	3304      	adds	r3, #4
 80010ac:	68fa      	ldr	r2, [r7, #12]
 80010ae:	7df9      	ldrb	r1, [r7, #23]
 80010b0:	54d1      	strb	r1, [r2, r3]

    HAL_GPIO_WritePin(TX_EN_GPIO_Port, TX_EN_Pin, 1);
 80010b2:	2201      	movs	r2, #1
 80010b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010bc:	f000 fe5a 	bl	8001d74 <HAL_GPIO_WritePin>
    HAL_UART_Transmit(&huart1, message, length + 5, HAL_MAX_DELAY);
 80010c0:	797b      	ldrb	r3, [r7, #5]
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	3305      	adds	r3, #5
 80010c6:	b29a      	uxth	r2, r3
 80010c8:	f04f 33ff 	mov.w	r3, #4294967295
 80010cc:	68f9      	ldr	r1, [r7, #12]
 80010ce:	4808      	ldr	r0, [pc, #32]	; (80010f0 <send_message+0x100>)
 80010d0:	f002 f85a 	bl	8003188 <HAL_UART_Transmit>
    HAL_GPIO_WritePin(TX_EN_GPIO_Port, TX_EN_Pin, 0);
 80010d4:	2200      	movs	r2, #0
 80010d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010de:	f000 fe49 	bl	8001d74 <HAL_GPIO_WritePin>
 80010e2:	46b5      	mov	sp, r6
}
 80010e4:	bf00      	nop
 80010e6:	371c      	adds	r7, #28
 80010e8:	46bd      	mov	sp, r7
 80010ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80010ee:	bf00      	nop
 80010f0:	200001f0 	.word	0x200001f0

080010f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fa:	f000 fb52 	bl	80017a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010fe:	f000 f82d 	bl	800115c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001102:	f000 f8ed 	bl	80012e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001106:	f000 f8bb 	bl	8001280 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800110a:	f000 f889 	bl	8001220 <MX_USART1_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  	//Example call Thermocouple1 T1 value 25.3662
	  	uint8_t sensor_type = 'T';
 800110e:	2354      	movs	r3, #84	; 0x54
 8001110:	75fb      	strb	r3, [r7, #23]
	    uint8_t sensor_id = 1;
 8001112:	2301      	movs	r3, #1
 8001114:	75bb      	strb	r3, [r7, #22]
	    float sensor_value = 25.3662;
 8001116:	4b0f      	ldr	r3, [pc, #60]	; (8001154 <main+0x60>)
 8001118:	613b      	str	r3, [r7, #16]
	    char payload[10];

	    snprintf(payload, sizeof(payload), "%.4f", sensor_value);
 800111a:	6938      	ldr	r0, [r7, #16]
 800111c:	f7ff fa14 	bl	8000548 <__aeabi_f2d>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
 8001124:	1d38      	adds	r0, r7, #4
 8001126:	e9cd 2300 	strd	r2, r3, [sp]
 800112a:	4a0b      	ldr	r2, [pc, #44]	; (8001158 <main+0x64>)
 800112c:	210a      	movs	r1, #10
 800112e:	f003 fc2f 	bl	8004990 <sniprintf>
	    uint8_t length = strlen(payload);
 8001132:	1d3b      	adds	r3, r7, #4
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff f89b 	bl	8000270 <strlen>
 800113a:	4603      	mov	r3, r0
 800113c:	73fb      	strb	r3, [r7, #15]

	    send_message(sensor_type, sensor_id, (uint8_t *)payload, length);
 800113e:	7bfb      	ldrb	r3, [r7, #15]
 8001140:	1d3a      	adds	r2, r7, #4
 8001142:	7db9      	ldrb	r1, [r7, #22]
 8001144:	7df8      	ldrb	r0, [r7, #23]
 8001146:	f7ff ff53 	bl	8000ff0 <send_message>
		HAL_Delay(2000);
 800114a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800114e:	f000 fb9d 	bl	800188c <HAL_Delay>
  {
 8001152:	e7dc      	b.n	800110e <main+0x1a>
 8001154:	41caedfa 	.word	0x41caedfa
 8001158:	08008350 	.word	0x08008350

0800115c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b096      	sub	sp, #88	; 0x58
 8001160:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	2244      	movs	r2, #68	; 0x44
 8001168:	2100      	movs	r1, #0
 800116a:	4618      	mov	r0, r3
 800116c:	f003 fca7 	bl	8004abe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001170:	463b      	mov	r3, r7
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	605a      	str	r2, [r3, #4]
 8001178:	609a      	str	r2, [r3, #8]
 800117a:	60da      	str	r2, [r3, #12]
 800117c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800117e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001182:	f000 fe2d 	bl	8001de0 <HAL_PWREx_ControlVoltageScaling>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800118c:	f000 f90a 	bl	80013a4 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001190:	f000 fe08 	bl	8001da4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001194:	4b21      	ldr	r3, [pc, #132]	; (800121c <SystemClock_Config+0xc0>)
 8001196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800119a:	4a20      	ldr	r2, [pc, #128]	; (800121c <SystemClock_Config+0xc0>)
 800119c:	f023 0318 	bic.w	r3, r3, #24
 80011a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80011a4:	2314      	movs	r3, #20
 80011a6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80011a8:	2301      	movs	r3, #1
 80011aa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80011ac:	2301      	movs	r3, #1
 80011ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80011b0:	2300      	movs	r3, #0
 80011b2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80011b4:	2360      	movs	r3, #96	; 0x60
 80011b6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011b8:	2302      	movs	r3, #2
 80011ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80011bc:	2301      	movs	r3, #1
 80011be:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80011c0:	2301      	movs	r3, #1
 80011c2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80011c4:	2310      	movs	r3, #16
 80011c6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80011c8:	2307      	movs	r3, #7
 80011ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011cc:	2302      	movs	r3, #2
 80011ce:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011d0:	2302      	movs	r3, #2
 80011d2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	4618      	mov	r0, r3
 80011da:	f000 fe57 	bl	8001e8c <HAL_RCC_OscConfig>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80011e4:	f000 f8de 	bl	80013a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e8:	230f      	movs	r3, #15
 80011ea:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ec:	2303      	movs	r3, #3
 80011ee:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f0:	2300      	movs	r3, #0
 80011f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011f4:	2300      	movs	r3, #0
 80011f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011f8:	2300      	movs	r3, #0
 80011fa:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80011fc:	463b      	mov	r3, r7
 80011fe:	2101      	movs	r1, #1
 8001200:	4618      	mov	r0, r3
 8001202:	f001 fa57 	bl	80026b4 <HAL_RCC_ClockConfig>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800120c:	f000 f8ca 	bl	80013a4 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001210:	f001 fe6a 	bl	8002ee8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001214:	bf00      	nop
 8001216:	3758      	adds	r7, #88	; 0x58
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40021000 	.word	0x40021000

08001220 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001224:	4b14      	ldr	r3, [pc, #80]	; (8001278 <MX_USART1_UART_Init+0x58>)
 8001226:	4a15      	ldr	r2, [pc, #84]	; (800127c <MX_USART1_UART_Init+0x5c>)
 8001228:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800122a:	4b13      	ldr	r3, [pc, #76]	; (8001278 <MX_USART1_UART_Init+0x58>)
 800122c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001230:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001232:	4b11      	ldr	r3, [pc, #68]	; (8001278 <MX_USART1_UART_Init+0x58>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001238:	4b0f      	ldr	r3, [pc, #60]	; (8001278 <MX_USART1_UART_Init+0x58>)
 800123a:	2200      	movs	r2, #0
 800123c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800123e:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <MX_USART1_UART_Init+0x58>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001244:	4b0c      	ldr	r3, [pc, #48]	; (8001278 <MX_USART1_UART_Init+0x58>)
 8001246:	220c      	movs	r2, #12
 8001248:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124a:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <MX_USART1_UART_Init+0x58>)
 800124c:	2200      	movs	r2, #0
 800124e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001250:	4b09      	ldr	r3, [pc, #36]	; (8001278 <MX_USART1_UART_Init+0x58>)
 8001252:	2200      	movs	r2, #0
 8001254:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001256:	4b08      	ldr	r3, [pc, #32]	; (8001278 <MX_USART1_UART_Init+0x58>)
 8001258:	2200      	movs	r2, #0
 800125a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800125c:	4b06      	ldr	r3, [pc, #24]	; (8001278 <MX_USART1_UART_Init+0x58>)
 800125e:	2200      	movs	r2, #0
 8001260:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001262:	4805      	ldr	r0, [pc, #20]	; (8001278 <MX_USART1_UART_Init+0x58>)
 8001264:	f001 ff42 	bl	80030ec <HAL_UART_Init>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800126e:	f000 f899 	bl	80013a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	200001f0 	.word	0x200001f0
 800127c:	40013800 	.word	0x40013800

08001280 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001284:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <MX_USART2_UART_Init+0x58>)
 8001286:	4a15      	ldr	r2, [pc, #84]	; (80012dc <MX_USART2_UART_Init+0x5c>)
 8001288:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800128a:	4b13      	ldr	r3, [pc, #76]	; (80012d8 <MX_USART2_UART_Init+0x58>)
 800128c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001290:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001292:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <MX_USART2_UART_Init+0x58>)
 8001294:	2200      	movs	r2, #0
 8001296:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001298:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <MX_USART2_UART_Init+0x58>)
 800129a:	2200      	movs	r2, #0
 800129c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800129e:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <MX_USART2_UART_Init+0x58>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012a4:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <MX_USART2_UART_Init+0x58>)
 80012a6:	220c      	movs	r2, #12
 80012a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012aa:	4b0b      	ldr	r3, [pc, #44]	; (80012d8 <MX_USART2_UART_Init+0x58>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012b0:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <MX_USART2_UART_Init+0x58>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012b6:	4b08      	ldr	r3, [pc, #32]	; (80012d8 <MX_USART2_UART_Init+0x58>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012bc:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <MX_USART2_UART_Init+0x58>)
 80012be:	2200      	movs	r2, #0
 80012c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012c2:	4805      	ldr	r0, [pc, #20]	; (80012d8 <MX_USART2_UART_Init+0x58>)
 80012c4:	f001 ff12 	bl	80030ec <HAL_UART_Init>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012ce:	f000 f869 	bl	80013a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000278 	.word	0x20000278
 80012dc:	40004400 	.word	0x40004400

080012e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e6:	f107 030c 	add.w	r3, r7, #12
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]
 80012f2:	60da      	str	r2, [r3, #12]
 80012f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012f6:	4b29      	ldr	r3, [pc, #164]	; (800139c <MX_GPIO_Init+0xbc>)
 80012f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fa:	4a28      	ldr	r2, [pc, #160]	; (800139c <MX_GPIO_Init+0xbc>)
 80012fc:	f043 0304 	orr.w	r3, r3, #4
 8001300:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001302:	4b26      	ldr	r3, [pc, #152]	; (800139c <MX_GPIO_Init+0xbc>)
 8001304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001306:	f003 0304 	and.w	r3, r3, #4
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800130e:	4b23      	ldr	r3, [pc, #140]	; (800139c <MX_GPIO_Init+0xbc>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001312:	4a22      	ldr	r2, [pc, #136]	; (800139c <MX_GPIO_Init+0xbc>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	64d3      	str	r3, [r2, #76]	; 0x4c
 800131a:	4b20      	ldr	r3, [pc, #128]	; (800139c <MX_GPIO_Init+0xbc>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001326:	4b1d      	ldr	r3, [pc, #116]	; (800139c <MX_GPIO_Init+0xbc>)
 8001328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800132a:	4a1c      	ldr	r2, [pc, #112]	; (800139c <MX_GPIO_Init+0xbc>)
 800132c:	f043 0302 	orr.w	r3, r3, #2
 8001330:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001332:	4b1a      	ldr	r3, [pc, #104]	; (800139c <MX_GPIO_Init+0xbc>)
 8001334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001336:	f003 0302 	and.w	r3, r3, #2
 800133a:	603b      	str	r3, [r7, #0]
 800133c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TX_EN_GPIO_Port, TX_EN_Pin, GPIO_PIN_RESET);
 800133e:	2200      	movs	r2, #0
 8001340:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001344:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001348:	f000 fd14 	bl	8001d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	2108      	movs	r1, #8
 8001350:	4813      	ldr	r0, [pc, #76]	; (80013a0 <MX_GPIO_Init+0xc0>)
 8001352:	f000 fd0f 	bl	8001d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TX_EN_Pin */
  GPIO_InitStruct.Pin = TX_EN_Pin;
 8001356:	f44f 7380 	mov.w	r3, #256	; 0x100
 800135a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135c:	2301      	movs	r3, #1
 800135e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001364:	2300      	movs	r3, #0
 8001366:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TX_EN_GPIO_Port, &GPIO_InitStruct);
 8001368:	f107 030c 	add.w	r3, r7, #12
 800136c:	4619      	mov	r1, r3
 800136e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001372:	f000 fb95 	bl	8001aa0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001376:	2308      	movs	r3, #8
 8001378:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137a:	2301      	movs	r3, #1
 800137c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137e:	2300      	movs	r3, #0
 8001380:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001382:	2300      	movs	r3, #0
 8001384:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001386:	f107 030c 	add.w	r3, r7, #12
 800138a:	4619      	mov	r1, r3
 800138c:	4804      	ldr	r0, [pc, #16]	; (80013a0 <MX_GPIO_Init+0xc0>)
 800138e:	f000 fb87 	bl	8001aa0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001392:	bf00      	nop
 8001394:	3720      	adds	r7, #32
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40021000 	.word	0x40021000
 80013a0:	48000400 	.word	0x48000400

080013a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a8:	b672      	cpsid	i
}
 80013aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013ac:	e7fe      	b.n	80013ac <Error_Handler+0x8>
	...

080013b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013b6:	4b0f      	ldr	r3, [pc, #60]	; (80013f4 <HAL_MspInit+0x44>)
 80013b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013ba:	4a0e      	ldr	r2, [pc, #56]	; (80013f4 <HAL_MspInit+0x44>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	6613      	str	r3, [r2, #96]	; 0x60
 80013c2:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <HAL_MspInit+0x44>)
 80013c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	607b      	str	r3, [r7, #4]
 80013cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ce:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <HAL_MspInit+0x44>)
 80013d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013d2:	4a08      	ldr	r2, [pc, #32]	; (80013f4 <HAL_MspInit+0x44>)
 80013d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d8:	6593      	str	r3, [r2, #88]	; 0x58
 80013da:	4b06      	ldr	r3, [pc, #24]	; (80013f4 <HAL_MspInit+0x44>)
 80013dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e2:	603b      	str	r3, [r7, #0]
 80013e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	40021000 	.word	0x40021000

080013f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b0a0      	sub	sp, #128	; 0x80
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001400:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
 800140e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001410:	f107 0318 	add.w	r3, r7, #24
 8001414:	2254      	movs	r2, #84	; 0x54
 8001416:	2100      	movs	r1, #0
 8001418:	4618      	mov	r0, r3
 800141a:	f003 fb50 	bl	8004abe <memset>
  if(huart->Instance==USART1)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a47      	ldr	r2, [pc, #284]	; (8001540 <HAL_UART_MspInit+0x148>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d138      	bne.n	800149a <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001428:	2301      	movs	r3, #1
 800142a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800142c:	2300      	movs	r3, #0
 800142e:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001430:	f107 0318 	add.w	r3, r7, #24
 8001434:	4618      	mov	r0, r3
 8001436:	f001 fb61 	bl	8002afc <HAL_RCCEx_PeriphCLKConfig>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001440:	f7ff ffb0 	bl	80013a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001444:	4b3f      	ldr	r3, [pc, #252]	; (8001544 <HAL_UART_MspInit+0x14c>)
 8001446:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001448:	4a3e      	ldr	r2, [pc, #248]	; (8001544 <HAL_UART_MspInit+0x14c>)
 800144a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800144e:	6613      	str	r3, [r2, #96]	; 0x60
 8001450:	4b3c      	ldr	r3, [pc, #240]	; (8001544 <HAL_UART_MspInit+0x14c>)
 8001452:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001454:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001458:	617b      	str	r3, [r7, #20]
 800145a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800145c:	4b39      	ldr	r3, [pc, #228]	; (8001544 <HAL_UART_MspInit+0x14c>)
 800145e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001460:	4a38      	ldr	r2, [pc, #224]	; (8001544 <HAL_UART_MspInit+0x14c>)
 8001462:	f043 0301 	orr.w	r3, r3, #1
 8001466:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001468:	4b36      	ldr	r3, [pc, #216]	; (8001544 <HAL_UART_MspInit+0x14c>)
 800146a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146c:	f003 0301 	and.w	r3, r3, #1
 8001470:	613b      	str	r3, [r7, #16]
 8001472:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001474:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001478:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147a:	2302      	movs	r3, #2
 800147c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001482:	2303      	movs	r3, #3
 8001484:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001486:	2307      	movs	r3, #7
 8001488:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800148e:	4619      	mov	r1, r3
 8001490:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001494:	f000 fb04 	bl	8001aa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001498:	e04d      	b.n	8001536 <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART2)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a2a      	ldr	r2, [pc, #168]	; (8001548 <HAL_UART_MspInit+0x150>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d148      	bne.n	8001536 <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80014a4:	2302      	movs	r3, #2
 80014a6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014a8:	2300      	movs	r3, #0
 80014aa:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ac:	f107 0318 	add.w	r3, r7, #24
 80014b0:	4618      	mov	r0, r3
 80014b2:	f001 fb23 	bl	8002afc <HAL_RCCEx_PeriphCLKConfig>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 80014bc:	f7ff ff72 	bl	80013a4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80014c0:	4b20      	ldr	r3, [pc, #128]	; (8001544 <HAL_UART_MspInit+0x14c>)
 80014c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c4:	4a1f      	ldr	r2, [pc, #124]	; (8001544 <HAL_UART_MspInit+0x14c>)
 80014c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014ca:	6593      	str	r3, [r2, #88]	; 0x58
 80014cc:	4b1d      	ldr	r3, [pc, #116]	; (8001544 <HAL_UART_MspInit+0x14c>)
 80014ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014d4:	60fb      	str	r3, [r7, #12]
 80014d6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d8:	4b1a      	ldr	r3, [pc, #104]	; (8001544 <HAL_UART_MspInit+0x14c>)
 80014da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014dc:	4a19      	ldr	r2, [pc, #100]	; (8001544 <HAL_UART_MspInit+0x14c>)
 80014de:	f043 0301 	orr.w	r3, r3, #1
 80014e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014e4:	4b17      	ldr	r3, [pc, #92]	; (8001544 <HAL_UART_MspInit+0x14c>)
 80014e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e8:	f003 0301 	and.w	r3, r3, #1
 80014ec:	60bb      	str	r3, [r7, #8]
 80014ee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80014f0:	2304      	movs	r3, #4
 80014f2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f4:	2302      	movs	r3, #2
 80014f6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f8:	2300      	movs	r3, #0
 80014fa:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014fc:	2303      	movs	r3, #3
 80014fe:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001500:	2307      	movs	r3, #7
 8001502:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001504:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001508:	4619      	mov	r1, r3
 800150a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800150e:	f000 fac7 	bl	8001aa0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001512:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001516:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001518:	2302      	movs	r3, #2
 800151a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	2300      	movs	r3, #0
 800151e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001520:	2303      	movs	r3, #3
 8001522:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001524:	2303      	movs	r3, #3
 8001526:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001528:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800152c:	4619      	mov	r1, r3
 800152e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001532:	f000 fab5 	bl	8001aa0 <HAL_GPIO_Init>
}
 8001536:	bf00      	nop
 8001538:	3780      	adds	r7, #128	; 0x80
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40013800 	.word	0x40013800
 8001544:	40021000 	.word	0x40021000
 8001548:	40004400 	.word	0x40004400

0800154c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001550:	e7fe      	b.n	8001550 <NMI_Handler+0x4>

08001552 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001552:	b480      	push	{r7}
 8001554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001556:	e7fe      	b.n	8001556 <HardFault_Handler+0x4>

08001558 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800155c:	e7fe      	b.n	800155c <MemManage_Handler+0x4>

0800155e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800155e:	b480      	push	{r7}
 8001560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001562:	e7fe      	b.n	8001562 <BusFault_Handler+0x4>

08001564 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001568:	e7fe      	b.n	8001568 <UsageFault_Handler+0x4>

0800156a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800156a:	b480      	push	{r7}
 800156c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800156e:	bf00      	nop
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800157c:	bf00      	nop
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001586:	b480      	push	{r7}
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800158a:	bf00      	nop
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001598:	f000 f958 	bl	800184c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800159c:	bf00      	nop
 800159e:	bd80      	pop	{r7, pc}

080015a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  return 1;
 80015a4:	2301      	movs	r3, #1
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <_kill>:

int _kill(int pid, int sig)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015ba:	f003 fad3 	bl	8004b64 <__errno>
 80015be:	4603      	mov	r3, r0
 80015c0:	2216      	movs	r2, #22
 80015c2:	601a      	str	r2, [r3, #0]
  return -1;
 80015c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <_exit>:

void _exit (int status)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015d8:	f04f 31ff 	mov.w	r1, #4294967295
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f7ff ffe7 	bl	80015b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80015e2:	e7fe      	b.n	80015e2 <_exit+0x12>

080015e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	60f8      	str	r0, [r7, #12]
 80015ec:	60b9      	str	r1, [r7, #8]
 80015ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
 80015f4:	e00a      	b.n	800160c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015f6:	f3af 8000 	nop.w
 80015fa:	4601      	mov	r1, r0
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	1c5a      	adds	r2, r3, #1
 8001600:	60ba      	str	r2, [r7, #8]
 8001602:	b2ca      	uxtb	r2, r1
 8001604:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	3301      	adds	r3, #1
 800160a:	617b      	str	r3, [r7, #20]
 800160c:	697a      	ldr	r2, [r7, #20]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	429a      	cmp	r2, r3
 8001612:	dbf0      	blt.n	80015f6 <_read+0x12>
  }

  return len;
 8001614:	687b      	ldr	r3, [r7, #4]
}
 8001616:	4618      	mov	r0, r3
 8001618:	3718      	adds	r7, #24
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800161e:	b580      	push	{r7, lr}
 8001620:	b086      	sub	sp, #24
 8001622:	af00      	add	r7, sp, #0
 8001624:	60f8      	str	r0, [r7, #12]
 8001626:	60b9      	str	r1, [r7, #8]
 8001628:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800162a:	2300      	movs	r3, #0
 800162c:	617b      	str	r3, [r7, #20]
 800162e:	e009      	b.n	8001644 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	1c5a      	adds	r2, r3, #1
 8001634:	60ba      	str	r2, [r7, #8]
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	4618      	mov	r0, r3
 800163a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	3301      	adds	r3, #1
 8001642:	617b      	str	r3, [r7, #20]
 8001644:	697a      	ldr	r2, [r7, #20]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	429a      	cmp	r2, r3
 800164a:	dbf1      	blt.n	8001630 <_write+0x12>
  }
  return len;
 800164c:	687b      	ldr	r3, [r7, #4]
}
 800164e:	4618      	mov	r0, r3
 8001650:	3718      	adds	r7, #24
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <_close>:

int _close(int file)
{
 8001656:	b480      	push	{r7}
 8001658:	b083      	sub	sp, #12
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800165e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001662:	4618      	mov	r0, r3
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr

0800166e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800166e:	b480      	push	{r7}
 8001670:	b083      	sub	sp, #12
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
 8001676:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800167e:	605a      	str	r2, [r3, #4]
  return 0;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <_isatty>:

int _isatty(int file)
{
 800168e:	b480      	push	{r7}
 8001690:	b083      	sub	sp, #12
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001696:	2301      	movs	r3, #1
}
 8001698:	4618      	mov	r0, r3
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	60b9      	str	r1, [r7, #8]
 80016ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016b0:	2300      	movs	r3, #0
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3714      	adds	r7, #20
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
	...

080016c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016c8:	4a14      	ldr	r2, [pc, #80]	; (800171c <_sbrk+0x5c>)
 80016ca:	4b15      	ldr	r3, [pc, #84]	; (8001720 <_sbrk+0x60>)
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016d4:	4b13      	ldr	r3, [pc, #76]	; (8001724 <_sbrk+0x64>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d102      	bne.n	80016e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016dc:	4b11      	ldr	r3, [pc, #68]	; (8001724 <_sbrk+0x64>)
 80016de:	4a12      	ldr	r2, [pc, #72]	; (8001728 <_sbrk+0x68>)
 80016e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016e2:	4b10      	ldr	r3, [pc, #64]	; (8001724 <_sbrk+0x64>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4413      	add	r3, r2
 80016ea:	693a      	ldr	r2, [r7, #16]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d207      	bcs.n	8001700 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016f0:	f003 fa38 	bl	8004b64 <__errno>
 80016f4:	4603      	mov	r3, r0
 80016f6:	220c      	movs	r2, #12
 80016f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016fa:	f04f 33ff 	mov.w	r3, #4294967295
 80016fe:	e009      	b.n	8001714 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001700:	4b08      	ldr	r3, [pc, #32]	; (8001724 <_sbrk+0x64>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001706:	4b07      	ldr	r3, [pc, #28]	; (8001724 <_sbrk+0x64>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4413      	add	r3, r2
 800170e:	4a05      	ldr	r2, [pc, #20]	; (8001724 <_sbrk+0x64>)
 8001710:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001712:	68fb      	ldr	r3, [r7, #12]
}
 8001714:	4618      	mov	r0, r3
 8001716:	3718      	adds	r7, #24
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20010000 	.word	0x20010000
 8001720:	00000400 	.word	0x00000400
 8001724:	20000300 	.word	0x20000300
 8001728:	20000458 	.word	0x20000458

0800172c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001730:	4b06      	ldr	r3, [pc, #24]	; (800174c <SystemInit+0x20>)
 8001732:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001736:	4a05      	ldr	r2, [pc, #20]	; (800174c <SystemInit+0x20>)
 8001738:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800173c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	e000ed00 	.word	0xe000ed00

08001750 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001750:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001788 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001754:	f7ff ffea 	bl	800172c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001758:	480c      	ldr	r0, [pc, #48]	; (800178c <LoopForever+0x6>)
  ldr r1, =_edata
 800175a:	490d      	ldr	r1, [pc, #52]	; (8001790 <LoopForever+0xa>)
  ldr r2, =_sidata
 800175c:	4a0d      	ldr	r2, [pc, #52]	; (8001794 <LoopForever+0xe>)
  movs r3, #0
 800175e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001760:	e002      	b.n	8001768 <LoopCopyDataInit>

08001762 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001762:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001764:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001766:	3304      	adds	r3, #4

08001768 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001768:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800176a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800176c:	d3f9      	bcc.n	8001762 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800176e:	4a0a      	ldr	r2, [pc, #40]	; (8001798 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001770:	4c0a      	ldr	r4, [pc, #40]	; (800179c <LoopForever+0x16>)
  movs r3, #0
 8001772:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001774:	e001      	b.n	800177a <LoopFillZerobss>

08001776 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001776:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001778:	3204      	adds	r2, #4

0800177a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800177a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800177c:	d3fb      	bcc.n	8001776 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800177e:	f003 f9f7 	bl	8004b70 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001782:	f7ff fcb7 	bl	80010f4 <main>

08001786 <LoopForever>:

LoopForever:
    b LoopForever
 8001786:	e7fe      	b.n	8001786 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001788:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800178c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001790:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001794:	080087d8 	.word	0x080087d8
  ldr r2, =_sbss
 8001798:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800179c:	20000454 	.word	0x20000454

080017a0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017a0:	e7fe      	b.n	80017a0 <ADC1_IRQHandler>

080017a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b082      	sub	sp, #8
 80017a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017a8:	2300      	movs	r3, #0
 80017aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ac:	2003      	movs	r0, #3
 80017ae:	f000 f943 	bl	8001a38 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017b2:	2000      	movs	r0, #0
 80017b4:	f000 f80e 	bl	80017d4 <HAL_InitTick>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d002      	beq.n	80017c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	71fb      	strb	r3, [r7, #7]
 80017c2:	e001      	b.n	80017c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017c4:	f7ff fdf4 	bl	80013b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017c8:	79fb      	ldrb	r3, [r7, #7]
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
	...

080017d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017dc:	2300      	movs	r3, #0
 80017de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80017e0:	4b17      	ldr	r3, [pc, #92]	; (8001840 <HAL_InitTick+0x6c>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d023      	beq.n	8001830 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80017e8:	4b16      	ldr	r3, [pc, #88]	; (8001844 <HAL_InitTick+0x70>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	4b14      	ldr	r3, [pc, #80]	; (8001840 <HAL_InitTick+0x6c>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	4619      	mov	r1, r3
 80017f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80017fe:	4618      	mov	r0, r3
 8001800:	f000 f941 	bl	8001a86 <HAL_SYSTICK_Config>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d10f      	bne.n	800182a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2b0f      	cmp	r3, #15
 800180e:	d809      	bhi.n	8001824 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001810:	2200      	movs	r2, #0
 8001812:	6879      	ldr	r1, [r7, #4]
 8001814:	f04f 30ff 	mov.w	r0, #4294967295
 8001818:	f000 f919 	bl	8001a4e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800181c:	4a0a      	ldr	r2, [pc, #40]	; (8001848 <HAL_InitTick+0x74>)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6013      	str	r3, [r2, #0]
 8001822:	e007      	b.n	8001834 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001824:	2301      	movs	r3, #1
 8001826:	73fb      	strb	r3, [r7, #15]
 8001828:	e004      	b.n	8001834 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	73fb      	strb	r3, [r7, #15]
 800182e:	e001      	b.n	8001834 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001834:	7bfb      	ldrb	r3, [r7, #15]
}
 8001836:	4618      	mov	r0, r3
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	20000008 	.word	0x20000008
 8001844:	20000000 	.word	0x20000000
 8001848:	20000004 	.word	0x20000004

0800184c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001850:	4b06      	ldr	r3, [pc, #24]	; (800186c <HAL_IncTick+0x20>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	461a      	mov	r2, r3
 8001856:	4b06      	ldr	r3, [pc, #24]	; (8001870 <HAL_IncTick+0x24>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4413      	add	r3, r2
 800185c:	4a04      	ldr	r2, [pc, #16]	; (8001870 <HAL_IncTick+0x24>)
 800185e:	6013      	str	r3, [r2, #0]
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	20000008 	.word	0x20000008
 8001870:	20000304 	.word	0x20000304

08001874 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  return uwTick;
 8001878:	4b03      	ldr	r3, [pc, #12]	; (8001888 <HAL_GetTick+0x14>)
 800187a:	681b      	ldr	r3, [r3, #0]
}
 800187c:	4618      	mov	r0, r3
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	20000304 	.word	0x20000304

0800188c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b084      	sub	sp, #16
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001894:	f7ff ffee 	bl	8001874 <HAL_GetTick>
 8001898:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018a4:	d005      	beq.n	80018b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80018a6:	4b0a      	ldr	r3, [pc, #40]	; (80018d0 <HAL_Delay+0x44>)
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	461a      	mov	r2, r3
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	4413      	add	r3, r2
 80018b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018b2:	bf00      	nop
 80018b4:	f7ff ffde 	bl	8001874 <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	68fa      	ldr	r2, [r7, #12]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d8f7      	bhi.n	80018b4 <HAL_Delay+0x28>
  {
  }
}
 80018c4:	bf00      	nop
 80018c6:	bf00      	nop
 80018c8:	3710      	adds	r7, #16
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	20000008 	.word	0x20000008

080018d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f003 0307 	and.w	r3, r3, #7
 80018e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018e4:	4b0c      	ldr	r3, [pc, #48]	; (8001918 <__NVIC_SetPriorityGrouping+0x44>)
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ea:	68ba      	ldr	r2, [r7, #8]
 80018ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018f0:	4013      	ands	r3, r2
 80018f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001900:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001904:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001906:	4a04      	ldr	r2, [pc, #16]	; (8001918 <__NVIC_SetPriorityGrouping+0x44>)
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	60d3      	str	r3, [r2, #12]
}
 800190c:	bf00      	nop
 800190e:	3714      	adds	r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	e000ed00 	.word	0xe000ed00

0800191c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001920:	4b04      	ldr	r3, [pc, #16]	; (8001934 <__NVIC_GetPriorityGrouping+0x18>)
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	0a1b      	lsrs	r3, r3, #8
 8001926:	f003 0307 	and.w	r3, r3, #7
}
 800192a:	4618      	mov	r0, r3
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	e000ed00 	.word	0xe000ed00

08001938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	6039      	str	r1, [r7, #0]
 8001942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001948:	2b00      	cmp	r3, #0
 800194a:	db0a      	blt.n	8001962 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	b2da      	uxtb	r2, r3
 8001950:	490c      	ldr	r1, [pc, #48]	; (8001984 <__NVIC_SetPriority+0x4c>)
 8001952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001956:	0112      	lsls	r2, r2, #4
 8001958:	b2d2      	uxtb	r2, r2
 800195a:	440b      	add	r3, r1
 800195c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001960:	e00a      	b.n	8001978 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	b2da      	uxtb	r2, r3
 8001966:	4908      	ldr	r1, [pc, #32]	; (8001988 <__NVIC_SetPriority+0x50>)
 8001968:	79fb      	ldrb	r3, [r7, #7]
 800196a:	f003 030f 	and.w	r3, r3, #15
 800196e:	3b04      	subs	r3, #4
 8001970:	0112      	lsls	r2, r2, #4
 8001972:	b2d2      	uxtb	r2, r2
 8001974:	440b      	add	r3, r1
 8001976:	761a      	strb	r2, [r3, #24]
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	e000e100 	.word	0xe000e100
 8001988:	e000ed00 	.word	0xe000ed00

0800198c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800198c:	b480      	push	{r7}
 800198e:	b089      	sub	sp, #36	; 0x24
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	f1c3 0307 	rsb	r3, r3, #7
 80019a6:	2b04      	cmp	r3, #4
 80019a8:	bf28      	it	cs
 80019aa:	2304      	movcs	r3, #4
 80019ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	3304      	adds	r3, #4
 80019b2:	2b06      	cmp	r3, #6
 80019b4:	d902      	bls.n	80019bc <NVIC_EncodePriority+0x30>
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	3b03      	subs	r3, #3
 80019ba:	e000      	b.n	80019be <NVIC_EncodePriority+0x32>
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c0:	f04f 32ff 	mov.w	r2, #4294967295
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	43da      	mvns	r2, r3
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	401a      	ands	r2, r3
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019d4:	f04f 31ff 	mov.w	r1, #4294967295
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	fa01 f303 	lsl.w	r3, r1, r3
 80019de:	43d9      	mvns	r1, r3
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e4:	4313      	orrs	r3, r2
         );
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3724      	adds	r7, #36	; 0x24
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
	...

080019f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a04:	d301      	bcc.n	8001a0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a06:	2301      	movs	r3, #1
 8001a08:	e00f      	b.n	8001a2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a0a:	4a0a      	ldr	r2, [pc, #40]	; (8001a34 <SysTick_Config+0x40>)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	3b01      	subs	r3, #1
 8001a10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a12:	210f      	movs	r1, #15
 8001a14:	f04f 30ff 	mov.w	r0, #4294967295
 8001a18:	f7ff ff8e 	bl	8001938 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a1c:	4b05      	ldr	r3, [pc, #20]	; (8001a34 <SysTick_Config+0x40>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a22:	4b04      	ldr	r3, [pc, #16]	; (8001a34 <SysTick_Config+0x40>)
 8001a24:	2207      	movs	r2, #7
 8001a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	e000e010 	.word	0xe000e010

08001a38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f7ff ff47 	bl	80018d4 <__NVIC_SetPriorityGrouping>
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b086      	sub	sp, #24
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	4603      	mov	r3, r0
 8001a56:	60b9      	str	r1, [r7, #8]
 8001a58:	607a      	str	r2, [r7, #4]
 8001a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a60:	f7ff ff5c 	bl	800191c <__NVIC_GetPriorityGrouping>
 8001a64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	68b9      	ldr	r1, [r7, #8]
 8001a6a:	6978      	ldr	r0, [r7, #20]
 8001a6c:	f7ff ff8e 	bl	800198c <NVIC_EncodePriority>
 8001a70:	4602      	mov	r2, r0
 8001a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a76:	4611      	mov	r1, r2
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff5d 	bl	8001938 <__NVIC_SetPriority>
}
 8001a7e:	bf00      	nop
 8001a80:	3718      	adds	r7, #24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f7ff ffb0 	bl	80019f4 <SysTick_Config>
 8001a94:	4603      	mov	r3, r0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
	...

08001aa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b087      	sub	sp, #28
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aae:	e148      	b.n	8001d42 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	2101      	movs	r1, #1
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8001abc:	4013      	ands	r3, r2
 8001abe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	f000 813a 	beq.w	8001d3c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f003 0303 	and.w	r3, r3, #3
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d005      	beq.n	8001ae0 <HAL_GPIO_Init+0x40>
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f003 0303 	and.w	r3, r3, #3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d130      	bne.n	8001b42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	2203      	movs	r2, #3
 8001aec:	fa02 f303 	lsl.w	r3, r2, r3
 8001af0:	43db      	mvns	r3, r3
 8001af2:	693a      	ldr	r2, [r7, #16]
 8001af4:	4013      	ands	r3, r2
 8001af6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	68da      	ldr	r2, [r3, #12]
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	005b      	lsls	r3, r3, #1
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b16:	2201      	movs	r2, #1
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1e:	43db      	mvns	r3, r3
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	4013      	ands	r3, r2
 8001b24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	091b      	lsrs	r3, r3, #4
 8001b2c:	f003 0201 	and.w	r2, r3, #1
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	693a      	ldr	r2, [r7, #16]
 8001b40:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f003 0303 	and.w	r3, r3, #3
 8001b4a:	2b03      	cmp	r3, #3
 8001b4c:	d017      	beq.n	8001b7e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	2203      	movs	r2, #3
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	693a      	ldr	r2, [r7, #16]
 8001b62:	4013      	ands	r3, r2
 8001b64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	689a      	ldr	r2, [r3, #8]
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f003 0303 	and.w	r3, r3, #3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d123      	bne.n	8001bd2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	08da      	lsrs	r2, r3, #3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	3208      	adds	r2, #8
 8001b92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	f003 0307 	and.w	r3, r3, #7
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	220f      	movs	r2, #15
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43db      	mvns	r3, r3
 8001ba8:	693a      	ldr	r2, [r7, #16]
 8001baa:	4013      	ands	r3, r2
 8001bac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	691a      	ldr	r2, [r3, #16]
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	f003 0307 	and.w	r3, r3, #7
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	08da      	lsrs	r2, r3, #3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	3208      	adds	r2, #8
 8001bcc:	6939      	ldr	r1, [r7, #16]
 8001bce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	2203      	movs	r2, #3
 8001bde:	fa02 f303 	lsl.w	r3, r2, r3
 8001be2:	43db      	mvns	r3, r3
 8001be4:	693a      	ldr	r2, [r7, #16]
 8001be6:	4013      	ands	r3, r2
 8001be8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 0203 	and.w	r2, r3, #3
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	f000 8094 	beq.w	8001d3c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c14:	4b52      	ldr	r3, [pc, #328]	; (8001d60 <HAL_GPIO_Init+0x2c0>)
 8001c16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c18:	4a51      	ldr	r2, [pc, #324]	; (8001d60 <HAL_GPIO_Init+0x2c0>)
 8001c1a:	f043 0301 	orr.w	r3, r3, #1
 8001c1e:	6613      	str	r3, [r2, #96]	; 0x60
 8001c20:	4b4f      	ldr	r3, [pc, #316]	; (8001d60 <HAL_GPIO_Init+0x2c0>)
 8001c22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c24:	f003 0301 	and.w	r3, r3, #1
 8001c28:	60bb      	str	r3, [r7, #8]
 8001c2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c2c:	4a4d      	ldr	r2, [pc, #308]	; (8001d64 <HAL_GPIO_Init+0x2c4>)
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	089b      	lsrs	r3, r3, #2
 8001c32:	3302      	adds	r3, #2
 8001c34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	f003 0303 	and.w	r3, r3, #3
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	220f      	movs	r2, #15
 8001c44:	fa02 f303 	lsl.w	r3, r2, r3
 8001c48:	43db      	mvns	r3, r3
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c56:	d00d      	beq.n	8001c74 <HAL_GPIO_Init+0x1d4>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4a43      	ldr	r2, [pc, #268]	; (8001d68 <HAL_GPIO_Init+0x2c8>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d007      	beq.n	8001c70 <HAL_GPIO_Init+0x1d0>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4a42      	ldr	r2, [pc, #264]	; (8001d6c <HAL_GPIO_Init+0x2cc>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d101      	bne.n	8001c6c <HAL_GPIO_Init+0x1cc>
 8001c68:	2302      	movs	r3, #2
 8001c6a:	e004      	b.n	8001c76 <HAL_GPIO_Init+0x1d6>
 8001c6c:	2307      	movs	r3, #7
 8001c6e:	e002      	b.n	8001c76 <HAL_GPIO_Init+0x1d6>
 8001c70:	2301      	movs	r3, #1
 8001c72:	e000      	b.n	8001c76 <HAL_GPIO_Init+0x1d6>
 8001c74:	2300      	movs	r3, #0
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	f002 0203 	and.w	r2, r2, #3
 8001c7c:	0092      	lsls	r2, r2, #2
 8001c7e:	4093      	lsls	r3, r2
 8001c80:	693a      	ldr	r2, [r7, #16]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c86:	4937      	ldr	r1, [pc, #220]	; (8001d64 <HAL_GPIO_Init+0x2c4>)
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	089b      	lsrs	r3, r3, #2
 8001c8c:	3302      	adds	r3, #2
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c94:	4b36      	ldr	r3, [pc, #216]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	43db      	mvns	r3, r3
 8001c9e:	693a      	ldr	r2, [r7, #16]
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d003      	beq.n	8001cb8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001cb0:	693a      	ldr	r2, [r7, #16]
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001cb8:	4a2d      	ldr	r2, [pc, #180]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001cbe:	4b2c      	ldr	r3, [pc, #176]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d003      	beq.n	8001ce2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ce2:	4a23      	ldr	r2, [pc, #140]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001ce8:	4b21      	ldr	r3, [pc, #132]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d003      	beq.n	8001d0c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d0c:	4a18      	ldr	r2, [pc, #96]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001d12:	4b17      	ldr	r3, [pc, #92]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	43db      	mvns	r3, r3
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	4013      	ands	r3, r2
 8001d20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d003      	beq.n	8001d36 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d36:	4a0e      	ldr	r2, [pc, #56]	; (8001d70 <HAL_GPIO_Init+0x2d0>)
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	fa22 f303 	lsr.w	r3, r2, r3
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	f47f aeaf 	bne.w	8001ab0 <HAL_GPIO_Init+0x10>
  }
}
 8001d52:	bf00      	nop
 8001d54:	bf00      	nop
 8001d56:	371c      	adds	r7, #28
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr
 8001d60:	40021000 	.word	0x40021000
 8001d64:	40010000 	.word	0x40010000
 8001d68:	48000400 	.word	0x48000400
 8001d6c:	48000800 	.word	0x48000800
 8001d70:	40010400 	.word	0x40010400

08001d74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	807b      	strh	r3, [r7, #2]
 8001d80:	4613      	mov	r3, r2
 8001d82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d84:	787b      	ldrb	r3, [r7, #1]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d003      	beq.n	8001d92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d8a:	887a      	ldrh	r2, [r7, #2]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d90:	e002      	b.n	8001d98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d92:	887a      	ldrh	r2, [r7, #2]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d98:	bf00      	nop
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001da8:	4b05      	ldr	r3, [pc, #20]	; (8001dc0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a04      	ldr	r2, [pc, #16]	; (8001dc0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001dae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001db2:	6013      	str	r3, [r2, #0]
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	40007000 	.word	0x40007000

08001dc4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001dc8:	4b04      	ldr	r3, [pc, #16]	; (8001ddc <HAL_PWREx_GetVoltageRange+0x18>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	40007000 	.word	0x40007000

08001de0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dee:	d130      	bne.n	8001e52 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001df0:	4b23      	ldr	r3, [pc, #140]	; (8001e80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001df8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dfc:	d038      	beq.n	8001e70 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dfe:	4b20      	ldr	r3, [pc, #128]	; (8001e80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e06:	4a1e      	ldr	r2, [pc, #120]	; (8001e80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e08:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e0c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001e0e:	4b1d      	ldr	r3, [pc, #116]	; (8001e84 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2232      	movs	r2, #50	; 0x32
 8001e14:	fb02 f303 	mul.w	r3, r2, r3
 8001e18:	4a1b      	ldr	r2, [pc, #108]	; (8001e88 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1e:	0c9b      	lsrs	r3, r3, #18
 8001e20:	3301      	adds	r3, #1
 8001e22:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e24:	e002      	b.n	8001e2c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	3b01      	subs	r3, #1
 8001e2a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e2c:	4b14      	ldr	r3, [pc, #80]	; (8001e80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e2e:	695b      	ldr	r3, [r3, #20]
 8001e30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e38:	d102      	bne.n	8001e40 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d1f2      	bne.n	8001e26 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e40:	4b0f      	ldr	r3, [pc, #60]	; (8001e80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e42:	695b      	ldr	r3, [r3, #20]
 8001e44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e4c:	d110      	bne.n	8001e70 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e00f      	b.n	8001e72 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e52:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e5e:	d007      	beq.n	8001e70 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e60:	4b07      	ldr	r3, [pc, #28]	; (8001e80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e68:	4a05      	ldr	r2, [pc, #20]	; (8001e80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e6e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3714      	adds	r7, #20
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	40007000 	.word	0x40007000
 8001e84:	20000000 	.word	0x20000000
 8001e88:	431bde83 	.word	0x431bde83

08001e8c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b088      	sub	sp, #32
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d102      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	f000 bc02 	b.w	80026a4 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ea0:	4b96      	ldr	r3, [pc, #600]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f003 030c 	and.w	r3, r3, #12
 8001ea8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001eaa:	4b94      	ldr	r3, [pc, #592]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	f003 0303 	and.w	r3, r3, #3
 8001eb2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0310 	and.w	r3, r3, #16
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	f000 80e4 	beq.w	800208a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ec2:	69bb      	ldr	r3, [r7, #24]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d007      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x4c>
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	2b0c      	cmp	r3, #12
 8001ecc:	f040 808b 	bne.w	8001fe6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	f040 8087 	bne.w	8001fe6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ed8:	4b88      	ldr	r3, [pc, #544]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0302 	and.w	r3, r3, #2
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d005      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x64>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	699b      	ldr	r3, [r3, #24]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d101      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e3d9      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6a1a      	ldr	r2, [r3, #32]
 8001ef4:	4b81      	ldr	r3, [pc, #516]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0308 	and.w	r3, r3, #8
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d004      	beq.n	8001f0a <HAL_RCC_OscConfig+0x7e>
 8001f00:	4b7e      	ldr	r3, [pc, #504]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f08:	e005      	b.n	8001f16 <HAL_RCC_OscConfig+0x8a>
 8001f0a:	4b7c      	ldr	r3, [pc, #496]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001f0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f10:	091b      	lsrs	r3, r3, #4
 8001f12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d223      	bcs.n	8001f62 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a1b      	ldr	r3, [r3, #32]
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f000 fd8c 	bl	8002a3c <RCC_SetFlashLatencyFromMSIRange>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e3ba      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f2e:	4b73      	ldr	r3, [pc, #460]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a72      	ldr	r2, [pc, #456]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001f34:	f043 0308 	orr.w	r3, r3, #8
 8001f38:	6013      	str	r3, [r2, #0]
 8001f3a:	4b70      	ldr	r3, [pc, #448]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a1b      	ldr	r3, [r3, #32]
 8001f46:	496d      	ldr	r1, [pc, #436]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f4c:	4b6b      	ldr	r3, [pc, #428]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	69db      	ldr	r3, [r3, #28]
 8001f58:	021b      	lsls	r3, r3, #8
 8001f5a:	4968      	ldr	r1, [pc, #416]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	604b      	str	r3, [r1, #4]
 8001f60:	e025      	b.n	8001fae <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f62:	4b66      	ldr	r3, [pc, #408]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a65      	ldr	r2, [pc, #404]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001f68:	f043 0308 	orr.w	r3, r3, #8
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	4b63      	ldr	r3, [pc, #396]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a1b      	ldr	r3, [r3, #32]
 8001f7a:	4960      	ldr	r1, [pc, #384]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f80:	4b5e      	ldr	r3, [pc, #376]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	69db      	ldr	r3, [r3, #28]
 8001f8c:	021b      	lsls	r3, r3, #8
 8001f8e:	495b      	ldr	r1, [pc, #364]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001f90:	4313      	orrs	r3, r2
 8001f92:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d109      	bne.n	8001fae <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a1b      	ldr	r3, [r3, #32]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f000 fd4c 	bl	8002a3c <RCC_SetFlashLatencyFromMSIRange>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e37a      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001fae:	f000 fc81 	bl	80028b4 <HAL_RCC_GetSysClockFreq>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	4b51      	ldr	r3, [pc, #324]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	091b      	lsrs	r3, r3, #4
 8001fba:	f003 030f 	and.w	r3, r3, #15
 8001fbe:	4950      	ldr	r1, [pc, #320]	; (8002100 <HAL_RCC_OscConfig+0x274>)
 8001fc0:	5ccb      	ldrb	r3, [r1, r3]
 8001fc2:	f003 031f 	and.w	r3, r3, #31
 8001fc6:	fa22 f303 	lsr.w	r3, r2, r3
 8001fca:	4a4e      	ldr	r2, [pc, #312]	; (8002104 <HAL_RCC_OscConfig+0x278>)
 8001fcc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001fce:	4b4e      	ldr	r3, [pc, #312]	; (8002108 <HAL_RCC_OscConfig+0x27c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7ff fbfe 	bl	80017d4 <HAL_InitTick>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001fdc:	7bfb      	ldrb	r3, [r7, #15]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d052      	beq.n	8002088 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001fe2:	7bfb      	ldrb	r3, [r7, #15]
 8001fe4:	e35e      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d032      	beq.n	8002054 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001fee:	4b43      	ldr	r3, [pc, #268]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a42      	ldr	r2, [pc, #264]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ffa:	f7ff fc3b 	bl	8001874 <HAL_GetTick>
 8001ffe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002000:	e008      	b.n	8002014 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002002:	f7ff fc37 	bl	8001874 <HAL_GetTick>
 8002006:	4602      	mov	r2, r0
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	1ad3      	subs	r3, r2, r3
 800200c:	2b02      	cmp	r3, #2
 800200e:	d901      	bls.n	8002014 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002010:	2303      	movs	r3, #3
 8002012:	e347      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002014:	4b39      	ldr	r3, [pc, #228]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0302 	and.w	r3, r3, #2
 800201c:	2b00      	cmp	r3, #0
 800201e:	d0f0      	beq.n	8002002 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002020:	4b36      	ldr	r3, [pc, #216]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a35      	ldr	r2, [pc, #212]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8002026:	f043 0308 	orr.w	r3, r3, #8
 800202a:	6013      	str	r3, [r2, #0]
 800202c:	4b33      	ldr	r3, [pc, #204]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a1b      	ldr	r3, [r3, #32]
 8002038:	4930      	ldr	r1, [pc, #192]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 800203a:	4313      	orrs	r3, r2
 800203c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800203e:	4b2f      	ldr	r3, [pc, #188]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	021b      	lsls	r3, r3, #8
 800204c:	492b      	ldr	r1, [pc, #172]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 800204e:	4313      	orrs	r3, r2
 8002050:	604b      	str	r3, [r1, #4]
 8002052:	e01a      	b.n	800208a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002054:	4b29      	ldr	r3, [pc, #164]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a28      	ldr	r2, [pc, #160]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 800205a:	f023 0301 	bic.w	r3, r3, #1
 800205e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002060:	f7ff fc08 	bl	8001874 <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002066:	e008      	b.n	800207a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002068:	f7ff fc04 	bl	8001874 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e314      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800207a:	4b20      	ldr	r3, [pc, #128]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d1f0      	bne.n	8002068 <HAL_RCC_OscConfig+0x1dc>
 8002086:	e000      	b.n	800208a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002088:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	2b00      	cmp	r3, #0
 8002094:	d073      	beq.n	800217e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	2b08      	cmp	r3, #8
 800209a:	d005      	beq.n	80020a8 <HAL_RCC_OscConfig+0x21c>
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	2b0c      	cmp	r3, #12
 80020a0:	d10e      	bne.n	80020c0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	2b03      	cmp	r3, #3
 80020a6:	d10b      	bne.n	80020c0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020a8:	4b14      	ldr	r3, [pc, #80]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d063      	beq.n	800217c <HAL_RCC_OscConfig+0x2f0>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d15f      	bne.n	800217c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e2f1      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020c8:	d106      	bne.n	80020d8 <HAL_RCC_OscConfig+0x24c>
 80020ca:	4b0c      	ldr	r3, [pc, #48]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a0b      	ldr	r2, [pc, #44]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 80020d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020d4:	6013      	str	r3, [r2, #0]
 80020d6:	e025      	b.n	8002124 <HAL_RCC_OscConfig+0x298>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020e0:	d114      	bne.n	800210c <HAL_RCC_OscConfig+0x280>
 80020e2:	4b06      	ldr	r3, [pc, #24]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a05      	ldr	r2, [pc, #20]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 80020e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020ec:	6013      	str	r3, [r2, #0]
 80020ee:	4b03      	ldr	r3, [pc, #12]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a02      	ldr	r2, [pc, #8]	; (80020fc <HAL_RCC_OscConfig+0x270>)
 80020f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020f8:	6013      	str	r3, [r2, #0]
 80020fa:	e013      	b.n	8002124 <HAL_RCC_OscConfig+0x298>
 80020fc:	40021000 	.word	0x40021000
 8002100:	08008358 	.word	0x08008358
 8002104:	20000000 	.word	0x20000000
 8002108:	20000004 	.word	0x20000004
 800210c:	4ba0      	ldr	r3, [pc, #640]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a9f      	ldr	r2, [pc, #636]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 8002112:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002116:	6013      	str	r3, [r2, #0]
 8002118:	4b9d      	ldr	r3, [pc, #628]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a9c      	ldr	r2, [pc, #624]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 800211e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002122:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d013      	beq.n	8002154 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800212c:	f7ff fba2 	bl	8001874 <HAL_GetTick>
 8002130:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002132:	e008      	b.n	8002146 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002134:	f7ff fb9e 	bl	8001874 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b64      	cmp	r3, #100	; 0x64
 8002140:	d901      	bls.n	8002146 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e2ae      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002146:	4b92      	ldr	r3, [pc, #584]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d0f0      	beq.n	8002134 <HAL_RCC_OscConfig+0x2a8>
 8002152:	e014      	b.n	800217e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002154:	f7ff fb8e 	bl	8001874 <HAL_GetTick>
 8002158:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800215a:	e008      	b.n	800216e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800215c:	f7ff fb8a 	bl	8001874 <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	2b64      	cmp	r3, #100	; 0x64
 8002168:	d901      	bls.n	800216e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e29a      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800216e:	4b88      	ldr	r3, [pc, #544]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d1f0      	bne.n	800215c <HAL_RCC_OscConfig+0x2d0>
 800217a:	e000      	b.n	800217e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800217c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b00      	cmp	r3, #0
 8002188:	d060      	beq.n	800224c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	2b04      	cmp	r3, #4
 800218e:	d005      	beq.n	800219c <HAL_RCC_OscConfig+0x310>
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	2b0c      	cmp	r3, #12
 8002194:	d119      	bne.n	80021ca <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	2b02      	cmp	r3, #2
 800219a:	d116      	bne.n	80021ca <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800219c:	4b7c      	ldr	r3, [pc, #496]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d005      	beq.n	80021b4 <HAL_RCC_OscConfig+0x328>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d101      	bne.n	80021b4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e277      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021b4:	4b76      	ldr	r3, [pc, #472]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	061b      	lsls	r3, r3, #24
 80021c2:	4973      	ldr	r1, [pc, #460]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 80021c4:	4313      	orrs	r3, r2
 80021c6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021c8:	e040      	b.n	800224c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d023      	beq.n	800221a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021d2:	4b6f      	ldr	r3, [pc, #444]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a6e      	ldr	r2, [pc, #440]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 80021d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021de:	f7ff fb49 	bl	8001874 <HAL_GetTick>
 80021e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021e4:	e008      	b.n	80021f8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021e6:	f7ff fb45 	bl	8001874 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d901      	bls.n	80021f8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e255      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021f8:	4b65      	ldr	r3, [pc, #404]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002200:	2b00      	cmp	r3, #0
 8002202:	d0f0      	beq.n	80021e6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002204:	4b62      	ldr	r3, [pc, #392]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	061b      	lsls	r3, r3, #24
 8002212:	495f      	ldr	r1, [pc, #380]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 8002214:	4313      	orrs	r3, r2
 8002216:	604b      	str	r3, [r1, #4]
 8002218:	e018      	b.n	800224c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800221a:	4b5d      	ldr	r3, [pc, #372]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a5c      	ldr	r2, [pc, #368]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 8002220:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002224:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002226:	f7ff fb25 	bl	8001874 <HAL_GetTick>
 800222a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800222c:	e008      	b.n	8002240 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800222e:	f7ff fb21 	bl	8001874 <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b02      	cmp	r3, #2
 800223a:	d901      	bls.n	8002240 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	e231      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002240:	4b53      	ldr	r3, [pc, #332]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002248:	2b00      	cmp	r3, #0
 800224a:	d1f0      	bne.n	800222e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0308 	and.w	r3, r3, #8
 8002254:	2b00      	cmp	r3, #0
 8002256:	d03c      	beq.n	80022d2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	695b      	ldr	r3, [r3, #20]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d01c      	beq.n	800229a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002260:	4b4b      	ldr	r3, [pc, #300]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 8002262:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002266:	4a4a      	ldr	r2, [pc, #296]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002270:	f7ff fb00 	bl	8001874 <HAL_GetTick>
 8002274:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002276:	e008      	b.n	800228a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002278:	f7ff fafc 	bl	8001874 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b02      	cmp	r3, #2
 8002284:	d901      	bls.n	800228a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e20c      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800228a:	4b41      	ldr	r3, [pc, #260]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 800228c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002290:	f003 0302 	and.w	r3, r3, #2
 8002294:	2b00      	cmp	r3, #0
 8002296:	d0ef      	beq.n	8002278 <HAL_RCC_OscConfig+0x3ec>
 8002298:	e01b      	b.n	80022d2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800229a:	4b3d      	ldr	r3, [pc, #244]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 800229c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022a0:	4a3b      	ldr	r2, [pc, #236]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 80022a2:	f023 0301 	bic.w	r3, r3, #1
 80022a6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022aa:	f7ff fae3 	bl	8001874 <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022b2:	f7ff fadf 	bl	8001874 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e1ef      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022c4:	4b32      	ldr	r3, [pc, #200]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 80022c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1ef      	bne.n	80022b2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0304 	and.w	r3, r3, #4
 80022da:	2b00      	cmp	r3, #0
 80022dc:	f000 80a6 	beq.w	800242c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022e0:	2300      	movs	r3, #0
 80022e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80022e4:	4b2a      	ldr	r3, [pc, #168]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 80022e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d10d      	bne.n	800230c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022f0:	4b27      	ldr	r3, [pc, #156]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 80022f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022f4:	4a26      	ldr	r2, [pc, #152]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 80022f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022fa:	6593      	str	r3, [r2, #88]	; 0x58
 80022fc:	4b24      	ldr	r3, [pc, #144]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 80022fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002300:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002304:	60bb      	str	r3, [r7, #8]
 8002306:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002308:	2301      	movs	r3, #1
 800230a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800230c:	4b21      	ldr	r3, [pc, #132]	; (8002394 <HAL_RCC_OscConfig+0x508>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002314:	2b00      	cmp	r3, #0
 8002316:	d118      	bne.n	800234a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002318:	4b1e      	ldr	r3, [pc, #120]	; (8002394 <HAL_RCC_OscConfig+0x508>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a1d      	ldr	r2, [pc, #116]	; (8002394 <HAL_RCC_OscConfig+0x508>)
 800231e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002322:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002324:	f7ff faa6 	bl	8001874 <HAL_GetTick>
 8002328:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800232a:	e008      	b.n	800233e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800232c:	f7ff faa2 	bl	8001874 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b02      	cmp	r3, #2
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e1b2      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800233e:	4b15      	ldr	r3, [pc, #84]	; (8002394 <HAL_RCC_OscConfig+0x508>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002346:	2b00      	cmp	r3, #0
 8002348:	d0f0      	beq.n	800232c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	2b01      	cmp	r3, #1
 8002350:	d108      	bne.n	8002364 <HAL_RCC_OscConfig+0x4d8>
 8002352:	4b0f      	ldr	r3, [pc, #60]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 8002354:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002358:	4a0d      	ldr	r2, [pc, #52]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 800235a:	f043 0301 	orr.w	r3, r3, #1
 800235e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002362:	e029      	b.n	80023b8 <HAL_RCC_OscConfig+0x52c>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	2b05      	cmp	r3, #5
 800236a:	d115      	bne.n	8002398 <HAL_RCC_OscConfig+0x50c>
 800236c:	4b08      	ldr	r3, [pc, #32]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 800236e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002372:	4a07      	ldr	r2, [pc, #28]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 8002374:	f043 0304 	orr.w	r3, r3, #4
 8002378:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800237c:	4b04      	ldr	r3, [pc, #16]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 800237e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002382:	4a03      	ldr	r2, [pc, #12]	; (8002390 <HAL_RCC_OscConfig+0x504>)
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800238c:	e014      	b.n	80023b8 <HAL_RCC_OscConfig+0x52c>
 800238e:	bf00      	nop
 8002390:	40021000 	.word	0x40021000
 8002394:	40007000 	.word	0x40007000
 8002398:	4b9a      	ldr	r3, [pc, #616]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 800239a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800239e:	4a99      	ldr	r2, [pc, #612]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 80023a0:	f023 0301 	bic.w	r3, r3, #1
 80023a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023a8:	4b96      	ldr	r3, [pc, #600]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 80023aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023ae:	4a95      	ldr	r2, [pc, #596]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 80023b0:	f023 0304 	bic.w	r3, r3, #4
 80023b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d016      	beq.n	80023ee <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c0:	f7ff fa58 	bl	8001874 <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023c6:	e00a      	b.n	80023de <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023c8:	f7ff fa54 	bl	8001874 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e162      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023de:	4b89      	ldr	r3, [pc, #548]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 80023e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d0ed      	beq.n	80023c8 <HAL_RCC_OscConfig+0x53c>
 80023ec:	e015      	b.n	800241a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023ee:	f7ff fa41 	bl	8001874 <HAL_GetTick>
 80023f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023f4:	e00a      	b.n	800240c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023f6:	f7ff fa3d 	bl	8001874 <HAL_GetTick>
 80023fa:	4602      	mov	r2, r0
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	f241 3288 	movw	r2, #5000	; 0x1388
 8002404:	4293      	cmp	r3, r2
 8002406:	d901      	bls.n	800240c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	e14b      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800240c:	4b7d      	ldr	r3, [pc, #500]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 800240e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002412:	f003 0302 	and.w	r3, r3, #2
 8002416:	2b00      	cmp	r3, #0
 8002418:	d1ed      	bne.n	80023f6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800241a:	7ffb      	ldrb	r3, [r7, #31]
 800241c:	2b01      	cmp	r3, #1
 800241e:	d105      	bne.n	800242c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002420:	4b78      	ldr	r3, [pc, #480]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 8002422:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002424:	4a77      	ldr	r2, [pc, #476]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 8002426:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800242a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0320 	and.w	r3, r3, #32
 8002434:	2b00      	cmp	r3, #0
 8002436:	d03c      	beq.n	80024b2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243c:	2b00      	cmp	r3, #0
 800243e:	d01c      	beq.n	800247a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002440:	4b70      	ldr	r3, [pc, #448]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 8002442:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002446:	4a6f      	ldr	r2, [pc, #444]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 8002448:	f043 0301 	orr.w	r3, r3, #1
 800244c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002450:	f7ff fa10 	bl	8001874 <HAL_GetTick>
 8002454:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002456:	e008      	b.n	800246a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002458:	f7ff fa0c 	bl	8001874 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	2b02      	cmp	r3, #2
 8002464:	d901      	bls.n	800246a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e11c      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800246a:	4b66      	ldr	r3, [pc, #408]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 800246c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002470:	f003 0302 	and.w	r3, r3, #2
 8002474:	2b00      	cmp	r3, #0
 8002476:	d0ef      	beq.n	8002458 <HAL_RCC_OscConfig+0x5cc>
 8002478:	e01b      	b.n	80024b2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800247a:	4b62      	ldr	r3, [pc, #392]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 800247c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002480:	4a60      	ldr	r2, [pc, #384]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 8002482:	f023 0301 	bic.w	r3, r3, #1
 8002486:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800248a:	f7ff f9f3 	bl	8001874 <HAL_GetTick>
 800248e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002490:	e008      	b.n	80024a4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002492:	f7ff f9ef 	bl	8001874 <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e0ff      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80024a4:	4b57      	ldr	r3, [pc, #348]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 80024a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d1ef      	bne.n	8002492 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	f000 80f3 	beq.w	80026a2 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	f040 80c9 	bne.w	8002658 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80024c6:	4b4f      	ldr	r3, [pc, #316]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	f003 0203 	and.w	r2, r3, #3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d12c      	bne.n	8002534 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e4:	3b01      	subs	r3, #1
 80024e6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d123      	bne.n	8002534 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024f6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d11b      	bne.n	8002534 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002506:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002508:	429a      	cmp	r2, r3
 800250a:	d113      	bne.n	8002534 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002516:	085b      	lsrs	r3, r3, #1
 8002518:	3b01      	subs	r3, #1
 800251a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800251c:	429a      	cmp	r2, r3
 800251e:	d109      	bne.n	8002534 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	085b      	lsrs	r3, r3, #1
 800252c:	3b01      	subs	r3, #1
 800252e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002530:	429a      	cmp	r2, r3
 8002532:	d06b      	beq.n	800260c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	2b0c      	cmp	r3, #12
 8002538:	d062      	beq.n	8002600 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800253a:	4b32      	ldr	r3, [pc, #200]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e0ac      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800254a:	4b2e      	ldr	r3, [pc, #184]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a2d      	ldr	r2, [pc, #180]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 8002550:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002554:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002556:	f7ff f98d 	bl	8001874 <HAL_GetTick>
 800255a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800255c:	e008      	b.n	8002570 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800255e:	f7ff f989 	bl	8001874 <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	2b02      	cmp	r3, #2
 800256a:	d901      	bls.n	8002570 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e099      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002570:	4b24      	ldr	r3, [pc, #144]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1f0      	bne.n	800255e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800257c:	4b21      	ldr	r3, [pc, #132]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 800257e:	68da      	ldr	r2, [r3, #12]
 8002580:	4b21      	ldr	r3, [pc, #132]	; (8002608 <HAL_RCC_OscConfig+0x77c>)
 8002582:	4013      	ands	r3, r2
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800258c:	3a01      	subs	r2, #1
 800258e:	0112      	lsls	r2, r2, #4
 8002590:	4311      	orrs	r1, r2
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002596:	0212      	lsls	r2, r2, #8
 8002598:	4311      	orrs	r1, r2
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800259e:	0852      	lsrs	r2, r2, #1
 80025a0:	3a01      	subs	r2, #1
 80025a2:	0552      	lsls	r2, r2, #21
 80025a4:	4311      	orrs	r1, r2
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80025aa:	0852      	lsrs	r2, r2, #1
 80025ac:	3a01      	subs	r2, #1
 80025ae:	0652      	lsls	r2, r2, #25
 80025b0:	4311      	orrs	r1, r2
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80025b6:	06d2      	lsls	r2, r2, #27
 80025b8:	430a      	orrs	r2, r1
 80025ba:	4912      	ldr	r1, [pc, #72]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 80025bc:	4313      	orrs	r3, r2
 80025be:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80025c0:	4b10      	ldr	r3, [pc, #64]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a0f      	ldr	r2, [pc, #60]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 80025c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025ca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025cc:	4b0d      	ldr	r3, [pc, #52]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	4a0c      	ldr	r2, [pc, #48]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 80025d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025d6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025d8:	f7ff f94c 	bl	8001874 <HAL_GetTick>
 80025dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025de:	e008      	b.n	80025f2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025e0:	f7ff f948 	bl	8001874 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d901      	bls.n	80025f2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e058      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025f2:	4b04      	ldr	r3, [pc, #16]	; (8002604 <HAL_RCC_OscConfig+0x778>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d0f0      	beq.n	80025e0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025fe:	e050      	b.n	80026a2 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e04f      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
 8002604:	40021000 	.word	0x40021000
 8002608:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800260c:	4b27      	ldr	r3, [pc, #156]	; (80026ac <HAL_RCC_OscConfig+0x820>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d144      	bne.n	80026a2 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002618:	4b24      	ldr	r3, [pc, #144]	; (80026ac <HAL_RCC_OscConfig+0x820>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a23      	ldr	r2, [pc, #140]	; (80026ac <HAL_RCC_OscConfig+0x820>)
 800261e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002622:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002624:	4b21      	ldr	r3, [pc, #132]	; (80026ac <HAL_RCC_OscConfig+0x820>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	4a20      	ldr	r2, [pc, #128]	; (80026ac <HAL_RCC_OscConfig+0x820>)
 800262a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800262e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002630:	f7ff f920 	bl	8001874 <HAL_GetTick>
 8002634:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002636:	e008      	b.n	800264a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002638:	f7ff f91c 	bl	8001874 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b02      	cmp	r3, #2
 8002644:	d901      	bls.n	800264a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e02c      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800264a:	4b18      	ldr	r3, [pc, #96]	; (80026ac <HAL_RCC_OscConfig+0x820>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d0f0      	beq.n	8002638 <HAL_RCC_OscConfig+0x7ac>
 8002656:	e024      	b.n	80026a2 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	2b0c      	cmp	r3, #12
 800265c:	d01f      	beq.n	800269e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800265e:	4b13      	ldr	r3, [pc, #76]	; (80026ac <HAL_RCC_OscConfig+0x820>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a12      	ldr	r2, [pc, #72]	; (80026ac <HAL_RCC_OscConfig+0x820>)
 8002664:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002668:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266a:	f7ff f903 	bl	8001874 <HAL_GetTick>
 800266e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002670:	e008      	b.n	8002684 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002672:	f7ff f8ff 	bl	8001874 <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d901      	bls.n	8002684 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e00f      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002684:	4b09      	ldr	r3, [pc, #36]	; (80026ac <HAL_RCC_OscConfig+0x820>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d1f0      	bne.n	8002672 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002690:	4b06      	ldr	r3, [pc, #24]	; (80026ac <HAL_RCC_OscConfig+0x820>)
 8002692:	68da      	ldr	r2, [r3, #12]
 8002694:	4905      	ldr	r1, [pc, #20]	; (80026ac <HAL_RCC_OscConfig+0x820>)
 8002696:	4b06      	ldr	r3, [pc, #24]	; (80026b0 <HAL_RCC_OscConfig+0x824>)
 8002698:	4013      	ands	r3, r2
 800269a:	60cb      	str	r3, [r1, #12]
 800269c:	e001      	b.n	80026a2 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e000      	b.n	80026a4 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80026a2:	2300      	movs	r3, #0
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3720      	adds	r7, #32
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40021000 	.word	0x40021000
 80026b0:	feeefffc 	.word	0xfeeefffc

080026b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d101      	bne.n	80026c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e0e7      	b.n	8002898 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026c8:	4b75      	ldr	r3, [pc, #468]	; (80028a0 <HAL_RCC_ClockConfig+0x1ec>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0307 	and.w	r3, r3, #7
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d910      	bls.n	80026f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026d6:	4b72      	ldr	r3, [pc, #456]	; (80028a0 <HAL_RCC_ClockConfig+0x1ec>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f023 0207 	bic.w	r2, r3, #7
 80026de:	4970      	ldr	r1, [pc, #448]	; (80028a0 <HAL_RCC_ClockConfig+0x1ec>)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026e6:	4b6e      	ldr	r3, [pc, #440]	; (80028a0 <HAL_RCC_ClockConfig+0x1ec>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0307 	and.w	r3, r3, #7
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d001      	beq.n	80026f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e0cf      	b.n	8002898 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0302 	and.w	r3, r3, #2
 8002700:	2b00      	cmp	r3, #0
 8002702:	d010      	beq.n	8002726 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	4b66      	ldr	r3, [pc, #408]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002710:	429a      	cmp	r2, r3
 8002712:	d908      	bls.n	8002726 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002714:	4b63      	ldr	r3, [pc, #396]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	4960      	ldr	r1, [pc, #384]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002722:	4313      	orrs	r3, r2
 8002724:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0301 	and.w	r3, r3, #1
 800272e:	2b00      	cmp	r3, #0
 8002730:	d04c      	beq.n	80027cc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	2b03      	cmp	r3, #3
 8002738:	d107      	bne.n	800274a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800273a:	4b5a      	ldr	r3, [pc, #360]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d121      	bne.n	800278a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e0a6      	b.n	8002898 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	2b02      	cmp	r3, #2
 8002750:	d107      	bne.n	8002762 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002752:	4b54      	ldr	r3, [pc, #336]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d115      	bne.n	800278a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e09a      	b.n	8002898 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d107      	bne.n	800277a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800276a:	4b4e      	ldr	r3, [pc, #312]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b00      	cmp	r3, #0
 8002774:	d109      	bne.n	800278a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e08e      	b.n	8002898 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800277a:	4b4a      	ldr	r3, [pc, #296]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002782:	2b00      	cmp	r3, #0
 8002784:	d101      	bne.n	800278a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e086      	b.n	8002898 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800278a:	4b46      	ldr	r3, [pc, #280]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	f023 0203 	bic.w	r2, r3, #3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	4943      	ldr	r1, [pc, #268]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002798:	4313      	orrs	r3, r2
 800279a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800279c:	f7ff f86a 	bl	8001874 <HAL_GetTick>
 80027a0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027a2:	e00a      	b.n	80027ba <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027a4:	f7ff f866 	bl	8001874 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d901      	bls.n	80027ba <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e06e      	b.n	8002898 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027ba:	4b3a      	ldr	r3, [pc, #232]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f003 020c 	and.w	r2, r3, #12
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d1eb      	bne.n	80027a4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d010      	beq.n	80027fa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689a      	ldr	r2, [r3, #8]
 80027dc:	4b31      	ldr	r3, [pc, #196]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d208      	bcs.n	80027fa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027e8:	4b2e      	ldr	r3, [pc, #184]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	492b      	ldr	r1, [pc, #172]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 80027f6:	4313      	orrs	r3, r2
 80027f8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027fa:	4b29      	ldr	r3, [pc, #164]	; (80028a0 <HAL_RCC_ClockConfig+0x1ec>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0307 	and.w	r3, r3, #7
 8002802:	683a      	ldr	r2, [r7, #0]
 8002804:	429a      	cmp	r2, r3
 8002806:	d210      	bcs.n	800282a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002808:	4b25      	ldr	r3, [pc, #148]	; (80028a0 <HAL_RCC_ClockConfig+0x1ec>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f023 0207 	bic.w	r2, r3, #7
 8002810:	4923      	ldr	r1, [pc, #140]	; (80028a0 <HAL_RCC_ClockConfig+0x1ec>)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	4313      	orrs	r3, r2
 8002816:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002818:	4b21      	ldr	r3, [pc, #132]	; (80028a0 <HAL_RCC_ClockConfig+0x1ec>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0307 	and.w	r3, r3, #7
 8002820:	683a      	ldr	r2, [r7, #0]
 8002822:	429a      	cmp	r2, r3
 8002824:	d001      	beq.n	800282a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e036      	b.n	8002898 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0304 	and.w	r3, r3, #4
 8002832:	2b00      	cmp	r3, #0
 8002834:	d008      	beq.n	8002848 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002836:	4b1b      	ldr	r3, [pc, #108]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	4918      	ldr	r1, [pc, #96]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002844:	4313      	orrs	r3, r2
 8002846:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0308 	and.w	r3, r3, #8
 8002850:	2b00      	cmp	r3, #0
 8002852:	d009      	beq.n	8002868 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002854:	4b13      	ldr	r3, [pc, #76]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	691b      	ldr	r3, [r3, #16]
 8002860:	00db      	lsls	r3, r3, #3
 8002862:	4910      	ldr	r1, [pc, #64]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002864:	4313      	orrs	r3, r2
 8002866:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002868:	f000 f824 	bl	80028b4 <HAL_RCC_GetSysClockFreq>
 800286c:	4602      	mov	r2, r0
 800286e:	4b0d      	ldr	r3, [pc, #52]	; (80028a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	091b      	lsrs	r3, r3, #4
 8002874:	f003 030f 	and.w	r3, r3, #15
 8002878:	490b      	ldr	r1, [pc, #44]	; (80028a8 <HAL_RCC_ClockConfig+0x1f4>)
 800287a:	5ccb      	ldrb	r3, [r1, r3]
 800287c:	f003 031f 	and.w	r3, r3, #31
 8002880:	fa22 f303 	lsr.w	r3, r2, r3
 8002884:	4a09      	ldr	r2, [pc, #36]	; (80028ac <HAL_RCC_ClockConfig+0x1f8>)
 8002886:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002888:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <HAL_RCC_ClockConfig+0x1fc>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4618      	mov	r0, r3
 800288e:	f7fe ffa1 	bl	80017d4 <HAL_InitTick>
 8002892:	4603      	mov	r3, r0
 8002894:	72fb      	strb	r3, [r7, #11]

  return status;
 8002896:	7afb      	ldrb	r3, [r7, #11]
}
 8002898:	4618      	mov	r0, r3
 800289a:	3710      	adds	r7, #16
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	40022000 	.word	0x40022000
 80028a4:	40021000 	.word	0x40021000
 80028a8:	08008358 	.word	0x08008358
 80028ac:	20000000 	.word	0x20000000
 80028b0:	20000004 	.word	0x20000004

080028b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b089      	sub	sp, #36	; 0x24
 80028b8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80028ba:	2300      	movs	r3, #0
 80028bc:	61fb      	str	r3, [r7, #28]
 80028be:	2300      	movs	r3, #0
 80028c0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028c2:	4b3e      	ldr	r3, [pc, #248]	; (80029bc <HAL_RCC_GetSysClockFreq+0x108>)
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f003 030c 	and.w	r3, r3, #12
 80028ca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028cc:	4b3b      	ldr	r3, [pc, #236]	; (80029bc <HAL_RCC_GetSysClockFreq+0x108>)
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	f003 0303 	and.w	r3, r3, #3
 80028d4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d005      	beq.n	80028e8 <HAL_RCC_GetSysClockFreq+0x34>
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	2b0c      	cmp	r3, #12
 80028e0:	d121      	bne.n	8002926 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d11e      	bne.n	8002926 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80028e8:	4b34      	ldr	r3, [pc, #208]	; (80029bc <HAL_RCC_GetSysClockFreq+0x108>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0308 	and.w	r3, r3, #8
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d107      	bne.n	8002904 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80028f4:	4b31      	ldr	r3, [pc, #196]	; (80029bc <HAL_RCC_GetSysClockFreq+0x108>)
 80028f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028fa:	0a1b      	lsrs	r3, r3, #8
 80028fc:	f003 030f 	and.w	r3, r3, #15
 8002900:	61fb      	str	r3, [r7, #28]
 8002902:	e005      	b.n	8002910 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002904:	4b2d      	ldr	r3, [pc, #180]	; (80029bc <HAL_RCC_GetSysClockFreq+0x108>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	091b      	lsrs	r3, r3, #4
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002910:	4a2b      	ldr	r2, [pc, #172]	; (80029c0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002918:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d10d      	bne.n	800293c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002924:	e00a      	b.n	800293c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	2b04      	cmp	r3, #4
 800292a:	d102      	bne.n	8002932 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800292c:	4b25      	ldr	r3, [pc, #148]	; (80029c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800292e:	61bb      	str	r3, [r7, #24]
 8002930:	e004      	b.n	800293c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	2b08      	cmp	r3, #8
 8002936:	d101      	bne.n	800293c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002938:	4b23      	ldr	r3, [pc, #140]	; (80029c8 <HAL_RCC_GetSysClockFreq+0x114>)
 800293a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	2b0c      	cmp	r3, #12
 8002940:	d134      	bne.n	80029ac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002942:	4b1e      	ldr	r3, [pc, #120]	; (80029bc <HAL_RCC_GetSysClockFreq+0x108>)
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	f003 0303 	and.w	r3, r3, #3
 800294a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	2b02      	cmp	r3, #2
 8002950:	d003      	beq.n	800295a <HAL_RCC_GetSysClockFreq+0xa6>
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	2b03      	cmp	r3, #3
 8002956:	d003      	beq.n	8002960 <HAL_RCC_GetSysClockFreq+0xac>
 8002958:	e005      	b.n	8002966 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800295a:	4b1a      	ldr	r3, [pc, #104]	; (80029c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800295c:	617b      	str	r3, [r7, #20]
      break;
 800295e:	e005      	b.n	800296c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002960:	4b19      	ldr	r3, [pc, #100]	; (80029c8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002962:	617b      	str	r3, [r7, #20]
      break;
 8002964:	e002      	b.n	800296c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	617b      	str	r3, [r7, #20]
      break;
 800296a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800296c:	4b13      	ldr	r3, [pc, #76]	; (80029bc <HAL_RCC_GetSysClockFreq+0x108>)
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	091b      	lsrs	r3, r3, #4
 8002972:	f003 0307 	and.w	r3, r3, #7
 8002976:	3301      	adds	r3, #1
 8002978:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800297a:	4b10      	ldr	r3, [pc, #64]	; (80029bc <HAL_RCC_GetSysClockFreq+0x108>)
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	0a1b      	lsrs	r3, r3, #8
 8002980:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002984:	697a      	ldr	r2, [r7, #20]
 8002986:	fb03 f202 	mul.w	r2, r3, r2
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002990:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002992:	4b0a      	ldr	r3, [pc, #40]	; (80029bc <HAL_RCC_GetSysClockFreq+0x108>)
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	0e5b      	lsrs	r3, r3, #25
 8002998:	f003 0303 	and.w	r3, r3, #3
 800299c:	3301      	adds	r3, #1
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029aa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80029ac:	69bb      	ldr	r3, [r7, #24]
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3724      	adds	r7, #36	; 0x24
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	40021000 	.word	0x40021000
 80029c0:	08008370 	.word	0x08008370
 80029c4:	00f42400 	.word	0x00f42400
 80029c8:	007a1200 	.word	0x007a1200

080029cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029d0:	4b03      	ldr	r3, [pc, #12]	; (80029e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80029d2:	681b      	ldr	r3, [r3, #0]
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	20000000 	.word	0x20000000

080029e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80029e8:	f7ff fff0 	bl	80029cc <HAL_RCC_GetHCLKFreq>
 80029ec:	4602      	mov	r2, r0
 80029ee:	4b06      	ldr	r3, [pc, #24]	; (8002a08 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	0a1b      	lsrs	r3, r3, #8
 80029f4:	f003 0307 	and.w	r3, r3, #7
 80029f8:	4904      	ldr	r1, [pc, #16]	; (8002a0c <HAL_RCC_GetPCLK1Freq+0x28>)
 80029fa:	5ccb      	ldrb	r3, [r1, r3]
 80029fc:	f003 031f 	and.w	r3, r3, #31
 8002a00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	08008368 	.word	0x08008368

08002a10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002a14:	f7ff ffda 	bl	80029cc <HAL_RCC_GetHCLKFreq>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	4b06      	ldr	r3, [pc, #24]	; (8002a34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	0adb      	lsrs	r3, r3, #11
 8002a20:	f003 0307 	and.w	r3, r3, #7
 8002a24:	4904      	ldr	r1, [pc, #16]	; (8002a38 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a26:	5ccb      	ldrb	r3, [r1, r3]
 8002a28:	f003 031f 	and.w	r3, r3, #31
 8002a2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	40021000 	.word	0x40021000
 8002a38:	08008368 	.word	0x08008368

08002a3c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002a44:	2300      	movs	r3, #0
 8002a46:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002a48:	4b2a      	ldr	r3, [pc, #168]	; (8002af4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d003      	beq.n	8002a5c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002a54:	f7ff f9b6 	bl	8001dc4 <HAL_PWREx_GetVoltageRange>
 8002a58:	6178      	str	r0, [r7, #20]
 8002a5a:	e014      	b.n	8002a86 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a5c:	4b25      	ldr	r3, [pc, #148]	; (8002af4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a60:	4a24      	ldr	r2, [pc, #144]	; (8002af4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a66:	6593      	str	r3, [r2, #88]	; 0x58
 8002a68:	4b22      	ldr	r3, [pc, #136]	; (8002af4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a70:	60fb      	str	r3, [r7, #12]
 8002a72:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002a74:	f7ff f9a6 	bl	8001dc4 <HAL_PWREx_GetVoltageRange>
 8002a78:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a7a:	4b1e      	ldr	r3, [pc, #120]	; (8002af4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a7e:	4a1d      	ldr	r2, [pc, #116]	; (8002af4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a84:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a8c:	d10b      	bne.n	8002aa6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2b80      	cmp	r3, #128	; 0x80
 8002a92:	d919      	bls.n	8002ac8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2ba0      	cmp	r3, #160	; 0xa0
 8002a98:	d902      	bls.n	8002aa0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	613b      	str	r3, [r7, #16]
 8002a9e:	e013      	b.n	8002ac8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	613b      	str	r3, [r7, #16]
 8002aa4:	e010      	b.n	8002ac8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2b80      	cmp	r3, #128	; 0x80
 8002aaa:	d902      	bls.n	8002ab2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002aac:	2303      	movs	r3, #3
 8002aae:	613b      	str	r3, [r7, #16]
 8002ab0:	e00a      	b.n	8002ac8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2b80      	cmp	r3, #128	; 0x80
 8002ab6:	d102      	bne.n	8002abe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ab8:	2302      	movs	r3, #2
 8002aba:	613b      	str	r3, [r7, #16]
 8002abc:	e004      	b.n	8002ac8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2b70      	cmp	r3, #112	; 0x70
 8002ac2:	d101      	bne.n	8002ac8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ac8:	4b0b      	ldr	r3, [pc, #44]	; (8002af8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f023 0207 	bic.w	r2, r3, #7
 8002ad0:	4909      	ldr	r1, [pc, #36]	; (8002af8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ad8:	4b07      	ldr	r3, [pc, #28]	; (8002af8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 0307 	and.w	r3, r3, #7
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d001      	beq.n	8002aea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e000      	b.n	8002aec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002aea:	2300      	movs	r3, #0
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3718      	adds	r7, #24
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40021000 	.word	0x40021000
 8002af8:	40022000 	.word	0x40022000

08002afc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b04:	2300      	movs	r3, #0
 8002b06:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b08:	2300      	movs	r3, #0
 8002b0a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d031      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b1c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b20:	d01a      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002b22:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b26:	d814      	bhi.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d009      	beq.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002b2c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002b30:	d10f      	bne.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002b32:	4b5d      	ldr	r3, [pc, #372]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	4a5c      	ldr	r2, [pc, #368]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b3c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b3e:	e00c      	b.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	3304      	adds	r3, #4
 8002b44:	2100      	movs	r1, #0
 8002b46:	4618      	mov	r0, r3
 8002b48:	f000 f9de 	bl	8002f08 <RCCEx_PLLSAI1_Config>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b50:	e003      	b.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	74fb      	strb	r3, [r7, #19]
      break;
 8002b56:	e000      	b.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002b58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b5a:	7cfb      	ldrb	r3, [r7, #19]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d10b      	bne.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b60:	4b51      	ldr	r3, [pc, #324]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b66:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b6e:	494e      	ldr	r1, [pc, #312]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b70:	4313      	orrs	r3, r2
 8002b72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002b76:	e001      	b.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b78:	7cfb      	ldrb	r3, [r7, #19]
 8002b7a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 809e 	beq.w	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b8e:	4b46      	ldr	r3, [pc, #280]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e000      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d00d      	beq.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ba4:	4b40      	ldr	r3, [pc, #256]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ba6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ba8:	4a3f      	ldr	r2, [pc, #252]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002baa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bae:	6593      	str	r3, [r2, #88]	; 0x58
 8002bb0:	4b3d      	ldr	r3, [pc, #244]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bb8:	60bb      	str	r3, [r7, #8]
 8002bba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bc0:	4b3a      	ldr	r3, [pc, #232]	; (8002cac <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a39      	ldr	r2, [pc, #228]	; (8002cac <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002bc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002bcc:	f7fe fe52 	bl	8001874 <HAL_GetTick>
 8002bd0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002bd2:	e009      	b.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bd4:	f7fe fe4e 	bl	8001874 <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d902      	bls.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	74fb      	strb	r3, [r7, #19]
        break;
 8002be6:	e005      	b.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002be8:	4b30      	ldr	r3, [pc, #192]	; (8002cac <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d0ef      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002bf4:	7cfb      	ldrb	r3, [r7, #19]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d15a      	bne.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002bfa:	4b2b      	ldr	r3, [pc, #172]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c04:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d01e      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c10:	697a      	ldr	r2, [r7, #20]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d019      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c16:	4b24      	ldr	r3, [pc, #144]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c20:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c22:	4b21      	ldr	r3, [pc, #132]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c28:	4a1f      	ldr	r2, [pc, #124]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c32:	4b1d      	ldr	r3, [pc, #116]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c38:	4a1b      	ldr	r2, [pc, #108]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002c42:	4a19      	ldr	r2, [pc, #100]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d016      	beq.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c54:	f7fe fe0e 	bl	8001874 <HAL_GetTick>
 8002c58:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c5a:	e00b      	b.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c5c:	f7fe fe0a 	bl	8001874 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d902      	bls.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	74fb      	strb	r3, [r7, #19]
            break;
 8002c72:	e006      	b.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c74:	4b0c      	ldr	r3, [pc, #48]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c7a:	f003 0302 	and.w	r3, r3, #2
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d0ec      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002c82:	7cfb      	ldrb	r3, [r7, #19]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d10b      	bne.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c88:	4b07      	ldr	r3, [pc, #28]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c8e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c96:	4904      	ldr	r1, [pc, #16]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002c9e:	e009      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ca0:	7cfb      	ldrb	r3, [r7, #19]
 8002ca2:	74bb      	strb	r3, [r7, #18]
 8002ca4:	e006      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002ca6:	bf00      	nop
 8002ca8:	40021000 	.word	0x40021000
 8002cac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cb0:	7cfb      	ldrb	r3, [r7, #19]
 8002cb2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cb4:	7c7b      	ldrb	r3, [r7, #17]
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d105      	bne.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cba:	4b8a      	ldr	r3, [pc, #552]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cbe:	4a89      	ldr	r2, [pc, #548]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002cc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cc4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d00a      	beq.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cd2:	4b84      	ldr	r3, [pc, #528]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cd8:	f023 0203 	bic.w	r2, r3, #3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	4980      	ldr	r1, [pc, #512]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0302 	and.w	r3, r3, #2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00a      	beq.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002cf4:	4b7b      	ldr	r3, [pc, #492]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cfa:	f023 020c 	bic.w	r2, r3, #12
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d02:	4978      	ldr	r1, [pc, #480]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0320 	and.w	r3, r3, #32
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00a      	beq.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d16:	4b73      	ldr	r3, [pc, #460]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d1c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d24:	496f      	ldr	r1, [pc, #444]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d00a      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d38:	4b6a      	ldr	r3, [pc, #424]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d3e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d46:	4967      	ldr	r1, [pc, #412]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00a      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002d5a:	4b62      	ldr	r3, [pc, #392]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d60:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d68:	495e      	ldr	r1, [pc, #376]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d00a      	beq.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d7c:	4b59      	ldr	r3, [pc, #356]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d82:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d8a:	4956      	ldr	r1, [pc, #344]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00a      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d9e:	4b51      	ldr	r3, [pc, #324]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dac:	494d      	ldr	r1, [pc, #308]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d028      	beq.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002dc0:	4b48      	ldr	r3, [pc, #288]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dce:	4945      	ldr	r1, [pc, #276]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002dde:	d106      	bne.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002de0:	4b40      	ldr	r3, [pc, #256]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	4a3f      	ldr	r2, [pc, #252]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002de6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002dea:	60d3      	str	r3, [r2, #12]
 8002dec:	e011      	b.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002df6:	d10c      	bne.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	3304      	adds	r3, #4
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f000 f882 	bl	8002f08 <RCCEx_PLLSAI1_Config>
 8002e04:	4603      	mov	r3, r0
 8002e06:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002e08:	7cfb      	ldrb	r3, [r7, #19]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8002e0e:	7cfb      	ldrb	r3, [r7, #19]
 8002e10:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d028      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e1e:	4b31      	ldr	r3, [pc, #196]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e24:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e2c:	492d      	ldr	r1, [pc, #180]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e3c:	d106      	bne.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e3e:	4b29      	ldr	r3, [pc, #164]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	4a28      	ldr	r2, [pc, #160]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e48:	60d3      	str	r3, [r2, #12]
 8002e4a:	e011      	b.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e54:	d10c      	bne.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	3304      	adds	r3, #4
 8002e5a:	2101      	movs	r1, #1
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f000 f853 	bl	8002f08 <RCCEx_PLLSAI1_Config>
 8002e62:	4603      	mov	r3, r0
 8002e64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e66:	7cfb      	ldrb	r3, [r7, #19]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8002e6c:	7cfb      	ldrb	r3, [r7, #19]
 8002e6e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d01c      	beq.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e7c:	4b19      	ldr	r3, [pc, #100]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e82:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e8a:	4916      	ldr	r1, [pc, #88]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e9a:	d10c      	bne.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	3304      	adds	r3, #4
 8002ea0:	2102      	movs	r1, #2
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f000 f830 	bl	8002f08 <RCCEx_PLLSAI1_Config>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002eac:	7cfb      	ldrb	r3, [r7, #19]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d001      	beq.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8002eb2:	7cfb      	ldrb	r3, [r7, #19]
 8002eb4:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d00a      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002ec2:	4b08      	ldr	r3, [pc, #32]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ec8:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed0:	4904      	ldr	r1, [pc, #16]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002ed8:	7cbb      	ldrb	r3, [r7, #18]
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	40021000 	.word	0x40021000

08002ee8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002eec:	4b05      	ldr	r3, [pc, #20]	; (8002f04 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a04      	ldr	r2, [pc, #16]	; (8002f04 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002ef2:	f043 0304 	orr.w	r3, r3, #4
 8002ef6:	6013      	str	r3, [r2, #0]
}
 8002ef8:	bf00      	nop
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	40021000 	.word	0x40021000

08002f08 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f12:	2300      	movs	r3, #0
 8002f14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f16:	4b74      	ldr	r3, [pc, #464]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	f003 0303 	and.w	r3, r3, #3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d018      	beq.n	8002f54 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002f22:	4b71      	ldr	r3, [pc, #452]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	f003 0203 	and.w	r2, r3, #3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d10d      	bne.n	8002f4e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
       ||
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d009      	beq.n	8002f4e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002f3a:	4b6b      	ldr	r3, [pc, #428]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	091b      	lsrs	r3, r3, #4
 8002f40:	f003 0307 	and.w	r3, r3, #7
 8002f44:	1c5a      	adds	r2, r3, #1
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
       ||
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d047      	beq.n	8002fde <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	73fb      	strb	r3, [r7, #15]
 8002f52:	e044      	b.n	8002fde <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2b03      	cmp	r3, #3
 8002f5a:	d018      	beq.n	8002f8e <RCCEx_PLLSAI1_Config+0x86>
 8002f5c:	2b03      	cmp	r3, #3
 8002f5e:	d825      	bhi.n	8002fac <RCCEx_PLLSAI1_Config+0xa4>
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d002      	beq.n	8002f6a <RCCEx_PLLSAI1_Config+0x62>
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d009      	beq.n	8002f7c <RCCEx_PLLSAI1_Config+0x74>
 8002f68:	e020      	b.n	8002fac <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f6a:	4b5f      	ldr	r3, [pc, #380]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d11d      	bne.n	8002fb2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f7a:	e01a      	b.n	8002fb2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f7c:	4b5a      	ldr	r3, [pc, #360]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d116      	bne.n	8002fb6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f8c:	e013      	b.n	8002fb6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f8e:	4b56      	ldr	r3, [pc, #344]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10f      	bne.n	8002fba <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f9a:	4b53      	ldr	r3, [pc, #332]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d109      	bne.n	8002fba <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002faa:	e006      	b.n	8002fba <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	73fb      	strb	r3, [r7, #15]
      break;
 8002fb0:	e004      	b.n	8002fbc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fb2:	bf00      	nop
 8002fb4:	e002      	b.n	8002fbc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fb6:	bf00      	nop
 8002fb8:	e000      	b.n	8002fbc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fba:	bf00      	nop
    }

    if(status == HAL_OK)
 8002fbc:	7bfb      	ldrb	r3, [r7, #15]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d10d      	bne.n	8002fde <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002fc2:	4b49      	ldr	r3, [pc, #292]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6819      	ldr	r1, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	011b      	lsls	r3, r3, #4
 8002fd6:	430b      	orrs	r3, r1
 8002fd8:	4943      	ldr	r1, [pc, #268]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002fde:	7bfb      	ldrb	r3, [r7, #15]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d17c      	bne.n	80030de <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002fe4:	4b40      	ldr	r3, [pc, #256]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a3f      	ldr	r2, [pc, #252]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fea:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002fee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ff0:	f7fe fc40 	bl	8001874 <HAL_GetTick>
 8002ff4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ff6:	e009      	b.n	800300c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ff8:	f7fe fc3c 	bl	8001874 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b02      	cmp	r3, #2
 8003004:	d902      	bls.n	800300c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	73fb      	strb	r3, [r7, #15]
        break;
 800300a:	e005      	b.n	8003018 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800300c:	4b36      	ldr	r3, [pc, #216]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d1ef      	bne.n	8002ff8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003018:	7bfb      	ldrb	r3, [r7, #15]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d15f      	bne.n	80030de <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d110      	bne.n	8003046 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003024:	4b30      	ldr	r3, [pc, #192]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003026:	691b      	ldr	r3, [r3, #16]
 8003028:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800302c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	6892      	ldr	r2, [r2, #8]
 8003034:	0211      	lsls	r1, r2, #8
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	68d2      	ldr	r2, [r2, #12]
 800303a:	06d2      	lsls	r2, r2, #27
 800303c:	430a      	orrs	r2, r1
 800303e:	492a      	ldr	r1, [pc, #168]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003040:	4313      	orrs	r3, r2
 8003042:	610b      	str	r3, [r1, #16]
 8003044:	e027      	b.n	8003096 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	2b01      	cmp	r3, #1
 800304a:	d112      	bne.n	8003072 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800304c:	4b26      	ldr	r3, [pc, #152]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003054:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	6892      	ldr	r2, [r2, #8]
 800305c:	0211      	lsls	r1, r2, #8
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	6912      	ldr	r2, [r2, #16]
 8003062:	0852      	lsrs	r2, r2, #1
 8003064:	3a01      	subs	r2, #1
 8003066:	0552      	lsls	r2, r2, #21
 8003068:	430a      	orrs	r2, r1
 800306a:	491f      	ldr	r1, [pc, #124]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800306c:	4313      	orrs	r3, r2
 800306e:	610b      	str	r3, [r1, #16]
 8003070:	e011      	b.n	8003096 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003072:	4b1d      	ldr	r3, [pc, #116]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800307a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	6892      	ldr	r2, [r2, #8]
 8003082:	0211      	lsls	r1, r2, #8
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	6952      	ldr	r2, [r2, #20]
 8003088:	0852      	lsrs	r2, r2, #1
 800308a:	3a01      	subs	r2, #1
 800308c:	0652      	lsls	r2, r2, #25
 800308e:	430a      	orrs	r2, r1
 8003090:	4915      	ldr	r1, [pc, #84]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003092:	4313      	orrs	r3, r2
 8003094:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003096:	4b14      	ldr	r3, [pc, #80]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a13      	ldr	r2, [pc, #76]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800309c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80030a0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030a2:	f7fe fbe7 	bl	8001874 <HAL_GetTick>
 80030a6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030a8:	e009      	b.n	80030be <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030aa:	f7fe fbe3 	bl	8001874 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d902      	bls.n	80030be <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	73fb      	strb	r3, [r7, #15]
          break;
 80030bc:	e005      	b.n	80030ca <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030be:	4b0a      	ldr	r3, [pc, #40]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d0ef      	beq.n	80030aa <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80030ca:	7bfb      	ldrb	r3, [r7, #15]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d106      	bne.n	80030de <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80030d0:	4b05      	ldr	r3, [pc, #20]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030d2:	691a      	ldr	r2, [r3, #16]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	4903      	ldr	r1, [pc, #12]	; (80030e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80030de:	7bfb      	ldrb	r3, [r7, #15]
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3710      	adds	r7, #16
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	40021000 	.word	0x40021000

080030ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d101      	bne.n	80030fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e040      	b.n	8003180 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003102:	2b00      	cmp	r3, #0
 8003104:	d106      	bne.n	8003114 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7fe f972 	bl	80013f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2224      	movs	r2, #36	; 0x24
 8003118:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f022 0201 	bic.w	r2, r2, #1
 8003128:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312e:	2b00      	cmp	r3, #0
 8003130:	d002      	beq.n	8003138 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 fade 	bl	80036f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f000 f8af 	bl	800329c <UART_SetConfig>
 800313e:	4603      	mov	r3, r0
 8003140:	2b01      	cmp	r3, #1
 8003142:	d101      	bne.n	8003148 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e01b      	b.n	8003180 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003156:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	689a      	ldr	r2, [r3, #8]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003166:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f042 0201 	orr.w	r2, r2, #1
 8003176:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f000 fb5d 	bl	8003838 <UART_CheckIdleState>
 800317e:	4603      	mov	r3, r0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b08a      	sub	sp, #40	; 0x28
 800318c:	af02      	add	r7, sp, #8
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	603b      	str	r3, [r7, #0]
 8003194:	4613      	mov	r3, r2
 8003196:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800319c:	2b20      	cmp	r3, #32
 800319e:	d178      	bne.n	8003292 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d002      	beq.n	80031ac <HAL_UART_Transmit+0x24>
 80031a6:	88fb      	ldrh	r3, [r7, #6]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e071      	b.n	8003294 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2221      	movs	r2, #33	; 0x21
 80031bc:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031be:	f7fe fb59 	bl	8001874 <HAL_GetTick>
 80031c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	88fa      	ldrh	r2, [r7, #6]
 80031c8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	88fa      	ldrh	r2, [r7, #6]
 80031d0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031dc:	d108      	bne.n	80031f0 <HAL_UART_Transmit+0x68>
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d104      	bne.n	80031f0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80031e6:	2300      	movs	r3, #0
 80031e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	61bb      	str	r3, [r7, #24]
 80031ee:	e003      	b.n	80031f8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031f4:	2300      	movs	r3, #0
 80031f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80031f8:	e030      	b.n	800325c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	9300      	str	r3, [sp, #0]
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	2200      	movs	r2, #0
 8003202:	2180      	movs	r1, #128	; 0x80
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f000 fbbf 	bl	8003988 <UART_WaitOnFlagUntilTimeout>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d004      	beq.n	800321a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2220      	movs	r2, #32
 8003214:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e03c      	b.n	8003294 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d10b      	bne.n	8003238 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	881a      	ldrh	r2, [r3, #0]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800322c:	b292      	uxth	r2, r2
 800322e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	3302      	adds	r3, #2
 8003234:	61bb      	str	r3, [r7, #24]
 8003236:	e008      	b.n	800324a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	781a      	ldrb	r2, [r3, #0]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	b292      	uxth	r2, r2
 8003242:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	3301      	adds	r3, #1
 8003248:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003250:	b29b      	uxth	r3, r3
 8003252:	3b01      	subs	r3, #1
 8003254:	b29a      	uxth	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003262:	b29b      	uxth	r3, r3
 8003264:	2b00      	cmp	r3, #0
 8003266:	d1c8      	bne.n	80031fa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	9300      	str	r3, [sp, #0]
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	2200      	movs	r2, #0
 8003270:	2140      	movs	r1, #64	; 0x40
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f000 fb88 	bl	8003988 <UART_WaitOnFlagUntilTimeout>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d004      	beq.n	8003288 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2220      	movs	r2, #32
 8003282:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e005      	b.n	8003294 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2220      	movs	r2, #32
 800328c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800328e:	2300      	movs	r3, #0
 8003290:	e000      	b.n	8003294 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003292:	2302      	movs	r3, #2
  }
}
 8003294:	4618      	mov	r0, r3
 8003296:	3720      	adds	r7, #32
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800329c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032a0:	b08a      	sub	sp, #40	; 0x28
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	691b      	ldr	r3, [r3, #16]
 80032b4:	431a      	orrs	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	431a      	orrs	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	69db      	ldr	r3, [r3, #28]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	4bb4      	ldr	r3, [pc, #720]	; (800359c <UART_SetConfig+0x300>)
 80032cc:	4013      	ands	r3, r2
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	6812      	ldr	r2, [r2, #0]
 80032d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80032d4:	430b      	orrs	r3, r1
 80032d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	68da      	ldr	r2, [r3, #12]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	430a      	orrs	r2, r1
 80032ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	699b      	ldr	r3, [r3, #24]
 80032f2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4aa9      	ldr	r2, [pc, #676]	; (80035a0 <UART_SetConfig+0x304>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d004      	beq.n	8003308 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6a1b      	ldr	r3, [r3, #32]
 8003302:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003304:	4313      	orrs	r3, r2
 8003306:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003318:	430a      	orrs	r2, r1
 800331a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4aa0      	ldr	r2, [pc, #640]	; (80035a4 <UART_SetConfig+0x308>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d126      	bne.n	8003374 <UART_SetConfig+0xd8>
 8003326:	4ba0      	ldr	r3, [pc, #640]	; (80035a8 <UART_SetConfig+0x30c>)
 8003328:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800332c:	f003 0303 	and.w	r3, r3, #3
 8003330:	2b03      	cmp	r3, #3
 8003332:	d81b      	bhi.n	800336c <UART_SetConfig+0xd0>
 8003334:	a201      	add	r2, pc, #4	; (adr r2, 800333c <UART_SetConfig+0xa0>)
 8003336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800333a:	bf00      	nop
 800333c:	0800334d 	.word	0x0800334d
 8003340:	0800335d 	.word	0x0800335d
 8003344:	08003355 	.word	0x08003355
 8003348:	08003365 	.word	0x08003365
 800334c:	2301      	movs	r3, #1
 800334e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003352:	e080      	b.n	8003456 <UART_SetConfig+0x1ba>
 8003354:	2302      	movs	r3, #2
 8003356:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800335a:	e07c      	b.n	8003456 <UART_SetConfig+0x1ba>
 800335c:	2304      	movs	r3, #4
 800335e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003362:	e078      	b.n	8003456 <UART_SetConfig+0x1ba>
 8003364:	2308      	movs	r3, #8
 8003366:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800336a:	e074      	b.n	8003456 <UART_SetConfig+0x1ba>
 800336c:	2310      	movs	r3, #16
 800336e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003372:	e070      	b.n	8003456 <UART_SetConfig+0x1ba>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a8c      	ldr	r2, [pc, #560]	; (80035ac <UART_SetConfig+0x310>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d138      	bne.n	80033f0 <UART_SetConfig+0x154>
 800337e:	4b8a      	ldr	r3, [pc, #552]	; (80035a8 <UART_SetConfig+0x30c>)
 8003380:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003384:	f003 030c 	and.w	r3, r3, #12
 8003388:	2b0c      	cmp	r3, #12
 800338a:	d82d      	bhi.n	80033e8 <UART_SetConfig+0x14c>
 800338c:	a201      	add	r2, pc, #4	; (adr r2, 8003394 <UART_SetConfig+0xf8>)
 800338e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003392:	bf00      	nop
 8003394:	080033c9 	.word	0x080033c9
 8003398:	080033e9 	.word	0x080033e9
 800339c:	080033e9 	.word	0x080033e9
 80033a0:	080033e9 	.word	0x080033e9
 80033a4:	080033d9 	.word	0x080033d9
 80033a8:	080033e9 	.word	0x080033e9
 80033ac:	080033e9 	.word	0x080033e9
 80033b0:	080033e9 	.word	0x080033e9
 80033b4:	080033d1 	.word	0x080033d1
 80033b8:	080033e9 	.word	0x080033e9
 80033bc:	080033e9 	.word	0x080033e9
 80033c0:	080033e9 	.word	0x080033e9
 80033c4:	080033e1 	.word	0x080033e1
 80033c8:	2300      	movs	r3, #0
 80033ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033ce:	e042      	b.n	8003456 <UART_SetConfig+0x1ba>
 80033d0:	2302      	movs	r3, #2
 80033d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033d6:	e03e      	b.n	8003456 <UART_SetConfig+0x1ba>
 80033d8:	2304      	movs	r3, #4
 80033da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033de:	e03a      	b.n	8003456 <UART_SetConfig+0x1ba>
 80033e0:	2308      	movs	r3, #8
 80033e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033e6:	e036      	b.n	8003456 <UART_SetConfig+0x1ba>
 80033e8:	2310      	movs	r3, #16
 80033ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033ee:	e032      	b.n	8003456 <UART_SetConfig+0x1ba>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a6a      	ldr	r2, [pc, #424]	; (80035a0 <UART_SetConfig+0x304>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d12a      	bne.n	8003450 <UART_SetConfig+0x1b4>
 80033fa:	4b6b      	ldr	r3, [pc, #428]	; (80035a8 <UART_SetConfig+0x30c>)
 80033fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003400:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003404:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003408:	d01a      	beq.n	8003440 <UART_SetConfig+0x1a4>
 800340a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800340e:	d81b      	bhi.n	8003448 <UART_SetConfig+0x1ac>
 8003410:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003414:	d00c      	beq.n	8003430 <UART_SetConfig+0x194>
 8003416:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800341a:	d815      	bhi.n	8003448 <UART_SetConfig+0x1ac>
 800341c:	2b00      	cmp	r3, #0
 800341e:	d003      	beq.n	8003428 <UART_SetConfig+0x18c>
 8003420:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003424:	d008      	beq.n	8003438 <UART_SetConfig+0x19c>
 8003426:	e00f      	b.n	8003448 <UART_SetConfig+0x1ac>
 8003428:	2300      	movs	r3, #0
 800342a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800342e:	e012      	b.n	8003456 <UART_SetConfig+0x1ba>
 8003430:	2302      	movs	r3, #2
 8003432:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003436:	e00e      	b.n	8003456 <UART_SetConfig+0x1ba>
 8003438:	2304      	movs	r3, #4
 800343a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800343e:	e00a      	b.n	8003456 <UART_SetConfig+0x1ba>
 8003440:	2308      	movs	r3, #8
 8003442:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003446:	e006      	b.n	8003456 <UART_SetConfig+0x1ba>
 8003448:	2310      	movs	r3, #16
 800344a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800344e:	e002      	b.n	8003456 <UART_SetConfig+0x1ba>
 8003450:	2310      	movs	r3, #16
 8003452:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a51      	ldr	r2, [pc, #324]	; (80035a0 <UART_SetConfig+0x304>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d17a      	bne.n	8003556 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003460:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003464:	2b08      	cmp	r3, #8
 8003466:	d824      	bhi.n	80034b2 <UART_SetConfig+0x216>
 8003468:	a201      	add	r2, pc, #4	; (adr r2, 8003470 <UART_SetConfig+0x1d4>)
 800346a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800346e:	bf00      	nop
 8003470:	08003495 	.word	0x08003495
 8003474:	080034b3 	.word	0x080034b3
 8003478:	0800349d 	.word	0x0800349d
 800347c:	080034b3 	.word	0x080034b3
 8003480:	080034a3 	.word	0x080034a3
 8003484:	080034b3 	.word	0x080034b3
 8003488:	080034b3 	.word	0x080034b3
 800348c:	080034b3 	.word	0x080034b3
 8003490:	080034ab 	.word	0x080034ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003494:	f7ff faa6 	bl	80029e4 <HAL_RCC_GetPCLK1Freq>
 8003498:	61f8      	str	r0, [r7, #28]
        break;
 800349a:	e010      	b.n	80034be <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800349c:	4b44      	ldr	r3, [pc, #272]	; (80035b0 <UART_SetConfig+0x314>)
 800349e:	61fb      	str	r3, [r7, #28]
        break;
 80034a0:	e00d      	b.n	80034be <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034a2:	f7ff fa07 	bl	80028b4 <HAL_RCC_GetSysClockFreq>
 80034a6:	61f8      	str	r0, [r7, #28]
        break;
 80034a8:	e009      	b.n	80034be <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034ae:	61fb      	str	r3, [r7, #28]
        break;
 80034b0:	e005      	b.n	80034be <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80034b2:	2300      	movs	r3, #0
 80034b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80034bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f000 8107 	beq.w	80036d4 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	685a      	ldr	r2, [r3, #4]
 80034ca:	4613      	mov	r3, r2
 80034cc:	005b      	lsls	r3, r3, #1
 80034ce:	4413      	add	r3, r2
 80034d0:	69fa      	ldr	r2, [r7, #28]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d305      	bcc.n	80034e2 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80034dc:	69fa      	ldr	r2, [r7, #28]
 80034de:	429a      	cmp	r2, r3
 80034e0:	d903      	bls.n	80034ea <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80034e8:	e0f4      	b.n	80036d4 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	2200      	movs	r2, #0
 80034ee:	461c      	mov	r4, r3
 80034f0:	4615      	mov	r5, r2
 80034f2:	f04f 0200 	mov.w	r2, #0
 80034f6:	f04f 0300 	mov.w	r3, #0
 80034fa:	022b      	lsls	r3, r5, #8
 80034fc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003500:	0222      	lsls	r2, r4, #8
 8003502:	68f9      	ldr	r1, [r7, #12]
 8003504:	6849      	ldr	r1, [r1, #4]
 8003506:	0849      	lsrs	r1, r1, #1
 8003508:	2000      	movs	r0, #0
 800350a:	4688      	mov	r8, r1
 800350c:	4681      	mov	r9, r0
 800350e:	eb12 0a08 	adds.w	sl, r2, r8
 8003512:	eb43 0b09 	adc.w	fp, r3, r9
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	603b      	str	r3, [r7, #0]
 800351e:	607a      	str	r2, [r7, #4]
 8003520:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003524:	4650      	mov	r0, sl
 8003526:	4659      	mov	r1, fp
 8003528:	f7fd fbae 	bl	8000c88 <__aeabi_uldivmod>
 800352c:	4602      	mov	r2, r0
 800352e:	460b      	mov	r3, r1
 8003530:	4613      	mov	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800353a:	d308      	bcc.n	800354e <UART_SetConfig+0x2b2>
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003542:	d204      	bcs.n	800354e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	60da      	str	r2, [r3, #12]
 800354c:	e0c2      	b.n	80036d4 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003554:	e0be      	b.n	80036d4 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	69db      	ldr	r3, [r3, #28]
 800355a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800355e:	d16a      	bne.n	8003636 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8003560:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003564:	2b08      	cmp	r3, #8
 8003566:	d834      	bhi.n	80035d2 <UART_SetConfig+0x336>
 8003568:	a201      	add	r2, pc, #4	; (adr r2, 8003570 <UART_SetConfig+0x2d4>)
 800356a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800356e:	bf00      	nop
 8003570:	08003595 	.word	0x08003595
 8003574:	080035b5 	.word	0x080035b5
 8003578:	080035bd 	.word	0x080035bd
 800357c:	080035d3 	.word	0x080035d3
 8003580:	080035c3 	.word	0x080035c3
 8003584:	080035d3 	.word	0x080035d3
 8003588:	080035d3 	.word	0x080035d3
 800358c:	080035d3 	.word	0x080035d3
 8003590:	080035cb 	.word	0x080035cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003594:	f7ff fa26 	bl	80029e4 <HAL_RCC_GetPCLK1Freq>
 8003598:	61f8      	str	r0, [r7, #28]
        break;
 800359a:	e020      	b.n	80035de <UART_SetConfig+0x342>
 800359c:	efff69f3 	.word	0xefff69f3
 80035a0:	40008000 	.word	0x40008000
 80035a4:	40013800 	.word	0x40013800
 80035a8:	40021000 	.word	0x40021000
 80035ac:	40004400 	.word	0x40004400
 80035b0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035b4:	f7ff fa2c 	bl	8002a10 <HAL_RCC_GetPCLK2Freq>
 80035b8:	61f8      	str	r0, [r7, #28]
        break;
 80035ba:	e010      	b.n	80035de <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035bc:	4b4c      	ldr	r3, [pc, #304]	; (80036f0 <UART_SetConfig+0x454>)
 80035be:	61fb      	str	r3, [r7, #28]
        break;
 80035c0:	e00d      	b.n	80035de <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035c2:	f7ff f977 	bl	80028b4 <HAL_RCC_GetSysClockFreq>
 80035c6:	61f8      	str	r0, [r7, #28]
        break;
 80035c8:	e009      	b.n	80035de <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035ce:	61fb      	str	r3, [r7, #28]
        break;
 80035d0:	e005      	b.n	80035de <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80035d2:	2300      	movs	r3, #0
 80035d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80035dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d077      	beq.n	80036d4 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	005a      	lsls	r2, r3, #1
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	085b      	lsrs	r3, r3, #1
 80035ee:	441a      	add	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	2b0f      	cmp	r3, #15
 80035fe:	d916      	bls.n	800362e <UART_SetConfig+0x392>
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003606:	d212      	bcs.n	800362e <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	b29b      	uxth	r3, r3
 800360c:	f023 030f 	bic.w	r3, r3, #15
 8003610:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	085b      	lsrs	r3, r3, #1
 8003616:	b29b      	uxth	r3, r3
 8003618:	f003 0307 	and.w	r3, r3, #7
 800361c:	b29a      	uxth	r2, r3
 800361e:	8afb      	ldrh	r3, [r7, #22]
 8003620:	4313      	orrs	r3, r2
 8003622:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	8afa      	ldrh	r2, [r7, #22]
 800362a:	60da      	str	r2, [r3, #12]
 800362c:	e052      	b.n	80036d4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003634:	e04e      	b.n	80036d4 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003636:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800363a:	2b08      	cmp	r3, #8
 800363c:	d827      	bhi.n	800368e <UART_SetConfig+0x3f2>
 800363e:	a201      	add	r2, pc, #4	; (adr r2, 8003644 <UART_SetConfig+0x3a8>)
 8003640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003644:	08003669 	.word	0x08003669
 8003648:	08003671 	.word	0x08003671
 800364c:	08003679 	.word	0x08003679
 8003650:	0800368f 	.word	0x0800368f
 8003654:	0800367f 	.word	0x0800367f
 8003658:	0800368f 	.word	0x0800368f
 800365c:	0800368f 	.word	0x0800368f
 8003660:	0800368f 	.word	0x0800368f
 8003664:	08003687 	.word	0x08003687
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003668:	f7ff f9bc 	bl	80029e4 <HAL_RCC_GetPCLK1Freq>
 800366c:	61f8      	str	r0, [r7, #28]
        break;
 800366e:	e014      	b.n	800369a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003670:	f7ff f9ce 	bl	8002a10 <HAL_RCC_GetPCLK2Freq>
 8003674:	61f8      	str	r0, [r7, #28]
        break;
 8003676:	e010      	b.n	800369a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003678:	4b1d      	ldr	r3, [pc, #116]	; (80036f0 <UART_SetConfig+0x454>)
 800367a:	61fb      	str	r3, [r7, #28]
        break;
 800367c:	e00d      	b.n	800369a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800367e:	f7ff f919 	bl	80028b4 <HAL_RCC_GetSysClockFreq>
 8003682:	61f8      	str	r0, [r7, #28]
        break;
 8003684:	e009      	b.n	800369a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003686:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800368a:	61fb      	str	r3, [r7, #28]
        break;
 800368c:	e005      	b.n	800369a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800368e:	2300      	movs	r3, #0
 8003690:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003698:	bf00      	nop
    }

    if (pclk != 0U)
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d019      	beq.n	80036d4 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	085a      	lsrs	r2, r3, #1
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	441a      	add	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80036b2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	2b0f      	cmp	r3, #15
 80036b8:	d909      	bls.n	80036ce <UART_SetConfig+0x432>
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036c0:	d205      	bcs.n	80036ce <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	b29a      	uxth	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	60da      	str	r2, [r3, #12]
 80036cc:	e002      	b.n	80036d4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80036e0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3728      	adds	r7, #40	; 0x28
 80036e8:	46bd      	mov	sp, r7
 80036ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036ee:	bf00      	nop
 80036f0:	00f42400 	.word	0x00f42400

080036f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003700:	f003 0308 	and.w	r3, r3, #8
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00a      	beq.n	800371e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	430a      	orrs	r2, r1
 800371c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00a      	beq.n	8003740 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	430a      	orrs	r2, r1
 800373e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d00a      	beq.n	8003762 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	430a      	orrs	r2, r1
 8003760:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003766:	f003 0304 	and.w	r3, r3, #4
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00a      	beq.n	8003784 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	430a      	orrs	r2, r1
 8003782:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003788:	f003 0310 	and.w	r3, r3, #16
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00a      	beq.n	80037a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	430a      	orrs	r2, r1
 80037a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037aa:	f003 0320 	and.w	r3, r3, #32
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00a      	beq.n	80037c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	430a      	orrs	r2, r1
 80037c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d01a      	beq.n	800380a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	430a      	orrs	r2, r1
 80037e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037f2:	d10a      	bne.n	800380a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	430a      	orrs	r2, r1
 8003808:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	430a      	orrs	r2, r1
 800382a:	605a      	str	r2, [r3, #4]
  }
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr

08003838 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b098      	sub	sp, #96	; 0x60
 800383c:	af02      	add	r7, sp, #8
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003848:	f7fe f814 	bl	8001874 <HAL_GetTick>
 800384c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0308 	and.w	r3, r3, #8
 8003858:	2b08      	cmp	r3, #8
 800385a:	d12e      	bne.n	80038ba <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800385c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003860:	9300      	str	r3, [sp, #0]
 8003862:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003864:	2200      	movs	r2, #0
 8003866:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f000 f88c 	bl	8003988 <UART_WaitOnFlagUntilTimeout>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d021      	beq.n	80038ba <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800387c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800387e:	e853 3f00 	ldrex	r3, [r3]
 8003882:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003886:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800388a:	653b      	str	r3, [r7, #80]	; 0x50
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	461a      	mov	r2, r3
 8003892:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003894:	647b      	str	r3, [r7, #68]	; 0x44
 8003896:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003898:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800389a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800389c:	e841 2300 	strex	r3, r2, [r1]
 80038a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80038a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d1e6      	bne.n	8003876 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2220      	movs	r2, #32
 80038ac:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e062      	b.n	8003980 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0304 	and.w	r3, r3, #4
 80038c4:	2b04      	cmp	r3, #4
 80038c6:	d149      	bne.n	800395c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80038cc:	9300      	str	r3, [sp, #0]
 80038ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038d0:	2200      	movs	r2, #0
 80038d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f000 f856 	bl	8003988 <UART_WaitOnFlagUntilTimeout>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d03c      	beq.n	800395c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ea:	e853 3f00 	ldrex	r3, [r3]
 80038ee:	623b      	str	r3, [r7, #32]
   return(result);
 80038f0:	6a3b      	ldr	r3, [r7, #32]
 80038f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80038f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	461a      	mov	r2, r3
 80038fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003900:	633b      	str	r3, [r7, #48]	; 0x30
 8003902:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003904:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003906:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003908:	e841 2300 	strex	r3, r2, [r1]
 800390c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800390e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003910:	2b00      	cmp	r3, #0
 8003912:	d1e6      	bne.n	80038e2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	3308      	adds	r3, #8
 800391a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	e853 3f00 	ldrex	r3, [r3]
 8003922:	60fb      	str	r3, [r7, #12]
   return(result);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f023 0301 	bic.w	r3, r3, #1
 800392a:	64bb      	str	r3, [r7, #72]	; 0x48
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	3308      	adds	r3, #8
 8003932:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003934:	61fa      	str	r2, [r7, #28]
 8003936:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003938:	69b9      	ldr	r1, [r7, #24]
 800393a:	69fa      	ldr	r2, [r7, #28]
 800393c:	e841 2300 	strex	r3, r2, [r1]
 8003940:	617b      	str	r3, [r7, #20]
   return(result);
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d1e5      	bne.n	8003914 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2220      	movs	r2, #32
 800394c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e011      	b.n	8003980 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2220      	movs	r2, #32
 8003960:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2220      	movs	r2, #32
 8003966:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3758      	adds	r7, #88	; 0x58
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	60b9      	str	r1, [r7, #8]
 8003992:	603b      	str	r3, [r7, #0]
 8003994:	4613      	mov	r3, r2
 8003996:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003998:	e049      	b.n	8003a2e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800399a:	69bb      	ldr	r3, [r7, #24]
 800399c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039a0:	d045      	beq.n	8003a2e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039a2:	f7fd ff67 	bl	8001874 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	69ba      	ldr	r2, [r7, #24]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d302      	bcc.n	80039b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d101      	bne.n	80039bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e048      	b.n	8003a4e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0304 	and.w	r3, r3, #4
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d031      	beq.n	8003a2e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	69db      	ldr	r3, [r3, #28]
 80039d0:	f003 0308 	and.w	r3, r3, #8
 80039d4:	2b08      	cmp	r3, #8
 80039d6:	d110      	bne.n	80039fa <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2208      	movs	r2, #8
 80039de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 f838 	bl	8003a56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2208      	movs	r2, #8
 80039ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2200      	movs	r2, #0
 80039f2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e029      	b.n	8003a4e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	69db      	ldr	r3, [r3, #28]
 8003a00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a08:	d111      	bne.n	8003a2e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a14:	68f8      	ldr	r0, [r7, #12]
 8003a16:	f000 f81e 	bl	8003a56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2220      	movs	r2, #32
 8003a1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e00f      	b.n	8003a4e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	69da      	ldr	r2, [r3, #28]
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	4013      	ands	r3, r2
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	bf0c      	ite	eq
 8003a3e:	2301      	moveq	r3, #1
 8003a40:	2300      	movne	r3, #0
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	461a      	mov	r2, r3
 8003a46:	79fb      	ldrb	r3, [r7, #7]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d0a6      	beq.n	800399a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3710      	adds	r7, #16
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}

08003a56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a56:	b480      	push	{r7}
 8003a58:	b095      	sub	sp, #84	; 0x54
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a66:	e853 3f00 	ldrex	r3, [r3]
 8003a6a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	461a      	mov	r2, r3
 8003a7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a7c:	643b      	str	r3, [r7, #64]	; 0x40
 8003a7e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a80:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003a82:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003a84:	e841 2300 	strex	r3, r2, [r1]
 8003a88:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1e6      	bne.n	8003a5e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	3308      	adds	r3, #8
 8003a96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a98:	6a3b      	ldr	r3, [r7, #32]
 8003a9a:	e853 3f00 	ldrex	r3, [r3]
 8003a9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	f023 0301 	bic.w	r3, r3, #1
 8003aa6:	64bb      	str	r3, [r7, #72]	; 0x48
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	3308      	adds	r3, #8
 8003aae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ab0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ab2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ab4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ab6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ab8:	e841 2300 	strex	r3, r2, [r1]
 8003abc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d1e5      	bne.n	8003a90 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d118      	bne.n	8003afe <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	e853 3f00 	ldrex	r3, [r3]
 8003ad8:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	f023 0310 	bic.w	r3, r3, #16
 8003ae0:	647b      	str	r3, [r7, #68]	; 0x44
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003aea:	61bb      	str	r3, [r7, #24]
 8003aec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aee:	6979      	ldr	r1, [r7, #20]
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	e841 2300 	strex	r3, r2, [r1]
 8003af6:	613b      	str	r3, [r7, #16]
   return(result);
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d1e6      	bne.n	8003acc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2220      	movs	r2, #32
 8003b02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003b12:	bf00      	nop
 8003b14:	3754      	adds	r7, #84	; 0x54
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <__cvt>:
 8003b1e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b22:	ec55 4b10 	vmov	r4, r5, d0
 8003b26:	2d00      	cmp	r5, #0
 8003b28:	460e      	mov	r6, r1
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	462b      	mov	r3, r5
 8003b2e:	bfbb      	ittet	lt
 8003b30:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003b34:	461d      	movlt	r5, r3
 8003b36:	2300      	movge	r3, #0
 8003b38:	232d      	movlt	r3, #45	; 0x2d
 8003b3a:	700b      	strb	r3, [r1, #0]
 8003b3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b3e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003b42:	4691      	mov	r9, r2
 8003b44:	f023 0820 	bic.w	r8, r3, #32
 8003b48:	bfbc      	itt	lt
 8003b4a:	4622      	movlt	r2, r4
 8003b4c:	4614      	movlt	r4, r2
 8003b4e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003b52:	d005      	beq.n	8003b60 <__cvt+0x42>
 8003b54:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003b58:	d100      	bne.n	8003b5c <__cvt+0x3e>
 8003b5a:	3601      	adds	r6, #1
 8003b5c:	2102      	movs	r1, #2
 8003b5e:	e000      	b.n	8003b62 <__cvt+0x44>
 8003b60:	2103      	movs	r1, #3
 8003b62:	ab03      	add	r3, sp, #12
 8003b64:	9301      	str	r3, [sp, #4]
 8003b66:	ab02      	add	r3, sp, #8
 8003b68:	9300      	str	r3, [sp, #0]
 8003b6a:	ec45 4b10 	vmov	d0, r4, r5
 8003b6e:	4653      	mov	r3, sl
 8003b70:	4632      	mov	r2, r6
 8003b72:	f001 f8b5 	bl	8004ce0 <_dtoa_r>
 8003b76:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003b7a:	4607      	mov	r7, r0
 8003b7c:	d102      	bne.n	8003b84 <__cvt+0x66>
 8003b7e:	f019 0f01 	tst.w	r9, #1
 8003b82:	d022      	beq.n	8003bca <__cvt+0xac>
 8003b84:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003b88:	eb07 0906 	add.w	r9, r7, r6
 8003b8c:	d110      	bne.n	8003bb0 <__cvt+0x92>
 8003b8e:	783b      	ldrb	r3, [r7, #0]
 8003b90:	2b30      	cmp	r3, #48	; 0x30
 8003b92:	d10a      	bne.n	8003baa <__cvt+0x8c>
 8003b94:	2200      	movs	r2, #0
 8003b96:	2300      	movs	r3, #0
 8003b98:	4620      	mov	r0, r4
 8003b9a:	4629      	mov	r1, r5
 8003b9c:	f7fc ff94 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ba0:	b918      	cbnz	r0, 8003baa <__cvt+0x8c>
 8003ba2:	f1c6 0601 	rsb	r6, r6, #1
 8003ba6:	f8ca 6000 	str.w	r6, [sl]
 8003baa:	f8da 3000 	ldr.w	r3, [sl]
 8003bae:	4499      	add	r9, r3
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	4620      	mov	r0, r4
 8003bb6:	4629      	mov	r1, r5
 8003bb8:	f7fc ff86 	bl	8000ac8 <__aeabi_dcmpeq>
 8003bbc:	b108      	cbz	r0, 8003bc2 <__cvt+0xa4>
 8003bbe:	f8cd 900c 	str.w	r9, [sp, #12]
 8003bc2:	2230      	movs	r2, #48	; 0x30
 8003bc4:	9b03      	ldr	r3, [sp, #12]
 8003bc6:	454b      	cmp	r3, r9
 8003bc8:	d307      	bcc.n	8003bda <__cvt+0xbc>
 8003bca:	9b03      	ldr	r3, [sp, #12]
 8003bcc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003bce:	1bdb      	subs	r3, r3, r7
 8003bd0:	4638      	mov	r0, r7
 8003bd2:	6013      	str	r3, [r2, #0]
 8003bd4:	b004      	add	sp, #16
 8003bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bda:	1c59      	adds	r1, r3, #1
 8003bdc:	9103      	str	r1, [sp, #12]
 8003bde:	701a      	strb	r2, [r3, #0]
 8003be0:	e7f0      	b.n	8003bc4 <__cvt+0xa6>

08003be2 <__exponent>:
 8003be2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003be4:	4603      	mov	r3, r0
 8003be6:	2900      	cmp	r1, #0
 8003be8:	bfb8      	it	lt
 8003bea:	4249      	neglt	r1, r1
 8003bec:	f803 2b02 	strb.w	r2, [r3], #2
 8003bf0:	bfb4      	ite	lt
 8003bf2:	222d      	movlt	r2, #45	; 0x2d
 8003bf4:	222b      	movge	r2, #43	; 0x2b
 8003bf6:	2909      	cmp	r1, #9
 8003bf8:	7042      	strb	r2, [r0, #1]
 8003bfa:	dd2a      	ble.n	8003c52 <__exponent+0x70>
 8003bfc:	f10d 0207 	add.w	r2, sp, #7
 8003c00:	4617      	mov	r7, r2
 8003c02:	260a      	movs	r6, #10
 8003c04:	4694      	mov	ip, r2
 8003c06:	fb91 f5f6 	sdiv	r5, r1, r6
 8003c0a:	fb06 1415 	mls	r4, r6, r5, r1
 8003c0e:	3430      	adds	r4, #48	; 0x30
 8003c10:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003c14:	460c      	mov	r4, r1
 8003c16:	2c63      	cmp	r4, #99	; 0x63
 8003c18:	f102 32ff 	add.w	r2, r2, #4294967295
 8003c1c:	4629      	mov	r1, r5
 8003c1e:	dcf1      	bgt.n	8003c04 <__exponent+0x22>
 8003c20:	3130      	adds	r1, #48	; 0x30
 8003c22:	f1ac 0402 	sub.w	r4, ip, #2
 8003c26:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003c2a:	1c41      	adds	r1, r0, #1
 8003c2c:	4622      	mov	r2, r4
 8003c2e:	42ba      	cmp	r2, r7
 8003c30:	d30a      	bcc.n	8003c48 <__exponent+0x66>
 8003c32:	f10d 0209 	add.w	r2, sp, #9
 8003c36:	eba2 020c 	sub.w	r2, r2, ip
 8003c3a:	42bc      	cmp	r4, r7
 8003c3c:	bf88      	it	hi
 8003c3e:	2200      	movhi	r2, #0
 8003c40:	4413      	add	r3, r2
 8003c42:	1a18      	subs	r0, r3, r0
 8003c44:	b003      	add	sp, #12
 8003c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c48:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003c4c:	f801 5f01 	strb.w	r5, [r1, #1]!
 8003c50:	e7ed      	b.n	8003c2e <__exponent+0x4c>
 8003c52:	2330      	movs	r3, #48	; 0x30
 8003c54:	3130      	adds	r1, #48	; 0x30
 8003c56:	7083      	strb	r3, [r0, #2]
 8003c58:	70c1      	strb	r1, [r0, #3]
 8003c5a:	1d03      	adds	r3, r0, #4
 8003c5c:	e7f1      	b.n	8003c42 <__exponent+0x60>
	...

08003c60 <_printf_float>:
 8003c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c64:	ed2d 8b02 	vpush	{d8}
 8003c68:	b08d      	sub	sp, #52	; 0x34
 8003c6a:	460c      	mov	r4, r1
 8003c6c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003c70:	4616      	mov	r6, r2
 8003c72:	461f      	mov	r7, r3
 8003c74:	4605      	mov	r5, r0
 8003c76:	f000 ff2b 	bl	8004ad0 <_localeconv_r>
 8003c7a:	f8d0 a000 	ldr.w	sl, [r0]
 8003c7e:	4650      	mov	r0, sl
 8003c80:	f7fc faf6 	bl	8000270 <strlen>
 8003c84:	2300      	movs	r3, #0
 8003c86:	930a      	str	r3, [sp, #40]	; 0x28
 8003c88:	6823      	ldr	r3, [r4, #0]
 8003c8a:	9305      	str	r3, [sp, #20]
 8003c8c:	f8d8 3000 	ldr.w	r3, [r8]
 8003c90:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003c94:	3307      	adds	r3, #7
 8003c96:	f023 0307 	bic.w	r3, r3, #7
 8003c9a:	f103 0208 	add.w	r2, r3, #8
 8003c9e:	f8c8 2000 	str.w	r2, [r8]
 8003ca2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003ca6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003caa:	9307      	str	r3, [sp, #28]
 8003cac:	f8cd 8018 	str.w	r8, [sp, #24]
 8003cb0:	ee08 0a10 	vmov	s16, r0
 8003cb4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8003cb8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003cbc:	4b9e      	ldr	r3, [pc, #632]	; (8003f38 <_printf_float+0x2d8>)
 8003cbe:	f04f 32ff 	mov.w	r2, #4294967295
 8003cc2:	f7fc ff33 	bl	8000b2c <__aeabi_dcmpun>
 8003cc6:	bb88      	cbnz	r0, 8003d2c <_printf_float+0xcc>
 8003cc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003ccc:	4b9a      	ldr	r3, [pc, #616]	; (8003f38 <_printf_float+0x2d8>)
 8003cce:	f04f 32ff 	mov.w	r2, #4294967295
 8003cd2:	f7fc ff0d 	bl	8000af0 <__aeabi_dcmple>
 8003cd6:	bb48      	cbnz	r0, 8003d2c <_printf_float+0xcc>
 8003cd8:	2200      	movs	r2, #0
 8003cda:	2300      	movs	r3, #0
 8003cdc:	4640      	mov	r0, r8
 8003cde:	4649      	mov	r1, r9
 8003ce0:	f7fc fefc 	bl	8000adc <__aeabi_dcmplt>
 8003ce4:	b110      	cbz	r0, 8003cec <_printf_float+0x8c>
 8003ce6:	232d      	movs	r3, #45	; 0x2d
 8003ce8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cec:	4a93      	ldr	r2, [pc, #588]	; (8003f3c <_printf_float+0x2dc>)
 8003cee:	4b94      	ldr	r3, [pc, #592]	; (8003f40 <_printf_float+0x2e0>)
 8003cf0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003cf4:	bf94      	ite	ls
 8003cf6:	4690      	movls	r8, r2
 8003cf8:	4698      	movhi	r8, r3
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	6123      	str	r3, [r4, #16]
 8003cfe:	9b05      	ldr	r3, [sp, #20]
 8003d00:	f023 0304 	bic.w	r3, r3, #4
 8003d04:	6023      	str	r3, [r4, #0]
 8003d06:	f04f 0900 	mov.w	r9, #0
 8003d0a:	9700      	str	r7, [sp, #0]
 8003d0c:	4633      	mov	r3, r6
 8003d0e:	aa0b      	add	r2, sp, #44	; 0x2c
 8003d10:	4621      	mov	r1, r4
 8003d12:	4628      	mov	r0, r5
 8003d14:	f000 f9da 	bl	80040cc <_printf_common>
 8003d18:	3001      	adds	r0, #1
 8003d1a:	f040 8090 	bne.w	8003e3e <_printf_float+0x1de>
 8003d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d22:	b00d      	add	sp, #52	; 0x34
 8003d24:	ecbd 8b02 	vpop	{d8}
 8003d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d2c:	4642      	mov	r2, r8
 8003d2e:	464b      	mov	r3, r9
 8003d30:	4640      	mov	r0, r8
 8003d32:	4649      	mov	r1, r9
 8003d34:	f7fc fefa 	bl	8000b2c <__aeabi_dcmpun>
 8003d38:	b140      	cbz	r0, 8003d4c <_printf_float+0xec>
 8003d3a:	464b      	mov	r3, r9
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	bfbc      	itt	lt
 8003d40:	232d      	movlt	r3, #45	; 0x2d
 8003d42:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003d46:	4a7f      	ldr	r2, [pc, #508]	; (8003f44 <_printf_float+0x2e4>)
 8003d48:	4b7f      	ldr	r3, [pc, #508]	; (8003f48 <_printf_float+0x2e8>)
 8003d4a:	e7d1      	b.n	8003cf0 <_printf_float+0x90>
 8003d4c:	6863      	ldr	r3, [r4, #4]
 8003d4e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003d52:	9206      	str	r2, [sp, #24]
 8003d54:	1c5a      	adds	r2, r3, #1
 8003d56:	d13f      	bne.n	8003dd8 <_printf_float+0x178>
 8003d58:	2306      	movs	r3, #6
 8003d5a:	6063      	str	r3, [r4, #4]
 8003d5c:	9b05      	ldr	r3, [sp, #20]
 8003d5e:	6861      	ldr	r1, [r4, #4]
 8003d60:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003d64:	2300      	movs	r3, #0
 8003d66:	9303      	str	r3, [sp, #12]
 8003d68:	ab0a      	add	r3, sp, #40	; 0x28
 8003d6a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003d6e:	ab09      	add	r3, sp, #36	; 0x24
 8003d70:	ec49 8b10 	vmov	d0, r8, r9
 8003d74:	9300      	str	r3, [sp, #0]
 8003d76:	6022      	str	r2, [r4, #0]
 8003d78:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003d7c:	4628      	mov	r0, r5
 8003d7e:	f7ff fece 	bl	8003b1e <__cvt>
 8003d82:	9b06      	ldr	r3, [sp, #24]
 8003d84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003d86:	2b47      	cmp	r3, #71	; 0x47
 8003d88:	4680      	mov	r8, r0
 8003d8a:	d108      	bne.n	8003d9e <_printf_float+0x13e>
 8003d8c:	1cc8      	adds	r0, r1, #3
 8003d8e:	db02      	blt.n	8003d96 <_printf_float+0x136>
 8003d90:	6863      	ldr	r3, [r4, #4]
 8003d92:	4299      	cmp	r1, r3
 8003d94:	dd41      	ble.n	8003e1a <_printf_float+0x1ba>
 8003d96:	f1ab 0302 	sub.w	r3, fp, #2
 8003d9a:	fa5f fb83 	uxtb.w	fp, r3
 8003d9e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003da2:	d820      	bhi.n	8003de6 <_printf_float+0x186>
 8003da4:	3901      	subs	r1, #1
 8003da6:	465a      	mov	r2, fp
 8003da8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003dac:	9109      	str	r1, [sp, #36]	; 0x24
 8003dae:	f7ff ff18 	bl	8003be2 <__exponent>
 8003db2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003db4:	1813      	adds	r3, r2, r0
 8003db6:	2a01      	cmp	r2, #1
 8003db8:	4681      	mov	r9, r0
 8003dba:	6123      	str	r3, [r4, #16]
 8003dbc:	dc02      	bgt.n	8003dc4 <_printf_float+0x164>
 8003dbe:	6822      	ldr	r2, [r4, #0]
 8003dc0:	07d2      	lsls	r2, r2, #31
 8003dc2:	d501      	bpl.n	8003dc8 <_printf_float+0x168>
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	6123      	str	r3, [r4, #16]
 8003dc8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d09c      	beq.n	8003d0a <_printf_float+0xaa>
 8003dd0:	232d      	movs	r3, #45	; 0x2d
 8003dd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003dd6:	e798      	b.n	8003d0a <_printf_float+0xaa>
 8003dd8:	9a06      	ldr	r2, [sp, #24]
 8003dda:	2a47      	cmp	r2, #71	; 0x47
 8003ddc:	d1be      	bne.n	8003d5c <_printf_float+0xfc>
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1bc      	bne.n	8003d5c <_printf_float+0xfc>
 8003de2:	2301      	movs	r3, #1
 8003de4:	e7b9      	b.n	8003d5a <_printf_float+0xfa>
 8003de6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003dea:	d118      	bne.n	8003e1e <_printf_float+0x1be>
 8003dec:	2900      	cmp	r1, #0
 8003dee:	6863      	ldr	r3, [r4, #4]
 8003df0:	dd0b      	ble.n	8003e0a <_printf_float+0x1aa>
 8003df2:	6121      	str	r1, [r4, #16]
 8003df4:	b913      	cbnz	r3, 8003dfc <_printf_float+0x19c>
 8003df6:	6822      	ldr	r2, [r4, #0]
 8003df8:	07d0      	lsls	r0, r2, #31
 8003dfa:	d502      	bpl.n	8003e02 <_printf_float+0x1a2>
 8003dfc:	3301      	adds	r3, #1
 8003dfe:	440b      	add	r3, r1
 8003e00:	6123      	str	r3, [r4, #16]
 8003e02:	65a1      	str	r1, [r4, #88]	; 0x58
 8003e04:	f04f 0900 	mov.w	r9, #0
 8003e08:	e7de      	b.n	8003dc8 <_printf_float+0x168>
 8003e0a:	b913      	cbnz	r3, 8003e12 <_printf_float+0x1b2>
 8003e0c:	6822      	ldr	r2, [r4, #0]
 8003e0e:	07d2      	lsls	r2, r2, #31
 8003e10:	d501      	bpl.n	8003e16 <_printf_float+0x1b6>
 8003e12:	3302      	adds	r3, #2
 8003e14:	e7f4      	b.n	8003e00 <_printf_float+0x1a0>
 8003e16:	2301      	movs	r3, #1
 8003e18:	e7f2      	b.n	8003e00 <_printf_float+0x1a0>
 8003e1a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003e1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e20:	4299      	cmp	r1, r3
 8003e22:	db05      	blt.n	8003e30 <_printf_float+0x1d0>
 8003e24:	6823      	ldr	r3, [r4, #0]
 8003e26:	6121      	str	r1, [r4, #16]
 8003e28:	07d8      	lsls	r0, r3, #31
 8003e2a:	d5ea      	bpl.n	8003e02 <_printf_float+0x1a2>
 8003e2c:	1c4b      	adds	r3, r1, #1
 8003e2e:	e7e7      	b.n	8003e00 <_printf_float+0x1a0>
 8003e30:	2900      	cmp	r1, #0
 8003e32:	bfd4      	ite	le
 8003e34:	f1c1 0202 	rsble	r2, r1, #2
 8003e38:	2201      	movgt	r2, #1
 8003e3a:	4413      	add	r3, r2
 8003e3c:	e7e0      	b.n	8003e00 <_printf_float+0x1a0>
 8003e3e:	6823      	ldr	r3, [r4, #0]
 8003e40:	055a      	lsls	r2, r3, #21
 8003e42:	d407      	bmi.n	8003e54 <_printf_float+0x1f4>
 8003e44:	6923      	ldr	r3, [r4, #16]
 8003e46:	4642      	mov	r2, r8
 8003e48:	4631      	mov	r1, r6
 8003e4a:	4628      	mov	r0, r5
 8003e4c:	47b8      	blx	r7
 8003e4e:	3001      	adds	r0, #1
 8003e50:	d12c      	bne.n	8003eac <_printf_float+0x24c>
 8003e52:	e764      	b.n	8003d1e <_printf_float+0xbe>
 8003e54:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003e58:	f240 80e0 	bls.w	800401c <_printf_float+0x3bc>
 8003e5c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003e60:	2200      	movs	r2, #0
 8003e62:	2300      	movs	r3, #0
 8003e64:	f7fc fe30 	bl	8000ac8 <__aeabi_dcmpeq>
 8003e68:	2800      	cmp	r0, #0
 8003e6a:	d034      	beq.n	8003ed6 <_printf_float+0x276>
 8003e6c:	4a37      	ldr	r2, [pc, #220]	; (8003f4c <_printf_float+0x2ec>)
 8003e6e:	2301      	movs	r3, #1
 8003e70:	4631      	mov	r1, r6
 8003e72:	4628      	mov	r0, r5
 8003e74:	47b8      	blx	r7
 8003e76:	3001      	adds	r0, #1
 8003e78:	f43f af51 	beq.w	8003d1e <_printf_float+0xbe>
 8003e7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003e80:	429a      	cmp	r2, r3
 8003e82:	db02      	blt.n	8003e8a <_printf_float+0x22a>
 8003e84:	6823      	ldr	r3, [r4, #0]
 8003e86:	07d8      	lsls	r0, r3, #31
 8003e88:	d510      	bpl.n	8003eac <_printf_float+0x24c>
 8003e8a:	ee18 3a10 	vmov	r3, s16
 8003e8e:	4652      	mov	r2, sl
 8003e90:	4631      	mov	r1, r6
 8003e92:	4628      	mov	r0, r5
 8003e94:	47b8      	blx	r7
 8003e96:	3001      	adds	r0, #1
 8003e98:	f43f af41 	beq.w	8003d1e <_printf_float+0xbe>
 8003e9c:	f04f 0800 	mov.w	r8, #0
 8003ea0:	f104 091a 	add.w	r9, r4, #26
 8003ea4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	4543      	cmp	r3, r8
 8003eaa:	dc09      	bgt.n	8003ec0 <_printf_float+0x260>
 8003eac:	6823      	ldr	r3, [r4, #0]
 8003eae:	079b      	lsls	r3, r3, #30
 8003eb0:	f100 8107 	bmi.w	80040c2 <_printf_float+0x462>
 8003eb4:	68e0      	ldr	r0, [r4, #12]
 8003eb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003eb8:	4298      	cmp	r0, r3
 8003eba:	bfb8      	it	lt
 8003ebc:	4618      	movlt	r0, r3
 8003ebe:	e730      	b.n	8003d22 <_printf_float+0xc2>
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	464a      	mov	r2, r9
 8003ec4:	4631      	mov	r1, r6
 8003ec6:	4628      	mov	r0, r5
 8003ec8:	47b8      	blx	r7
 8003eca:	3001      	adds	r0, #1
 8003ecc:	f43f af27 	beq.w	8003d1e <_printf_float+0xbe>
 8003ed0:	f108 0801 	add.w	r8, r8, #1
 8003ed4:	e7e6      	b.n	8003ea4 <_printf_float+0x244>
 8003ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	dc39      	bgt.n	8003f50 <_printf_float+0x2f0>
 8003edc:	4a1b      	ldr	r2, [pc, #108]	; (8003f4c <_printf_float+0x2ec>)
 8003ede:	2301      	movs	r3, #1
 8003ee0:	4631      	mov	r1, r6
 8003ee2:	4628      	mov	r0, r5
 8003ee4:	47b8      	blx	r7
 8003ee6:	3001      	adds	r0, #1
 8003ee8:	f43f af19 	beq.w	8003d1e <_printf_float+0xbe>
 8003eec:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	d102      	bne.n	8003efa <_printf_float+0x29a>
 8003ef4:	6823      	ldr	r3, [r4, #0]
 8003ef6:	07d9      	lsls	r1, r3, #31
 8003ef8:	d5d8      	bpl.n	8003eac <_printf_float+0x24c>
 8003efa:	ee18 3a10 	vmov	r3, s16
 8003efe:	4652      	mov	r2, sl
 8003f00:	4631      	mov	r1, r6
 8003f02:	4628      	mov	r0, r5
 8003f04:	47b8      	blx	r7
 8003f06:	3001      	adds	r0, #1
 8003f08:	f43f af09 	beq.w	8003d1e <_printf_float+0xbe>
 8003f0c:	f04f 0900 	mov.w	r9, #0
 8003f10:	f104 0a1a 	add.w	sl, r4, #26
 8003f14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f16:	425b      	negs	r3, r3
 8003f18:	454b      	cmp	r3, r9
 8003f1a:	dc01      	bgt.n	8003f20 <_printf_float+0x2c0>
 8003f1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f1e:	e792      	b.n	8003e46 <_printf_float+0x1e6>
 8003f20:	2301      	movs	r3, #1
 8003f22:	4652      	mov	r2, sl
 8003f24:	4631      	mov	r1, r6
 8003f26:	4628      	mov	r0, r5
 8003f28:	47b8      	blx	r7
 8003f2a:	3001      	adds	r0, #1
 8003f2c:	f43f aef7 	beq.w	8003d1e <_printf_float+0xbe>
 8003f30:	f109 0901 	add.w	r9, r9, #1
 8003f34:	e7ee      	b.n	8003f14 <_printf_float+0x2b4>
 8003f36:	bf00      	nop
 8003f38:	7fefffff 	.word	0x7fefffff
 8003f3c:	080083a0 	.word	0x080083a0
 8003f40:	080083a4 	.word	0x080083a4
 8003f44:	080083a8 	.word	0x080083a8
 8003f48:	080083ac 	.word	0x080083ac
 8003f4c:	080083b0 	.word	0x080083b0
 8003f50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003f52:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003f54:	429a      	cmp	r2, r3
 8003f56:	bfa8      	it	ge
 8003f58:	461a      	movge	r2, r3
 8003f5a:	2a00      	cmp	r2, #0
 8003f5c:	4691      	mov	r9, r2
 8003f5e:	dc37      	bgt.n	8003fd0 <_printf_float+0x370>
 8003f60:	f04f 0b00 	mov.w	fp, #0
 8003f64:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003f68:	f104 021a 	add.w	r2, r4, #26
 8003f6c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003f6e:	9305      	str	r3, [sp, #20]
 8003f70:	eba3 0309 	sub.w	r3, r3, r9
 8003f74:	455b      	cmp	r3, fp
 8003f76:	dc33      	bgt.n	8003fe0 <_printf_float+0x380>
 8003f78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	db3b      	blt.n	8003ff8 <_printf_float+0x398>
 8003f80:	6823      	ldr	r3, [r4, #0]
 8003f82:	07da      	lsls	r2, r3, #31
 8003f84:	d438      	bmi.n	8003ff8 <_printf_float+0x398>
 8003f86:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003f8a:	eba2 0903 	sub.w	r9, r2, r3
 8003f8e:	9b05      	ldr	r3, [sp, #20]
 8003f90:	1ad2      	subs	r2, r2, r3
 8003f92:	4591      	cmp	r9, r2
 8003f94:	bfa8      	it	ge
 8003f96:	4691      	movge	r9, r2
 8003f98:	f1b9 0f00 	cmp.w	r9, #0
 8003f9c:	dc35      	bgt.n	800400a <_printf_float+0x3aa>
 8003f9e:	f04f 0800 	mov.w	r8, #0
 8003fa2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fa6:	f104 0a1a 	add.w	sl, r4, #26
 8003faa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003fae:	1a9b      	subs	r3, r3, r2
 8003fb0:	eba3 0309 	sub.w	r3, r3, r9
 8003fb4:	4543      	cmp	r3, r8
 8003fb6:	f77f af79 	ble.w	8003eac <_printf_float+0x24c>
 8003fba:	2301      	movs	r3, #1
 8003fbc:	4652      	mov	r2, sl
 8003fbe:	4631      	mov	r1, r6
 8003fc0:	4628      	mov	r0, r5
 8003fc2:	47b8      	blx	r7
 8003fc4:	3001      	adds	r0, #1
 8003fc6:	f43f aeaa 	beq.w	8003d1e <_printf_float+0xbe>
 8003fca:	f108 0801 	add.w	r8, r8, #1
 8003fce:	e7ec      	b.n	8003faa <_printf_float+0x34a>
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	4631      	mov	r1, r6
 8003fd4:	4642      	mov	r2, r8
 8003fd6:	4628      	mov	r0, r5
 8003fd8:	47b8      	blx	r7
 8003fda:	3001      	adds	r0, #1
 8003fdc:	d1c0      	bne.n	8003f60 <_printf_float+0x300>
 8003fde:	e69e      	b.n	8003d1e <_printf_float+0xbe>
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	4631      	mov	r1, r6
 8003fe4:	4628      	mov	r0, r5
 8003fe6:	9205      	str	r2, [sp, #20]
 8003fe8:	47b8      	blx	r7
 8003fea:	3001      	adds	r0, #1
 8003fec:	f43f ae97 	beq.w	8003d1e <_printf_float+0xbe>
 8003ff0:	9a05      	ldr	r2, [sp, #20]
 8003ff2:	f10b 0b01 	add.w	fp, fp, #1
 8003ff6:	e7b9      	b.n	8003f6c <_printf_float+0x30c>
 8003ff8:	ee18 3a10 	vmov	r3, s16
 8003ffc:	4652      	mov	r2, sl
 8003ffe:	4631      	mov	r1, r6
 8004000:	4628      	mov	r0, r5
 8004002:	47b8      	blx	r7
 8004004:	3001      	adds	r0, #1
 8004006:	d1be      	bne.n	8003f86 <_printf_float+0x326>
 8004008:	e689      	b.n	8003d1e <_printf_float+0xbe>
 800400a:	9a05      	ldr	r2, [sp, #20]
 800400c:	464b      	mov	r3, r9
 800400e:	4442      	add	r2, r8
 8004010:	4631      	mov	r1, r6
 8004012:	4628      	mov	r0, r5
 8004014:	47b8      	blx	r7
 8004016:	3001      	adds	r0, #1
 8004018:	d1c1      	bne.n	8003f9e <_printf_float+0x33e>
 800401a:	e680      	b.n	8003d1e <_printf_float+0xbe>
 800401c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800401e:	2a01      	cmp	r2, #1
 8004020:	dc01      	bgt.n	8004026 <_printf_float+0x3c6>
 8004022:	07db      	lsls	r3, r3, #31
 8004024:	d53a      	bpl.n	800409c <_printf_float+0x43c>
 8004026:	2301      	movs	r3, #1
 8004028:	4642      	mov	r2, r8
 800402a:	4631      	mov	r1, r6
 800402c:	4628      	mov	r0, r5
 800402e:	47b8      	blx	r7
 8004030:	3001      	adds	r0, #1
 8004032:	f43f ae74 	beq.w	8003d1e <_printf_float+0xbe>
 8004036:	ee18 3a10 	vmov	r3, s16
 800403a:	4652      	mov	r2, sl
 800403c:	4631      	mov	r1, r6
 800403e:	4628      	mov	r0, r5
 8004040:	47b8      	blx	r7
 8004042:	3001      	adds	r0, #1
 8004044:	f43f ae6b 	beq.w	8003d1e <_printf_float+0xbe>
 8004048:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800404c:	2200      	movs	r2, #0
 800404e:	2300      	movs	r3, #0
 8004050:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8004054:	f7fc fd38 	bl	8000ac8 <__aeabi_dcmpeq>
 8004058:	b9d8      	cbnz	r0, 8004092 <_printf_float+0x432>
 800405a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800405e:	f108 0201 	add.w	r2, r8, #1
 8004062:	4631      	mov	r1, r6
 8004064:	4628      	mov	r0, r5
 8004066:	47b8      	blx	r7
 8004068:	3001      	adds	r0, #1
 800406a:	d10e      	bne.n	800408a <_printf_float+0x42a>
 800406c:	e657      	b.n	8003d1e <_printf_float+0xbe>
 800406e:	2301      	movs	r3, #1
 8004070:	4652      	mov	r2, sl
 8004072:	4631      	mov	r1, r6
 8004074:	4628      	mov	r0, r5
 8004076:	47b8      	blx	r7
 8004078:	3001      	adds	r0, #1
 800407a:	f43f ae50 	beq.w	8003d1e <_printf_float+0xbe>
 800407e:	f108 0801 	add.w	r8, r8, #1
 8004082:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004084:	3b01      	subs	r3, #1
 8004086:	4543      	cmp	r3, r8
 8004088:	dcf1      	bgt.n	800406e <_printf_float+0x40e>
 800408a:	464b      	mov	r3, r9
 800408c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004090:	e6da      	b.n	8003e48 <_printf_float+0x1e8>
 8004092:	f04f 0800 	mov.w	r8, #0
 8004096:	f104 0a1a 	add.w	sl, r4, #26
 800409a:	e7f2      	b.n	8004082 <_printf_float+0x422>
 800409c:	2301      	movs	r3, #1
 800409e:	4642      	mov	r2, r8
 80040a0:	e7df      	b.n	8004062 <_printf_float+0x402>
 80040a2:	2301      	movs	r3, #1
 80040a4:	464a      	mov	r2, r9
 80040a6:	4631      	mov	r1, r6
 80040a8:	4628      	mov	r0, r5
 80040aa:	47b8      	blx	r7
 80040ac:	3001      	adds	r0, #1
 80040ae:	f43f ae36 	beq.w	8003d1e <_printf_float+0xbe>
 80040b2:	f108 0801 	add.w	r8, r8, #1
 80040b6:	68e3      	ldr	r3, [r4, #12]
 80040b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80040ba:	1a5b      	subs	r3, r3, r1
 80040bc:	4543      	cmp	r3, r8
 80040be:	dcf0      	bgt.n	80040a2 <_printf_float+0x442>
 80040c0:	e6f8      	b.n	8003eb4 <_printf_float+0x254>
 80040c2:	f04f 0800 	mov.w	r8, #0
 80040c6:	f104 0919 	add.w	r9, r4, #25
 80040ca:	e7f4      	b.n	80040b6 <_printf_float+0x456>

080040cc <_printf_common>:
 80040cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040d0:	4616      	mov	r6, r2
 80040d2:	4699      	mov	r9, r3
 80040d4:	688a      	ldr	r2, [r1, #8]
 80040d6:	690b      	ldr	r3, [r1, #16]
 80040d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80040dc:	4293      	cmp	r3, r2
 80040de:	bfb8      	it	lt
 80040e0:	4613      	movlt	r3, r2
 80040e2:	6033      	str	r3, [r6, #0]
 80040e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80040e8:	4607      	mov	r7, r0
 80040ea:	460c      	mov	r4, r1
 80040ec:	b10a      	cbz	r2, 80040f2 <_printf_common+0x26>
 80040ee:	3301      	adds	r3, #1
 80040f0:	6033      	str	r3, [r6, #0]
 80040f2:	6823      	ldr	r3, [r4, #0]
 80040f4:	0699      	lsls	r1, r3, #26
 80040f6:	bf42      	ittt	mi
 80040f8:	6833      	ldrmi	r3, [r6, #0]
 80040fa:	3302      	addmi	r3, #2
 80040fc:	6033      	strmi	r3, [r6, #0]
 80040fe:	6825      	ldr	r5, [r4, #0]
 8004100:	f015 0506 	ands.w	r5, r5, #6
 8004104:	d106      	bne.n	8004114 <_printf_common+0x48>
 8004106:	f104 0a19 	add.w	sl, r4, #25
 800410a:	68e3      	ldr	r3, [r4, #12]
 800410c:	6832      	ldr	r2, [r6, #0]
 800410e:	1a9b      	subs	r3, r3, r2
 8004110:	42ab      	cmp	r3, r5
 8004112:	dc26      	bgt.n	8004162 <_printf_common+0x96>
 8004114:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004118:	1e13      	subs	r3, r2, #0
 800411a:	6822      	ldr	r2, [r4, #0]
 800411c:	bf18      	it	ne
 800411e:	2301      	movne	r3, #1
 8004120:	0692      	lsls	r2, r2, #26
 8004122:	d42b      	bmi.n	800417c <_printf_common+0xb0>
 8004124:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004128:	4649      	mov	r1, r9
 800412a:	4638      	mov	r0, r7
 800412c:	47c0      	blx	r8
 800412e:	3001      	adds	r0, #1
 8004130:	d01e      	beq.n	8004170 <_printf_common+0xa4>
 8004132:	6823      	ldr	r3, [r4, #0]
 8004134:	6922      	ldr	r2, [r4, #16]
 8004136:	f003 0306 	and.w	r3, r3, #6
 800413a:	2b04      	cmp	r3, #4
 800413c:	bf02      	ittt	eq
 800413e:	68e5      	ldreq	r5, [r4, #12]
 8004140:	6833      	ldreq	r3, [r6, #0]
 8004142:	1aed      	subeq	r5, r5, r3
 8004144:	68a3      	ldr	r3, [r4, #8]
 8004146:	bf0c      	ite	eq
 8004148:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800414c:	2500      	movne	r5, #0
 800414e:	4293      	cmp	r3, r2
 8004150:	bfc4      	itt	gt
 8004152:	1a9b      	subgt	r3, r3, r2
 8004154:	18ed      	addgt	r5, r5, r3
 8004156:	2600      	movs	r6, #0
 8004158:	341a      	adds	r4, #26
 800415a:	42b5      	cmp	r5, r6
 800415c:	d11a      	bne.n	8004194 <_printf_common+0xc8>
 800415e:	2000      	movs	r0, #0
 8004160:	e008      	b.n	8004174 <_printf_common+0xa8>
 8004162:	2301      	movs	r3, #1
 8004164:	4652      	mov	r2, sl
 8004166:	4649      	mov	r1, r9
 8004168:	4638      	mov	r0, r7
 800416a:	47c0      	blx	r8
 800416c:	3001      	adds	r0, #1
 800416e:	d103      	bne.n	8004178 <_printf_common+0xac>
 8004170:	f04f 30ff 	mov.w	r0, #4294967295
 8004174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004178:	3501      	adds	r5, #1
 800417a:	e7c6      	b.n	800410a <_printf_common+0x3e>
 800417c:	18e1      	adds	r1, r4, r3
 800417e:	1c5a      	adds	r2, r3, #1
 8004180:	2030      	movs	r0, #48	; 0x30
 8004182:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004186:	4422      	add	r2, r4
 8004188:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800418c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004190:	3302      	adds	r3, #2
 8004192:	e7c7      	b.n	8004124 <_printf_common+0x58>
 8004194:	2301      	movs	r3, #1
 8004196:	4622      	mov	r2, r4
 8004198:	4649      	mov	r1, r9
 800419a:	4638      	mov	r0, r7
 800419c:	47c0      	blx	r8
 800419e:	3001      	adds	r0, #1
 80041a0:	d0e6      	beq.n	8004170 <_printf_common+0xa4>
 80041a2:	3601      	adds	r6, #1
 80041a4:	e7d9      	b.n	800415a <_printf_common+0x8e>
	...

080041a8 <_printf_i>:
 80041a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041ac:	7e0f      	ldrb	r7, [r1, #24]
 80041ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80041b0:	2f78      	cmp	r7, #120	; 0x78
 80041b2:	4691      	mov	r9, r2
 80041b4:	4680      	mov	r8, r0
 80041b6:	460c      	mov	r4, r1
 80041b8:	469a      	mov	sl, r3
 80041ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80041be:	d807      	bhi.n	80041d0 <_printf_i+0x28>
 80041c0:	2f62      	cmp	r7, #98	; 0x62
 80041c2:	d80a      	bhi.n	80041da <_printf_i+0x32>
 80041c4:	2f00      	cmp	r7, #0
 80041c6:	f000 80d4 	beq.w	8004372 <_printf_i+0x1ca>
 80041ca:	2f58      	cmp	r7, #88	; 0x58
 80041cc:	f000 80c0 	beq.w	8004350 <_printf_i+0x1a8>
 80041d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80041d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80041d8:	e03a      	b.n	8004250 <_printf_i+0xa8>
 80041da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80041de:	2b15      	cmp	r3, #21
 80041e0:	d8f6      	bhi.n	80041d0 <_printf_i+0x28>
 80041e2:	a101      	add	r1, pc, #4	; (adr r1, 80041e8 <_printf_i+0x40>)
 80041e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80041e8:	08004241 	.word	0x08004241
 80041ec:	08004255 	.word	0x08004255
 80041f0:	080041d1 	.word	0x080041d1
 80041f4:	080041d1 	.word	0x080041d1
 80041f8:	080041d1 	.word	0x080041d1
 80041fc:	080041d1 	.word	0x080041d1
 8004200:	08004255 	.word	0x08004255
 8004204:	080041d1 	.word	0x080041d1
 8004208:	080041d1 	.word	0x080041d1
 800420c:	080041d1 	.word	0x080041d1
 8004210:	080041d1 	.word	0x080041d1
 8004214:	08004359 	.word	0x08004359
 8004218:	08004281 	.word	0x08004281
 800421c:	08004313 	.word	0x08004313
 8004220:	080041d1 	.word	0x080041d1
 8004224:	080041d1 	.word	0x080041d1
 8004228:	0800437b 	.word	0x0800437b
 800422c:	080041d1 	.word	0x080041d1
 8004230:	08004281 	.word	0x08004281
 8004234:	080041d1 	.word	0x080041d1
 8004238:	080041d1 	.word	0x080041d1
 800423c:	0800431b 	.word	0x0800431b
 8004240:	682b      	ldr	r3, [r5, #0]
 8004242:	1d1a      	adds	r2, r3, #4
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	602a      	str	r2, [r5, #0]
 8004248:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800424c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004250:	2301      	movs	r3, #1
 8004252:	e09f      	b.n	8004394 <_printf_i+0x1ec>
 8004254:	6820      	ldr	r0, [r4, #0]
 8004256:	682b      	ldr	r3, [r5, #0]
 8004258:	0607      	lsls	r7, r0, #24
 800425a:	f103 0104 	add.w	r1, r3, #4
 800425e:	6029      	str	r1, [r5, #0]
 8004260:	d501      	bpl.n	8004266 <_printf_i+0xbe>
 8004262:	681e      	ldr	r6, [r3, #0]
 8004264:	e003      	b.n	800426e <_printf_i+0xc6>
 8004266:	0646      	lsls	r6, r0, #25
 8004268:	d5fb      	bpl.n	8004262 <_printf_i+0xba>
 800426a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800426e:	2e00      	cmp	r6, #0
 8004270:	da03      	bge.n	800427a <_printf_i+0xd2>
 8004272:	232d      	movs	r3, #45	; 0x2d
 8004274:	4276      	negs	r6, r6
 8004276:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800427a:	485a      	ldr	r0, [pc, #360]	; (80043e4 <_printf_i+0x23c>)
 800427c:	230a      	movs	r3, #10
 800427e:	e012      	b.n	80042a6 <_printf_i+0xfe>
 8004280:	682b      	ldr	r3, [r5, #0]
 8004282:	6820      	ldr	r0, [r4, #0]
 8004284:	1d19      	adds	r1, r3, #4
 8004286:	6029      	str	r1, [r5, #0]
 8004288:	0605      	lsls	r5, r0, #24
 800428a:	d501      	bpl.n	8004290 <_printf_i+0xe8>
 800428c:	681e      	ldr	r6, [r3, #0]
 800428e:	e002      	b.n	8004296 <_printf_i+0xee>
 8004290:	0641      	lsls	r1, r0, #25
 8004292:	d5fb      	bpl.n	800428c <_printf_i+0xe4>
 8004294:	881e      	ldrh	r6, [r3, #0]
 8004296:	4853      	ldr	r0, [pc, #332]	; (80043e4 <_printf_i+0x23c>)
 8004298:	2f6f      	cmp	r7, #111	; 0x6f
 800429a:	bf0c      	ite	eq
 800429c:	2308      	moveq	r3, #8
 800429e:	230a      	movne	r3, #10
 80042a0:	2100      	movs	r1, #0
 80042a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80042a6:	6865      	ldr	r5, [r4, #4]
 80042a8:	60a5      	str	r5, [r4, #8]
 80042aa:	2d00      	cmp	r5, #0
 80042ac:	bfa2      	ittt	ge
 80042ae:	6821      	ldrge	r1, [r4, #0]
 80042b0:	f021 0104 	bicge.w	r1, r1, #4
 80042b4:	6021      	strge	r1, [r4, #0]
 80042b6:	b90e      	cbnz	r6, 80042bc <_printf_i+0x114>
 80042b8:	2d00      	cmp	r5, #0
 80042ba:	d04b      	beq.n	8004354 <_printf_i+0x1ac>
 80042bc:	4615      	mov	r5, r2
 80042be:	fbb6 f1f3 	udiv	r1, r6, r3
 80042c2:	fb03 6711 	mls	r7, r3, r1, r6
 80042c6:	5dc7      	ldrb	r7, [r0, r7]
 80042c8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80042cc:	4637      	mov	r7, r6
 80042ce:	42bb      	cmp	r3, r7
 80042d0:	460e      	mov	r6, r1
 80042d2:	d9f4      	bls.n	80042be <_printf_i+0x116>
 80042d4:	2b08      	cmp	r3, #8
 80042d6:	d10b      	bne.n	80042f0 <_printf_i+0x148>
 80042d8:	6823      	ldr	r3, [r4, #0]
 80042da:	07de      	lsls	r6, r3, #31
 80042dc:	d508      	bpl.n	80042f0 <_printf_i+0x148>
 80042de:	6923      	ldr	r3, [r4, #16]
 80042e0:	6861      	ldr	r1, [r4, #4]
 80042e2:	4299      	cmp	r1, r3
 80042e4:	bfde      	ittt	le
 80042e6:	2330      	movle	r3, #48	; 0x30
 80042e8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80042ec:	f105 35ff 	addle.w	r5, r5, #4294967295
 80042f0:	1b52      	subs	r2, r2, r5
 80042f2:	6122      	str	r2, [r4, #16]
 80042f4:	f8cd a000 	str.w	sl, [sp]
 80042f8:	464b      	mov	r3, r9
 80042fa:	aa03      	add	r2, sp, #12
 80042fc:	4621      	mov	r1, r4
 80042fe:	4640      	mov	r0, r8
 8004300:	f7ff fee4 	bl	80040cc <_printf_common>
 8004304:	3001      	adds	r0, #1
 8004306:	d14a      	bne.n	800439e <_printf_i+0x1f6>
 8004308:	f04f 30ff 	mov.w	r0, #4294967295
 800430c:	b004      	add	sp, #16
 800430e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004312:	6823      	ldr	r3, [r4, #0]
 8004314:	f043 0320 	orr.w	r3, r3, #32
 8004318:	6023      	str	r3, [r4, #0]
 800431a:	4833      	ldr	r0, [pc, #204]	; (80043e8 <_printf_i+0x240>)
 800431c:	2778      	movs	r7, #120	; 0x78
 800431e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004322:	6823      	ldr	r3, [r4, #0]
 8004324:	6829      	ldr	r1, [r5, #0]
 8004326:	061f      	lsls	r7, r3, #24
 8004328:	f851 6b04 	ldr.w	r6, [r1], #4
 800432c:	d402      	bmi.n	8004334 <_printf_i+0x18c>
 800432e:	065f      	lsls	r7, r3, #25
 8004330:	bf48      	it	mi
 8004332:	b2b6      	uxthmi	r6, r6
 8004334:	07df      	lsls	r7, r3, #31
 8004336:	bf48      	it	mi
 8004338:	f043 0320 	orrmi.w	r3, r3, #32
 800433c:	6029      	str	r1, [r5, #0]
 800433e:	bf48      	it	mi
 8004340:	6023      	strmi	r3, [r4, #0]
 8004342:	b91e      	cbnz	r6, 800434c <_printf_i+0x1a4>
 8004344:	6823      	ldr	r3, [r4, #0]
 8004346:	f023 0320 	bic.w	r3, r3, #32
 800434a:	6023      	str	r3, [r4, #0]
 800434c:	2310      	movs	r3, #16
 800434e:	e7a7      	b.n	80042a0 <_printf_i+0xf8>
 8004350:	4824      	ldr	r0, [pc, #144]	; (80043e4 <_printf_i+0x23c>)
 8004352:	e7e4      	b.n	800431e <_printf_i+0x176>
 8004354:	4615      	mov	r5, r2
 8004356:	e7bd      	b.n	80042d4 <_printf_i+0x12c>
 8004358:	682b      	ldr	r3, [r5, #0]
 800435a:	6826      	ldr	r6, [r4, #0]
 800435c:	6961      	ldr	r1, [r4, #20]
 800435e:	1d18      	adds	r0, r3, #4
 8004360:	6028      	str	r0, [r5, #0]
 8004362:	0635      	lsls	r5, r6, #24
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	d501      	bpl.n	800436c <_printf_i+0x1c4>
 8004368:	6019      	str	r1, [r3, #0]
 800436a:	e002      	b.n	8004372 <_printf_i+0x1ca>
 800436c:	0670      	lsls	r0, r6, #25
 800436e:	d5fb      	bpl.n	8004368 <_printf_i+0x1c0>
 8004370:	8019      	strh	r1, [r3, #0]
 8004372:	2300      	movs	r3, #0
 8004374:	6123      	str	r3, [r4, #16]
 8004376:	4615      	mov	r5, r2
 8004378:	e7bc      	b.n	80042f4 <_printf_i+0x14c>
 800437a:	682b      	ldr	r3, [r5, #0]
 800437c:	1d1a      	adds	r2, r3, #4
 800437e:	602a      	str	r2, [r5, #0]
 8004380:	681d      	ldr	r5, [r3, #0]
 8004382:	6862      	ldr	r2, [r4, #4]
 8004384:	2100      	movs	r1, #0
 8004386:	4628      	mov	r0, r5
 8004388:	f7fb ff22 	bl	80001d0 <memchr>
 800438c:	b108      	cbz	r0, 8004392 <_printf_i+0x1ea>
 800438e:	1b40      	subs	r0, r0, r5
 8004390:	6060      	str	r0, [r4, #4]
 8004392:	6863      	ldr	r3, [r4, #4]
 8004394:	6123      	str	r3, [r4, #16]
 8004396:	2300      	movs	r3, #0
 8004398:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800439c:	e7aa      	b.n	80042f4 <_printf_i+0x14c>
 800439e:	6923      	ldr	r3, [r4, #16]
 80043a0:	462a      	mov	r2, r5
 80043a2:	4649      	mov	r1, r9
 80043a4:	4640      	mov	r0, r8
 80043a6:	47d0      	blx	sl
 80043a8:	3001      	adds	r0, #1
 80043aa:	d0ad      	beq.n	8004308 <_printf_i+0x160>
 80043ac:	6823      	ldr	r3, [r4, #0]
 80043ae:	079b      	lsls	r3, r3, #30
 80043b0:	d413      	bmi.n	80043da <_printf_i+0x232>
 80043b2:	68e0      	ldr	r0, [r4, #12]
 80043b4:	9b03      	ldr	r3, [sp, #12]
 80043b6:	4298      	cmp	r0, r3
 80043b8:	bfb8      	it	lt
 80043ba:	4618      	movlt	r0, r3
 80043bc:	e7a6      	b.n	800430c <_printf_i+0x164>
 80043be:	2301      	movs	r3, #1
 80043c0:	4632      	mov	r2, r6
 80043c2:	4649      	mov	r1, r9
 80043c4:	4640      	mov	r0, r8
 80043c6:	47d0      	blx	sl
 80043c8:	3001      	adds	r0, #1
 80043ca:	d09d      	beq.n	8004308 <_printf_i+0x160>
 80043cc:	3501      	adds	r5, #1
 80043ce:	68e3      	ldr	r3, [r4, #12]
 80043d0:	9903      	ldr	r1, [sp, #12]
 80043d2:	1a5b      	subs	r3, r3, r1
 80043d4:	42ab      	cmp	r3, r5
 80043d6:	dcf2      	bgt.n	80043be <_printf_i+0x216>
 80043d8:	e7eb      	b.n	80043b2 <_printf_i+0x20a>
 80043da:	2500      	movs	r5, #0
 80043dc:	f104 0619 	add.w	r6, r4, #25
 80043e0:	e7f5      	b.n	80043ce <_printf_i+0x226>
 80043e2:	bf00      	nop
 80043e4:	080083b2 	.word	0x080083b2
 80043e8:	080083c3 	.word	0x080083c3

080043ec <_scanf_float>:
 80043ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043f0:	b087      	sub	sp, #28
 80043f2:	4617      	mov	r7, r2
 80043f4:	9303      	str	r3, [sp, #12]
 80043f6:	688b      	ldr	r3, [r1, #8]
 80043f8:	1e5a      	subs	r2, r3, #1
 80043fa:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80043fe:	bf83      	ittte	hi
 8004400:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004404:	195b      	addhi	r3, r3, r5
 8004406:	9302      	strhi	r3, [sp, #8]
 8004408:	2300      	movls	r3, #0
 800440a:	bf86      	itte	hi
 800440c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004410:	608b      	strhi	r3, [r1, #8]
 8004412:	9302      	strls	r3, [sp, #8]
 8004414:	680b      	ldr	r3, [r1, #0]
 8004416:	468b      	mov	fp, r1
 8004418:	2500      	movs	r5, #0
 800441a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800441e:	f84b 3b1c 	str.w	r3, [fp], #28
 8004422:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004426:	4680      	mov	r8, r0
 8004428:	460c      	mov	r4, r1
 800442a:	465e      	mov	r6, fp
 800442c:	46aa      	mov	sl, r5
 800442e:	46a9      	mov	r9, r5
 8004430:	9501      	str	r5, [sp, #4]
 8004432:	68a2      	ldr	r2, [r4, #8]
 8004434:	b152      	cbz	r2, 800444c <_scanf_float+0x60>
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	2b4e      	cmp	r3, #78	; 0x4e
 800443c:	d864      	bhi.n	8004508 <_scanf_float+0x11c>
 800443e:	2b40      	cmp	r3, #64	; 0x40
 8004440:	d83c      	bhi.n	80044bc <_scanf_float+0xd0>
 8004442:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004446:	b2c8      	uxtb	r0, r1
 8004448:	280e      	cmp	r0, #14
 800444a:	d93a      	bls.n	80044c2 <_scanf_float+0xd6>
 800444c:	f1b9 0f00 	cmp.w	r9, #0
 8004450:	d003      	beq.n	800445a <_scanf_float+0x6e>
 8004452:	6823      	ldr	r3, [r4, #0]
 8004454:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004458:	6023      	str	r3, [r4, #0]
 800445a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800445e:	f1ba 0f01 	cmp.w	sl, #1
 8004462:	f200 8113 	bhi.w	800468c <_scanf_float+0x2a0>
 8004466:	455e      	cmp	r6, fp
 8004468:	f200 8105 	bhi.w	8004676 <_scanf_float+0x28a>
 800446c:	2501      	movs	r5, #1
 800446e:	4628      	mov	r0, r5
 8004470:	b007      	add	sp, #28
 8004472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004476:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800447a:	2a0d      	cmp	r2, #13
 800447c:	d8e6      	bhi.n	800444c <_scanf_float+0x60>
 800447e:	a101      	add	r1, pc, #4	; (adr r1, 8004484 <_scanf_float+0x98>)
 8004480:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004484:	080045c3 	.word	0x080045c3
 8004488:	0800444d 	.word	0x0800444d
 800448c:	0800444d 	.word	0x0800444d
 8004490:	0800444d 	.word	0x0800444d
 8004494:	08004623 	.word	0x08004623
 8004498:	080045fb 	.word	0x080045fb
 800449c:	0800444d 	.word	0x0800444d
 80044a0:	0800444d 	.word	0x0800444d
 80044a4:	080045d1 	.word	0x080045d1
 80044a8:	0800444d 	.word	0x0800444d
 80044ac:	0800444d 	.word	0x0800444d
 80044b0:	0800444d 	.word	0x0800444d
 80044b4:	0800444d 	.word	0x0800444d
 80044b8:	08004589 	.word	0x08004589
 80044bc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80044c0:	e7db      	b.n	800447a <_scanf_float+0x8e>
 80044c2:	290e      	cmp	r1, #14
 80044c4:	d8c2      	bhi.n	800444c <_scanf_float+0x60>
 80044c6:	a001      	add	r0, pc, #4	; (adr r0, 80044cc <_scanf_float+0xe0>)
 80044c8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80044cc:	0800457b 	.word	0x0800457b
 80044d0:	0800444d 	.word	0x0800444d
 80044d4:	0800457b 	.word	0x0800457b
 80044d8:	0800460f 	.word	0x0800460f
 80044dc:	0800444d 	.word	0x0800444d
 80044e0:	08004529 	.word	0x08004529
 80044e4:	08004565 	.word	0x08004565
 80044e8:	08004565 	.word	0x08004565
 80044ec:	08004565 	.word	0x08004565
 80044f0:	08004565 	.word	0x08004565
 80044f4:	08004565 	.word	0x08004565
 80044f8:	08004565 	.word	0x08004565
 80044fc:	08004565 	.word	0x08004565
 8004500:	08004565 	.word	0x08004565
 8004504:	08004565 	.word	0x08004565
 8004508:	2b6e      	cmp	r3, #110	; 0x6e
 800450a:	d809      	bhi.n	8004520 <_scanf_float+0x134>
 800450c:	2b60      	cmp	r3, #96	; 0x60
 800450e:	d8b2      	bhi.n	8004476 <_scanf_float+0x8a>
 8004510:	2b54      	cmp	r3, #84	; 0x54
 8004512:	d077      	beq.n	8004604 <_scanf_float+0x218>
 8004514:	2b59      	cmp	r3, #89	; 0x59
 8004516:	d199      	bne.n	800444c <_scanf_float+0x60>
 8004518:	2d07      	cmp	r5, #7
 800451a:	d197      	bne.n	800444c <_scanf_float+0x60>
 800451c:	2508      	movs	r5, #8
 800451e:	e029      	b.n	8004574 <_scanf_float+0x188>
 8004520:	2b74      	cmp	r3, #116	; 0x74
 8004522:	d06f      	beq.n	8004604 <_scanf_float+0x218>
 8004524:	2b79      	cmp	r3, #121	; 0x79
 8004526:	e7f6      	b.n	8004516 <_scanf_float+0x12a>
 8004528:	6821      	ldr	r1, [r4, #0]
 800452a:	05c8      	lsls	r0, r1, #23
 800452c:	d51a      	bpl.n	8004564 <_scanf_float+0x178>
 800452e:	9b02      	ldr	r3, [sp, #8]
 8004530:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004534:	6021      	str	r1, [r4, #0]
 8004536:	f109 0901 	add.w	r9, r9, #1
 800453a:	b11b      	cbz	r3, 8004544 <_scanf_float+0x158>
 800453c:	3b01      	subs	r3, #1
 800453e:	3201      	adds	r2, #1
 8004540:	9302      	str	r3, [sp, #8]
 8004542:	60a2      	str	r2, [r4, #8]
 8004544:	68a3      	ldr	r3, [r4, #8]
 8004546:	3b01      	subs	r3, #1
 8004548:	60a3      	str	r3, [r4, #8]
 800454a:	6923      	ldr	r3, [r4, #16]
 800454c:	3301      	adds	r3, #1
 800454e:	6123      	str	r3, [r4, #16]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	3b01      	subs	r3, #1
 8004554:	2b00      	cmp	r3, #0
 8004556:	607b      	str	r3, [r7, #4]
 8004558:	f340 8084 	ble.w	8004664 <_scanf_float+0x278>
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	3301      	adds	r3, #1
 8004560:	603b      	str	r3, [r7, #0]
 8004562:	e766      	b.n	8004432 <_scanf_float+0x46>
 8004564:	eb1a 0f05 	cmn.w	sl, r5
 8004568:	f47f af70 	bne.w	800444c <_scanf_float+0x60>
 800456c:	6822      	ldr	r2, [r4, #0]
 800456e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004572:	6022      	str	r2, [r4, #0]
 8004574:	f806 3b01 	strb.w	r3, [r6], #1
 8004578:	e7e4      	b.n	8004544 <_scanf_float+0x158>
 800457a:	6822      	ldr	r2, [r4, #0]
 800457c:	0610      	lsls	r0, r2, #24
 800457e:	f57f af65 	bpl.w	800444c <_scanf_float+0x60>
 8004582:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004586:	e7f4      	b.n	8004572 <_scanf_float+0x186>
 8004588:	f1ba 0f00 	cmp.w	sl, #0
 800458c:	d10e      	bne.n	80045ac <_scanf_float+0x1c0>
 800458e:	f1b9 0f00 	cmp.w	r9, #0
 8004592:	d10e      	bne.n	80045b2 <_scanf_float+0x1c6>
 8004594:	6822      	ldr	r2, [r4, #0]
 8004596:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800459a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800459e:	d108      	bne.n	80045b2 <_scanf_float+0x1c6>
 80045a0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80045a4:	6022      	str	r2, [r4, #0]
 80045a6:	f04f 0a01 	mov.w	sl, #1
 80045aa:	e7e3      	b.n	8004574 <_scanf_float+0x188>
 80045ac:	f1ba 0f02 	cmp.w	sl, #2
 80045b0:	d055      	beq.n	800465e <_scanf_float+0x272>
 80045b2:	2d01      	cmp	r5, #1
 80045b4:	d002      	beq.n	80045bc <_scanf_float+0x1d0>
 80045b6:	2d04      	cmp	r5, #4
 80045b8:	f47f af48 	bne.w	800444c <_scanf_float+0x60>
 80045bc:	3501      	adds	r5, #1
 80045be:	b2ed      	uxtb	r5, r5
 80045c0:	e7d8      	b.n	8004574 <_scanf_float+0x188>
 80045c2:	f1ba 0f01 	cmp.w	sl, #1
 80045c6:	f47f af41 	bne.w	800444c <_scanf_float+0x60>
 80045ca:	f04f 0a02 	mov.w	sl, #2
 80045ce:	e7d1      	b.n	8004574 <_scanf_float+0x188>
 80045d0:	b97d      	cbnz	r5, 80045f2 <_scanf_float+0x206>
 80045d2:	f1b9 0f00 	cmp.w	r9, #0
 80045d6:	f47f af3c 	bne.w	8004452 <_scanf_float+0x66>
 80045da:	6822      	ldr	r2, [r4, #0]
 80045dc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80045e0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80045e4:	f47f af39 	bne.w	800445a <_scanf_float+0x6e>
 80045e8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80045ec:	6022      	str	r2, [r4, #0]
 80045ee:	2501      	movs	r5, #1
 80045f0:	e7c0      	b.n	8004574 <_scanf_float+0x188>
 80045f2:	2d03      	cmp	r5, #3
 80045f4:	d0e2      	beq.n	80045bc <_scanf_float+0x1d0>
 80045f6:	2d05      	cmp	r5, #5
 80045f8:	e7de      	b.n	80045b8 <_scanf_float+0x1cc>
 80045fa:	2d02      	cmp	r5, #2
 80045fc:	f47f af26 	bne.w	800444c <_scanf_float+0x60>
 8004600:	2503      	movs	r5, #3
 8004602:	e7b7      	b.n	8004574 <_scanf_float+0x188>
 8004604:	2d06      	cmp	r5, #6
 8004606:	f47f af21 	bne.w	800444c <_scanf_float+0x60>
 800460a:	2507      	movs	r5, #7
 800460c:	e7b2      	b.n	8004574 <_scanf_float+0x188>
 800460e:	6822      	ldr	r2, [r4, #0]
 8004610:	0591      	lsls	r1, r2, #22
 8004612:	f57f af1b 	bpl.w	800444c <_scanf_float+0x60>
 8004616:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800461a:	6022      	str	r2, [r4, #0]
 800461c:	f8cd 9004 	str.w	r9, [sp, #4]
 8004620:	e7a8      	b.n	8004574 <_scanf_float+0x188>
 8004622:	6822      	ldr	r2, [r4, #0]
 8004624:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004628:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800462c:	d006      	beq.n	800463c <_scanf_float+0x250>
 800462e:	0550      	lsls	r0, r2, #21
 8004630:	f57f af0c 	bpl.w	800444c <_scanf_float+0x60>
 8004634:	f1b9 0f00 	cmp.w	r9, #0
 8004638:	f43f af0f 	beq.w	800445a <_scanf_float+0x6e>
 800463c:	0591      	lsls	r1, r2, #22
 800463e:	bf58      	it	pl
 8004640:	9901      	ldrpl	r1, [sp, #4]
 8004642:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004646:	bf58      	it	pl
 8004648:	eba9 0101 	subpl.w	r1, r9, r1
 800464c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004650:	bf58      	it	pl
 8004652:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004656:	6022      	str	r2, [r4, #0]
 8004658:	f04f 0900 	mov.w	r9, #0
 800465c:	e78a      	b.n	8004574 <_scanf_float+0x188>
 800465e:	f04f 0a03 	mov.w	sl, #3
 8004662:	e787      	b.n	8004574 <_scanf_float+0x188>
 8004664:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004668:	4639      	mov	r1, r7
 800466a:	4640      	mov	r0, r8
 800466c:	4798      	blx	r3
 800466e:	2800      	cmp	r0, #0
 8004670:	f43f aedf 	beq.w	8004432 <_scanf_float+0x46>
 8004674:	e6ea      	b.n	800444c <_scanf_float+0x60>
 8004676:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800467a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800467e:	463a      	mov	r2, r7
 8004680:	4640      	mov	r0, r8
 8004682:	4798      	blx	r3
 8004684:	6923      	ldr	r3, [r4, #16]
 8004686:	3b01      	subs	r3, #1
 8004688:	6123      	str	r3, [r4, #16]
 800468a:	e6ec      	b.n	8004466 <_scanf_float+0x7a>
 800468c:	1e6b      	subs	r3, r5, #1
 800468e:	2b06      	cmp	r3, #6
 8004690:	d825      	bhi.n	80046de <_scanf_float+0x2f2>
 8004692:	2d02      	cmp	r5, #2
 8004694:	d836      	bhi.n	8004704 <_scanf_float+0x318>
 8004696:	455e      	cmp	r6, fp
 8004698:	f67f aee8 	bls.w	800446c <_scanf_float+0x80>
 800469c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80046a0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80046a4:	463a      	mov	r2, r7
 80046a6:	4640      	mov	r0, r8
 80046a8:	4798      	blx	r3
 80046aa:	6923      	ldr	r3, [r4, #16]
 80046ac:	3b01      	subs	r3, #1
 80046ae:	6123      	str	r3, [r4, #16]
 80046b0:	e7f1      	b.n	8004696 <_scanf_float+0x2aa>
 80046b2:	9802      	ldr	r0, [sp, #8]
 80046b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80046b8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80046bc:	9002      	str	r0, [sp, #8]
 80046be:	463a      	mov	r2, r7
 80046c0:	4640      	mov	r0, r8
 80046c2:	4798      	blx	r3
 80046c4:	6923      	ldr	r3, [r4, #16]
 80046c6:	3b01      	subs	r3, #1
 80046c8:	6123      	str	r3, [r4, #16]
 80046ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80046ce:	fa5f fa8a 	uxtb.w	sl, sl
 80046d2:	f1ba 0f02 	cmp.w	sl, #2
 80046d6:	d1ec      	bne.n	80046b2 <_scanf_float+0x2c6>
 80046d8:	3d03      	subs	r5, #3
 80046da:	b2ed      	uxtb	r5, r5
 80046dc:	1b76      	subs	r6, r6, r5
 80046de:	6823      	ldr	r3, [r4, #0]
 80046e0:	05da      	lsls	r2, r3, #23
 80046e2:	d52f      	bpl.n	8004744 <_scanf_float+0x358>
 80046e4:	055b      	lsls	r3, r3, #21
 80046e6:	d510      	bpl.n	800470a <_scanf_float+0x31e>
 80046e8:	455e      	cmp	r6, fp
 80046ea:	f67f aebf 	bls.w	800446c <_scanf_float+0x80>
 80046ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80046f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80046f6:	463a      	mov	r2, r7
 80046f8:	4640      	mov	r0, r8
 80046fa:	4798      	blx	r3
 80046fc:	6923      	ldr	r3, [r4, #16]
 80046fe:	3b01      	subs	r3, #1
 8004700:	6123      	str	r3, [r4, #16]
 8004702:	e7f1      	b.n	80046e8 <_scanf_float+0x2fc>
 8004704:	46aa      	mov	sl, r5
 8004706:	9602      	str	r6, [sp, #8]
 8004708:	e7df      	b.n	80046ca <_scanf_float+0x2de>
 800470a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800470e:	6923      	ldr	r3, [r4, #16]
 8004710:	2965      	cmp	r1, #101	; 0x65
 8004712:	f103 33ff 	add.w	r3, r3, #4294967295
 8004716:	f106 35ff 	add.w	r5, r6, #4294967295
 800471a:	6123      	str	r3, [r4, #16]
 800471c:	d00c      	beq.n	8004738 <_scanf_float+0x34c>
 800471e:	2945      	cmp	r1, #69	; 0x45
 8004720:	d00a      	beq.n	8004738 <_scanf_float+0x34c>
 8004722:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004726:	463a      	mov	r2, r7
 8004728:	4640      	mov	r0, r8
 800472a:	4798      	blx	r3
 800472c:	6923      	ldr	r3, [r4, #16]
 800472e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004732:	3b01      	subs	r3, #1
 8004734:	1eb5      	subs	r5, r6, #2
 8004736:	6123      	str	r3, [r4, #16]
 8004738:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800473c:	463a      	mov	r2, r7
 800473e:	4640      	mov	r0, r8
 8004740:	4798      	blx	r3
 8004742:	462e      	mov	r6, r5
 8004744:	6825      	ldr	r5, [r4, #0]
 8004746:	f015 0510 	ands.w	r5, r5, #16
 800474a:	d158      	bne.n	80047fe <_scanf_float+0x412>
 800474c:	7035      	strb	r5, [r6, #0]
 800474e:	6823      	ldr	r3, [r4, #0]
 8004750:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004754:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004758:	d11c      	bne.n	8004794 <_scanf_float+0x3a8>
 800475a:	9b01      	ldr	r3, [sp, #4]
 800475c:	454b      	cmp	r3, r9
 800475e:	eba3 0209 	sub.w	r2, r3, r9
 8004762:	d124      	bne.n	80047ae <_scanf_float+0x3c2>
 8004764:	2200      	movs	r2, #0
 8004766:	4659      	mov	r1, fp
 8004768:	4640      	mov	r0, r8
 800476a:	f002 fc65 	bl	8007038 <_strtod_r>
 800476e:	9b03      	ldr	r3, [sp, #12]
 8004770:	6821      	ldr	r1, [r4, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f011 0f02 	tst.w	r1, #2
 8004778:	ec57 6b10 	vmov	r6, r7, d0
 800477c:	f103 0204 	add.w	r2, r3, #4
 8004780:	d020      	beq.n	80047c4 <_scanf_float+0x3d8>
 8004782:	9903      	ldr	r1, [sp, #12]
 8004784:	600a      	str	r2, [r1, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	e9c3 6700 	strd	r6, r7, [r3]
 800478c:	68e3      	ldr	r3, [r4, #12]
 800478e:	3301      	adds	r3, #1
 8004790:	60e3      	str	r3, [r4, #12]
 8004792:	e66c      	b.n	800446e <_scanf_float+0x82>
 8004794:	9b04      	ldr	r3, [sp, #16]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d0e4      	beq.n	8004764 <_scanf_float+0x378>
 800479a:	9905      	ldr	r1, [sp, #20]
 800479c:	230a      	movs	r3, #10
 800479e:	462a      	mov	r2, r5
 80047a0:	3101      	adds	r1, #1
 80047a2:	4640      	mov	r0, r8
 80047a4:	f002 fcd0 	bl	8007148 <_strtol_r>
 80047a8:	9b04      	ldr	r3, [sp, #16]
 80047aa:	9e05      	ldr	r6, [sp, #20]
 80047ac:	1ac2      	subs	r2, r0, r3
 80047ae:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80047b2:	429e      	cmp	r6, r3
 80047b4:	bf28      	it	cs
 80047b6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80047ba:	4912      	ldr	r1, [pc, #72]	; (8004804 <_scanf_float+0x418>)
 80047bc:	4630      	mov	r0, r6
 80047be:	f000 f91b 	bl	80049f8 <siprintf>
 80047c2:	e7cf      	b.n	8004764 <_scanf_float+0x378>
 80047c4:	f011 0f04 	tst.w	r1, #4
 80047c8:	9903      	ldr	r1, [sp, #12]
 80047ca:	600a      	str	r2, [r1, #0]
 80047cc:	d1db      	bne.n	8004786 <_scanf_float+0x39a>
 80047ce:	f8d3 8000 	ldr.w	r8, [r3]
 80047d2:	ee10 2a10 	vmov	r2, s0
 80047d6:	ee10 0a10 	vmov	r0, s0
 80047da:	463b      	mov	r3, r7
 80047dc:	4639      	mov	r1, r7
 80047de:	f7fc f9a5 	bl	8000b2c <__aeabi_dcmpun>
 80047e2:	b128      	cbz	r0, 80047f0 <_scanf_float+0x404>
 80047e4:	4808      	ldr	r0, [pc, #32]	; (8004808 <_scanf_float+0x41c>)
 80047e6:	f000 f9eb 	bl	8004bc0 <nanf>
 80047ea:	ed88 0a00 	vstr	s0, [r8]
 80047ee:	e7cd      	b.n	800478c <_scanf_float+0x3a0>
 80047f0:	4630      	mov	r0, r6
 80047f2:	4639      	mov	r1, r7
 80047f4:	f7fc f9f8 	bl	8000be8 <__aeabi_d2f>
 80047f8:	f8c8 0000 	str.w	r0, [r8]
 80047fc:	e7c6      	b.n	800478c <_scanf_float+0x3a0>
 80047fe:	2500      	movs	r5, #0
 8004800:	e635      	b.n	800446e <_scanf_float+0x82>
 8004802:	bf00      	nop
 8004804:	080083d4 	.word	0x080083d4
 8004808:	08008765 	.word	0x08008765

0800480c <std>:
 800480c:	2300      	movs	r3, #0
 800480e:	b510      	push	{r4, lr}
 8004810:	4604      	mov	r4, r0
 8004812:	e9c0 3300 	strd	r3, r3, [r0]
 8004816:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800481a:	6083      	str	r3, [r0, #8]
 800481c:	8181      	strh	r1, [r0, #12]
 800481e:	6643      	str	r3, [r0, #100]	; 0x64
 8004820:	81c2      	strh	r2, [r0, #14]
 8004822:	6183      	str	r3, [r0, #24]
 8004824:	4619      	mov	r1, r3
 8004826:	2208      	movs	r2, #8
 8004828:	305c      	adds	r0, #92	; 0x5c
 800482a:	f000 f948 	bl	8004abe <memset>
 800482e:	4b0d      	ldr	r3, [pc, #52]	; (8004864 <std+0x58>)
 8004830:	6263      	str	r3, [r4, #36]	; 0x24
 8004832:	4b0d      	ldr	r3, [pc, #52]	; (8004868 <std+0x5c>)
 8004834:	62a3      	str	r3, [r4, #40]	; 0x28
 8004836:	4b0d      	ldr	r3, [pc, #52]	; (800486c <std+0x60>)
 8004838:	62e3      	str	r3, [r4, #44]	; 0x2c
 800483a:	4b0d      	ldr	r3, [pc, #52]	; (8004870 <std+0x64>)
 800483c:	6323      	str	r3, [r4, #48]	; 0x30
 800483e:	4b0d      	ldr	r3, [pc, #52]	; (8004874 <std+0x68>)
 8004840:	6224      	str	r4, [r4, #32]
 8004842:	429c      	cmp	r4, r3
 8004844:	d006      	beq.n	8004854 <std+0x48>
 8004846:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800484a:	4294      	cmp	r4, r2
 800484c:	d002      	beq.n	8004854 <std+0x48>
 800484e:	33d0      	adds	r3, #208	; 0xd0
 8004850:	429c      	cmp	r4, r3
 8004852:	d105      	bne.n	8004860 <std+0x54>
 8004854:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004858:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800485c:	f000 b9ac 	b.w	8004bb8 <__retarget_lock_init_recursive>
 8004860:	bd10      	pop	{r4, pc}
 8004862:	bf00      	nop
 8004864:	08004a39 	.word	0x08004a39
 8004868:	08004a5b 	.word	0x08004a5b
 800486c:	08004a93 	.word	0x08004a93
 8004870:	08004ab7 	.word	0x08004ab7
 8004874:	20000308 	.word	0x20000308

08004878 <stdio_exit_handler>:
 8004878:	4a02      	ldr	r2, [pc, #8]	; (8004884 <stdio_exit_handler+0xc>)
 800487a:	4903      	ldr	r1, [pc, #12]	; (8004888 <stdio_exit_handler+0x10>)
 800487c:	4803      	ldr	r0, [pc, #12]	; (800488c <stdio_exit_handler+0x14>)
 800487e:	f000 b869 	b.w	8004954 <_fwalk_sglue>
 8004882:	bf00      	nop
 8004884:	2000000c 	.word	0x2000000c
 8004888:	08007509 	.word	0x08007509
 800488c:	20000018 	.word	0x20000018

08004890 <cleanup_stdio>:
 8004890:	6841      	ldr	r1, [r0, #4]
 8004892:	4b0c      	ldr	r3, [pc, #48]	; (80048c4 <cleanup_stdio+0x34>)
 8004894:	4299      	cmp	r1, r3
 8004896:	b510      	push	{r4, lr}
 8004898:	4604      	mov	r4, r0
 800489a:	d001      	beq.n	80048a0 <cleanup_stdio+0x10>
 800489c:	f002 fe34 	bl	8007508 <_fflush_r>
 80048a0:	68a1      	ldr	r1, [r4, #8]
 80048a2:	4b09      	ldr	r3, [pc, #36]	; (80048c8 <cleanup_stdio+0x38>)
 80048a4:	4299      	cmp	r1, r3
 80048a6:	d002      	beq.n	80048ae <cleanup_stdio+0x1e>
 80048a8:	4620      	mov	r0, r4
 80048aa:	f002 fe2d 	bl	8007508 <_fflush_r>
 80048ae:	68e1      	ldr	r1, [r4, #12]
 80048b0:	4b06      	ldr	r3, [pc, #24]	; (80048cc <cleanup_stdio+0x3c>)
 80048b2:	4299      	cmp	r1, r3
 80048b4:	d004      	beq.n	80048c0 <cleanup_stdio+0x30>
 80048b6:	4620      	mov	r0, r4
 80048b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048bc:	f002 be24 	b.w	8007508 <_fflush_r>
 80048c0:	bd10      	pop	{r4, pc}
 80048c2:	bf00      	nop
 80048c4:	20000308 	.word	0x20000308
 80048c8:	20000370 	.word	0x20000370
 80048cc:	200003d8 	.word	0x200003d8

080048d0 <global_stdio_init.part.0>:
 80048d0:	b510      	push	{r4, lr}
 80048d2:	4b0b      	ldr	r3, [pc, #44]	; (8004900 <global_stdio_init.part.0+0x30>)
 80048d4:	4c0b      	ldr	r4, [pc, #44]	; (8004904 <global_stdio_init.part.0+0x34>)
 80048d6:	4a0c      	ldr	r2, [pc, #48]	; (8004908 <global_stdio_init.part.0+0x38>)
 80048d8:	601a      	str	r2, [r3, #0]
 80048da:	4620      	mov	r0, r4
 80048dc:	2200      	movs	r2, #0
 80048de:	2104      	movs	r1, #4
 80048e0:	f7ff ff94 	bl	800480c <std>
 80048e4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80048e8:	2201      	movs	r2, #1
 80048ea:	2109      	movs	r1, #9
 80048ec:	f7ff ff8e 	bl	800480c <std>
 80048f0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80048f4:	2202      	movs	r2, #2
 80048f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048fa:	2112      	movs	r1, #18
 80048fc:	f7ff bf86 	b.w	800480c <std>
 8004900:	20000440 	.word	0x20000440
 8004904:	20000308 	.word	0x20000308
 8004908:	08004879 	.word	0x08004879

0800490c <__sfp_lock_acquire>:
 800490c:	4801      	ldr	r0, [pc, #4]	; (8004914 <__sfp_lock_acquire+0x8>)
 800490e:	f000 b954 	b.w	8004bba <__retarget_lock_acquire_recursive>
 8004912:	bf00      	nop
 8004914:	20000449 	.word	0x20000449

08004918 <__sfp_lock_release>:
 8004918:	4801      	ldr	r0, [pc, #4]	; (8004920 <__sfp_lock_release+0x8>)
 800491a:	f000 b94f 	b.w	8004bbc <__retarget_lock_release_recursive>
 800491e:	bf00      	nop
 8004920:	20000449 	.word	0x20000449

08004924 <__sinit>:
 8004924:	b510      	push	{r4, lr}
 8004926:	4604      	mov	r4, r0
 8004928:	f7ff fff0 	bl	800490c <__sfp_lock_acquire>
 800492c:	6a23      	ldr	r3, [r4, #32]
 800492e:	b11b      	cbz	r3, 8004938 <__sinit+0x14>
 8004930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004934:	f7ff bff0 	b.w	8004918 <__sfp_lock_release>
 8004938:	4b04      	ldr	r3, [pc, #16]	; (800494c <__sinit+0x28>)
 800493a:	6223      	str	r3, [r4, #32]
 800493c:	4b04      	ldr	r3, [pc, #16]	; (8004950 <__sinit+0x2c>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1f5      	bne.n	8004930 <__sinit+0xc>
 8004944:	f7ff ffc4 	bl	80048d0 <global_stdio_init.part.0>
 8004948:	e7f2      	b.n	8004930 <__sinit+0xc>
 800494a:	bf00      	nop
 800494c:	08004891 	.word	0x08004891
 8004950:	20000440 	.word	0x20000440

08004954 <_fwalk_sglue>:
 8004954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004958:	4607      	mov	r7, r0
 800495a:	4688      	mov	r8, r1
 800495c:	4614      	mov	r4, r2
 800495e:	2600      	movs	r6, #0
 8004960:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004964:	f1b9 0901 	subs.w	r9, r9, #1
 8004968:	d505      	bpl.n	8004976 <_fwalk_sglue+0x22>
 800496a:	6824      	ldr	r4, [r4, #0]
 800496c:	2c00      	cmp	r4, #0
 800496e:	d1f7      	bne.n	8004960 <_fwalk_sglue+0xc>
 8004970:	4630      	mov	r0, r6
 8004972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004976:	89ab      	ldrh	r3, [r5, #12]
 8004978:	2b01      	cmp	r3, #1
 800497a:	d907      	bls.n	800498c <_fwalk_sglue+0x38>
 800497c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004980:	3301      	adds	r3, #1
 8004982:	d003      	beq.n	800498c <_fwalk_sglue+0x38>
 8004984:	4629      	mov	r1, r5
 8004986:	4638      	mov	r0, r7
 8004988:	47c0      	blx	r8
 800498a:	4306      	orrs	r6, r0
 800498c:	3568      	adds	r5, #104	; 0x68
 800498e:	e7e9      	b.n	8004964 <_fwalk_sglue+0x10>

08004990 <sniprintf>:
 8004990:	b40c      	push	{r2, r3}
 8004992:	b530      	push	{r4, r5, lr}
 8004994:	4b17      	ldr	r3, [pc, #92]	; (80049f4 <sniprintf+0x64>)
 8004996:	1e0c      	subs	r4, r1, #0
 8004998:	681d      	ldr	r5, [r3, #0]
 800499a:	b09d      	sub	sp, #116	; 0x74
 800499c:	da08      	bge.n	80049b0 <sniprintf+0x20>
 800499e:	238b      	movs	r3, #139	; 0x8b
 80049a0:	602b      	str	r3, [r5, #0]
 80049a2:	f04f 30ff 	mov.w	r0, #4294967295
 80049a6:	b01d      	add	sp, #116	; 0x74
 80049a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80049ac:	b002      	add	sp, #8
 80049ae:	4770      	bx	lr
 80049b0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80049b4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80049b8:	bf14      	ite	ne
 80049ba:	f104 33ff 	addne.w	r3, r4, #4294967295
 80049be:	4623      	moveq	r3, r4
 80049c0:	9304      	str	r3, [sp, #16]
 80049c2:	9307      	str	r3, [sp, #28]
 80049c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80049c8:	9002      	str	r0, [sp, #8]
 80049ca:	9006      	str	r0, [sp, #24]
 80049cc:	f8ad 3016 	strh.w	r3, [sp, #22]
 80049d0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80049d2:	ab21      	add	r3, sp, #132	; 0x84
 80049d4:	a902      	add	r1, sp, #8
 80049d6:	4628      	mov	r0, r5
 80049d8:	9301      	str	r3, [sp, #4]
 80049da:	f002 fc11 	bl	8007200 <_svfiprintf_r>
 80049de:	1c43      	adds	r3, r0, #1
 80049e0:	bfbc      	itt	lt
 80049e2:	238b      	movlt	r3, #139	; 0x8b
 80049e4:	602b      	strlt	r3, [r5, #0]
 80049e6:	2c00      	cmp	r4, #0
 80049e8:	d0dd      	beq.n	80049a6 <sniprintf+0x16>
 80049ea:	9b02      	ldr	r3, [sp, #8]
 80049ec:	2200      	movs	r2, #0
 80049ee:	701a      	strb	r2, [r3, #0]
 80049f0:	e7d9      	b.n	80049a6 <sniprintf+0x16>
 80049f2:	bf00      	nop
 80049f4:	20000064 	.word	0x20000064

080049f8 <siprintf>:
 80049f8:	b40e      	push	{r1, r2, r3}
 80049fa:	b500      	push	{lr}
 80049fc:	b09c      	sub	sp, #112	; 0x70
 80049fe:	ab1d      	add	r3, sp, #116	; 0x74
 8004a00:	9002      	str	r0, [sp, #8]
 8004a02:	9006      	str	r0, [sp, #24]
 8004a04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a08:	4809      	ldr	r0, [pc, #36]	; (8004a30 <siprintf+0x38>)
 8004a0a:	9107      	str	r1, [sp, #28]
 8004a0c:	9104      	str	r1, [sp, #16]
 8004a0e:	4909      	ldr	r1, [pc, #36]	; (8004a34 <siprintf+0x3c>)
 8004a10:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a14:	9105      	str	r1, [sp, #20]
 8004a16:	6800      	ldr	r0, [r0, #0]
 8004a18:	9301      	str	r3, [sp, #4]
 8004a1a:	a902      	add	r1, sp, #8
 8004a1c:	f002 fbf0 	bl	8007200 <_svfiprintf_r>
 8004a20:	9b02      	ldr	r3, [sp, #8]
 8004a22:	2200      	movs	r2, #0
 8004a24:	701a      	strb	r2, [r3, #0]
 8004a26:	b01c      	add	sp, #112	; 0x70
 8004a28:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a2c:	b003      	add	sp, #12
 8004a2e:	4770      	bx	lr
 8004a30:	20000064 	.word	0x20000064
 8004a34:	ffff0208 	.word	0xffff0208

08004a38 <__sread>:
 8004a38:	b510      	push	{r4, lr}
 8004a3a:	460c      	mov	r4, r1
 8004a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a40:	f000 f86c 	bl	8004b1c <_read_r>
 8004a44:	2800      	cmp	r0, #0
 8004a46:	bfab      	itete	ge
 8004a48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004a4a:	89a3      	ldrhlt	r3, [r4, #12]
 8004a4c:	181b      	addge	r3, r3, r0
 8004a4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004a52:	bfac      	ite	ge
 8004a54:	6563      	strge	r3, [r4, #84]	; 0x54
 8004a56:	81a3      	strhlt	r3, [r4, #12]
 8004a58:	bd10      	pop	{r4, pc}

08004a5a <__swrite>:
 8004a5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a5e:	461f      	mov	r7, r3
 8004a60:	898b      	ldrh	r3, [r1, #12]
 8004a62:	05db      	lsls	r3, r3, #23
 8004a64:	4605      	mov	r5, r0
 8004a66:	460c      	mov	r4, r1
 8004a68:	4616      	mov	r6, r2
 8004a6a:	d505      	bpl.n	8004a78 <__swrite+0x1e>
 8004a6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a70:	2302      	movs	r3, #2
 8004a72:	2200      	movs	r2, #0
 8004a74:	f000 f840 	bl	8004af8 <_lseek_r>
 8004a78:	89a3      	ldrh	r3, [r4, #12]
 8004a7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a82:	81a3      	strh	r3, [r4, #12]
 8004a84:	4632      	mov	r2, r6
 8004a86:	463b      	mov	r3, r7
 8004a88:	4628      	mov	r0, r5
 8004a8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a8e:	f000 b857 	b.w	8004b40 <_write_r>

08004a92 <__sseek>:
 8004a92:	b510      	push	{r4, lr}
 8004a94:	460c      	mov	r4, r1
 8004a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a9a:	f000 f82d 	bl	8004af8 <_lseek_r>
 8004a9e:	1c43      	adds	r3, r0, #1
 8004aa0:	89a3      	ldrh	r3, [r4, #12]
 8004aa2:	bf15      	itete	ne
 8004aa4:	6560      	strne	r0, [r4, #84]	; 0x54
 8004aa6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004aaa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004aae:	81a3      	strheq	r3, [r4, #12]
 8004ab0:	bf18      	it	ne
 8004ab2:	81a3      	strhne	r3, [r4, #12]
 8004ab4:	bd10      	pop	{r4, pc}

08004ab6 <__sclose>:
 8004ab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aba:	f000 b80d 	b.w	8004ad8 <_close_r>

08004abe <memset>:
 8004abe:	4402      	add	r2, r0
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d100      	bne.n	8004ac8 <memset+0xa>
 8004ac6:	4770      	bx	lr
 8004ac8:	f803 1b01 	strb.w	r1, [r3], #1
 8004acc:	e7f9      	b.n	8004ac2 <memset+0x4>
	...

08004ad0 <_localeconv_r>:
 8004ad0:	4800      	ldr	r0, [pc, #0]	; (8004ad4 <_localeconv_r+0x4>)
 8004ad2:	4770      	bx	lr
 8004ad4:	20000158 	.word	0x20000158

08004ad8 <_close_r>:
 8004ad8:	b538      	push	{r3, r4, r5, lr}
 8004ada:	4d06      	ldr	r5, [pc, #24]	; (8004af4 <_close_r+0x1c>)
 8004adc:	2300      	movs	r3, #0
 8004ade:	4604      	mov	r4, r0
 8004ae0:	4608      	mov	r0, r1
 8004ae2:	602b      	str	r3, [r5, #0]
 8004ae4:	f7fc fdb7 	bl	8001656 <_close>
 8004ae8:	1c43      	adds	r3, r0, #1
 8004aea:	d102      	bne.n	8004af2 <_close_r+0x1a>
 8004aec:	682b      	ldr	r3, [r5, #0]
 8004aee:	b103      	cbz	r3, 8004af2 <_close_r+0x1a>
 8004af0:	6023      	str	r3, [r4, #0]
 8004af2:	bd38      	pop	{r3, r4, r5, pc}
 8004af4:	20000444 	.word	0x20000444

08004af8 <_lseek_r>:
 8004af8:	b538      	push	{r3, r4, r5, lr}
 8004afa:	4d07      	ldr	r5, [pc, #28]	; (8004b18 <_lseek_r+0x20>)
 8004afc:	4604      	mov	r4, r0
 8004afe:	4608      	mov	r0, r1
 8004b00:	4611      	mov	r1, r2
 8004b02:	2200      	movs	r2, #0
 8004b04:	602a      	str	r2, [r5, #0]
 8004b06:	461a      	mov	r2, r3
 8004b08:	f7fc fdcc 	bl	80016a4 <_lseek>
 8004b0c:	1c43      	adds	r3, r0, #1
 8004b0e:	d102      	bne.n	8004b16 <_lseek_r+0x1e>
 8004b10:	682b      	ldr	r3, [r5, #0]
 8004b12:	b103      	cbz	r3, 8004b16 <_lseek_r+0x1e>
 8004b14:	6023      	str	r3, [r4, #0]
 8004b16:	bd38      	pop	{r3, r4, r5, pc}
 8004b18:	20000444 	.word	0x20000444

08004b1c <_read_r>:
 8004b1c:	b538      	push	{r3, r4, r5, lr}
 8004b1e:	4d07      	ldr	r5, [pc, #28]	; (8004b3c <_read_r+0x20>)
 8004b20:	4604      	mov	r4, r0
 8004b22:	4608      	mov	r0, r1
 8004b24:	4611      	mov	r1, r2
 8004b26:	2200      	movs	r2, #0
 8004b28:	602a      	str	r2, [r5, #0]
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	f7fc fd5a 	bl	80015e4 <_read>
 8004b30:	1c43      	adds	r3, r0, #1
 8004b32:	d102      	bne.n	8004b3a <_read_r+0x1e>
 8004b34:	682b      	ldr	r3, [r5, #0]
 8004b36:	b103      	cbz	r3, 8004b3a <_read_r+0x1e>
 8004b38:	6023      	str	r3, [r4, #0]
 8004b3a:	bd38      	pop	{r3, r4, r5, pc}
 8004b3c:	20000444 	.word	0x20000444

08004b40 <_write_r>:
 8004b40:	b538      	push	{r3, r4, r5, lr}
 8004b42:	4d07      	ldr	r5, [pc, #28]	; (8004b60 <_write_r+0x20>)
 8004b44:	4604      	mov	r4, r0
 8004b46:	4608      	mov	r0, r1
 8004b48:	4611      	mov	r1, r2
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	602a      	str	r2, [r5, #0]
 8004b4e:	461a      	mov	r2, r3
 8004b50:	f7fc fd65 	bl	800161e <_write>
 8004b54:	1c43      	adds	r3, r0, #1
 8004b56:	d102      	bne.n	8004b5e <_write_r+0x1e>
 8004b58:	682b      	ldr	r3, [r5, #0]
 8004b5a:	b103      	cbz	r3, 8004b5e <_write_r+0x1e>
 8004b5c:	6023      	str	r3, [r4, #0]
 8004b5e:	bd38      	pop	{r3, r4, r5, pc}
 8004b60:	20000444 	.word	0x20000444

08004b64 <__errno>:
 8004b64:	4b01      	ldr	r3, [pc, #4]	; (8004b6c <__errno+0x8>)
 8004b66:	6818      	ldr	r0, [r3, #0]
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	20000064 	.word	0x20000064

08004b70 <__libc_init_array>:
 8004b70:	b570      	push	{r4, r5, r6, lr}
 8004b72:	4d0d      	ldr	r5, [pc, #52]	; (8004ba8 <__libc_init_array+0x38>)
 8004b74:	4c0d      	ldr	r4, [pc, #52]	; (8004bac <__libc_init_array+0x3c>)
 8004b76:	1b64      	subs	r4, r4, r5
 8004b78:	10a4      	asrs	r4, r4, #2
 8004b7a:	2600      	movs	r6, #0
 8004b7c:	42a6      	cmp	r6, r4
 8004b7e:	d109      	bne.n	8004b94 <__libc_init_array+0x24>
 8004b80:	4d0b      	ldr	r5, [pc, #44]	; (8004bb0 <__libc_init_array+0x40>)
 8004b82:	4c0c      	ldr	r4, [pc, #48]	; (8004bb4 <__libc_init_array+0x44>)
 8004b84:	f003 fbd8 	bl	8008338 <_init>
 8004b88:	1b64      	subs	r4, r4, r5
 8004b8a:	10a4      	asrs	r4, r4, #2
 8004b8c:	2600      	movs	r6, #0
 8004b8e:	42a6      	cmp	r6, r4
 8004b90:	d105      	bne.n	8004b9e <__libc_init_array+0x2e>
 8004b92:	bd70      	pop	{r4, r5, r6, pc}
 8004b94:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b98:	4798      	blx	r3
 8004b9a:	3601      	adds	r6, #1
 8004b9c:	e7ee      	b.n	8004b7c <__libc_init_array+0xc>
 8004b9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ba2:	4798      	blx	r3
 8004ba4:	3601      	adds	r6, #1
 8004ba6:	e7f2      	b.n	8004b8e <__libc_init_array+0x1e>
 8004ba8:	080087d0 	.word	0x080087d0
 8004bac:	080087d0 	.word	0x080087d0
 8004bb0:	080087d0 	.word	0x080087d0
 8004bb4:	080087d4 	.word	0x080087d4

08004bb8 <__retarget_lock_init_recursive>:
 8004bb8:	4770      	bx	lr

08004bba <__retarget_lock_acquire_recursive>:
 8004bba:	4770      	bx	lr

08004bbc <__retarget_lock_release_recursive>:
 8004bbc:	4770      	bx	lr
	...

08004bc0 <nanf>:
 8004bc0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004bc8 <nanf+0x8>
 8004bc4:	4770      	bx	lr
 8004bc6:	bf00      	nop
 8004bc8:	7fc00000 	.word	0x7fc00000

08004bcc <quorem>:
 8004bcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bd0:	6903      	ldr	r3, [r0, #16]
 8004bd2:	690c      	ldr	r4, [r1, #16]
 8004bd4:	42a3      	cmp	r3, r4
 8004bd6:	4607      	mov	r7, r0
 8004bd8:	db7e      	blt.n	8004cd8 <quorem+0x10c>
 8004bda:	3c01      	subs	r4, #1
 8004bdc:	f101 0814 	add.w	r8, r1, #20
 8004be0:	f100 0514 	add.w	r5, r0, #20
 8004be4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004be8:	9301      	str	r3, [sp, #4]
 8004bea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004bee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004bfa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004bfe:	fbb2 f6f3 	udiv	r6, r2, r3
 8004c02:	d331      	bcc.n	8004c68 <quorem+0x9c>
 8004c04:	f04f 0e00 	mov.w	lr, #0
 8004c08:	4640      	mov	r0, r8
 8004c0a:	46ac      	mov	ip, r5
 8004c0c:	46f2      	mov	sl, lr
 8004c0e:	f850 2b04 	ldr.w	r2, [r0], #4
 8004c12:	b293      	uxth	r3, r2
 8004c14:	fb06 e303 	mla	r3, r6, r3, lr
 8004c18:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004c1c:	0c1a      	lsrs	r2, r3, #16
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	ebaa 0303 	sub.w	r3, sl, r3
 8004c24:	f8dc a000 	ldr.w	sl, [ip]
 8004c28:	fa13 f38a 	uxtah	r3, r3, sl
 8004c2c:	fb06 220e 	mla	r2, r6, lr, r2
 8004c30:	9300      	str	r3, [sp, #0]
 8004c32:	9b00      	ldr	r3, [sp, #0]
 8004c34:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004c38:	b292      	uxth	r2, r2
 8004c3a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004c3e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c42:	f8bd 3000 	ldrh.w	r3, [sp]
 8004c46:	4581      	cmp	r9, r0
 8004c48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c4c:	f84c 3b04 	str.w	r3, [ip], #4
 8004c50:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004c54:	d2db      	bcs.n	8004c0e <quorem+0x42>
 8004c56:	f855 300b 	ldr.w	r3, [r5, fp]
 8004c5a:	b92b      	cbnz	r3, 8004c68 <quorem+0x9c>
 8004c5c:	9b01      	ldr	r3, [sp, #4]
 8004c5e:	3b04      	subs	r3, #4
 8004c60:	429d      	cmp	r5, r3
 8004c62:	461a      	mov	r2, r3
 8004c64:	d32c      	bcc.n	8004cc0 <quorem+0xf4>
 8004c66:	613c      	str	r4, [r7, #16]
 8004c68:	4638      	mov	r0, r7
 8004c6a:	f001 f9f1 	bl	8006050 <__mcmp>
 8004c6e:	2800      	cmp	r0, #0
 8004c70:	db22      	blt.n	8004cb8 <quorem+0xec>
 8004c72:	3601      	adds	r6, #1
 8004c74:	4629      	mov	r1, r5
 8004c76:	2000      	movs	r0, #0
 8004c78:	f858 2b04 	ldr.w	r2, [r8], #4
 8004c7c:	f8d1 c000 	ldr.w	ip, [r1]
 8004c80:	b293      	uxth	r3, r2
 8004c82:	1ac3      	subs	r3, r0, r3
 8004c84:	0c12      	lsrs	r2, r2, #16
 8004c86:	fa13 f38c 	uxtah	r3, r3, ip
 8004c8a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004c8e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c98:	45c1      	cmp	r9, r8
 8004c9a:	f841 3b04 	str.w	r3, [r1], #4
 8004c9e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004ca2:	d2e9      	bcs.n	8004c78 <quorem+0xac>
 8004ca4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ca8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004cac:	b922      	cbnz	r2, 8004cb8 <quorem+0xec>
 8004cae:	3b04      	subs	r3, #4
 8004cb0:	429d      	cmp	r5, r3
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	d30a      	bcc.n	8004ccc <quorem+0x100>
 8004cb6:	613c      	str	r4, [r7, #16]
 8004cb8:	4630      	mov	r0, r6
 8004cba:	b003      	add	sp, #12
 8004cbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cc0:	6812      	ldr	r2, [r2, #0]
 8004cc2:	3b04      	subs	r3, #4
 8004cc4:	2a00      	cmp	r2, #0
 8004cc6:	d1ce      	bne.n	8004c66 <quorem+0x9a>
 8004cc8:	3c01      	subs	r4, #1
 8004cca:	e7c9      	b.n	8004c60 <quorem+0x94>
 8004ccc:	6812      	ldr	r2, [r2, #0]
 8004cce:	3b04      	subs	r3, #4
 8004cd0:	2a00      	cmp	r2, #0
 8004cd2:	d1f0      	bne.n	8004cb6 <quorem+0xea>
 8004cd4:	3c01      	subs	r4, #1
 8004cd6:	e7eb      	b.n	8004cb0 <quorem+0xe4>
 8004cd8:	2000      	movs	r0, #0
 8004cda:	e7ee      	b.n	8004cba <quorem+0xee>
 8004cdc:	0000      	movs	r0, r0
	...

08004ce0 <_dtoa_r>:
 8004ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ce4:	ed2d 8b04 	vpush	{d8-d9}
 8004ce8:	69c5      	ldr	r5, [r0, #28]
 8004cea:	b093      	sub	sp, #76	; 0x4c
 8004cec:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004cf0:	ec57 6b10 	vmov	r6, r7, d0
 8004cf4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004cf8:	9107      	str	r1, [sp, #28]
 8004cfa:	4604      	mov	r4, r0
 8004cfc:	920a      	str	r2, [sp, #40]	; 0x28
 8004cfe:	930d      	str	r3, [sp, #52]	; 0x34
 8004d00:	b975      	cbnz	r5, 8004d20 <_dtoa_r+0x40>
 8004d02:	2010      	movs	r0, #16
 8004d04:	f000 fe2a 	bl	800595c <malloc>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	61e0      	str	r0, [r4, #28]
 8004d0c:	b920      	cbnz	r0, 8004d18 <_dtoa_r+0x38>
 8004d0e:	4bae      	ldr	r3, [pc, #696]	; (8004fc8 <_dtoa_r+0x2e8>)
 8004d10:	21ef      	movs	r1, #239	; 0xef
 8004d12:	48ae      	ldr	r0, [pc, #696]	; (8004fcc <_dtoa_r+0x2ec>)
 8004d14:	f002 fc74 	bl	8007600 <__assert_func>
 8004d18:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004d1c:	6005      	str	r5, [r0, #0]
 8004d1e:	60c5      	str	r5, [r0, #12]
 8004d20:	69e3      	ldr	r3, [r4, #28]
 8004d22:	6819      	ldr	r1, [r3, #0]
 8004d24:	b151      	cbz	r1, 8004d3c <_dtoa_r+0x5c>
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	604a      	str	r2, [r1, #4]
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	4093      	lsls	r3, r2
 8004d2e:	608b      	str	r3, [r1, #8]
 8004d30:	4620      	mov	r0, r4
 8004d32:	f000 ff07 	bl	8005b44 <_Bfree>
 8004d36:	69e3      	ldr	r3, [r4, #28]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	601a      	str	r2, [r3, #0]
 8004d3c:	1e3b      	subs	r3, r7, #0
 8004d3e:	bfbb      	ittet	lt
 8004d40:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004d44:	9303      	strlt	r3, [sp, #12]
 8004d46:	2300      	movge	r3, #0
 8004d48:	2201      	movlt	r2, #1
 8004d4a:	bfac      	ite	ge
 8004d4c:	f8c8 3000 	strge.w	r3, [r8]
 8004d50:	f8c8 2000 	strlt.w	r2, [r8]
 8004d54:	4b9e      	ldr	r3, [pc, #632]	; (8004fd0 <_dtoa_r+0x2f0>)
 8004d56:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004d5a:	ea33 0308 	bics.w	r3, r3, r8
 8004d5e:	d11b      	bne.n	8004d98 <_dtoa_r+0xb8>
 8004d60:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004d62:	f242 730f 	movw	r3, #9999	; 0x270f
 8004d66:	6013      	str	r3, [r2, #0]
 8004d68:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004d6c:	4333      	orrs	r3, r6
 8004d6e:	f000 8593 	beq.w	8005898 <_dtoa_r+0xbb8>
 8004d72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d74:	b963      	cbnz	r3, 8004d90 <_dtoa_r+0xb0>
 8004d76:	4b97      	ldr	r3, [pc, #604]	; (8004fd4 <_dtoa_r+0x2f4>)
 8004d78:	e027      	b.n	8004dca <_dtoa_r+0xea>
 8004d7a:	4b97      	ldr	r3, [pc, #604]	; (8004fd8 <_dtoa_r+0x2f8>)
 8004d7c:	9300      	str	r3, [sp, #0]
 8004d7e:	3308      	adds	r3, #8
 8004d80:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004d82:	6013      	str	r3, [r2, #0]
 8004d84:	9800      	ldr	r0, [sp, #0]
 8004d86:	b013      	add	sp, #76	; 0x4c
 8004d88:	ecbd 8b04 	vpop	{d8-d9}
 8004d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d90:	4b90      	ldr	r3, [pc, #576]	; (8004fd4 <_dtoa_r+0x2f4>)
 8004d92:	9300      	str	r3, [sp, #0]
 8004d94:	3303      	adds	r3, #3
 8004d96:	e7f3      	b.n	8004d80 <_dtoa_r+0xa0>
 8004d98:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	ec51 0b17 	vmov	r0, r1, d7
 8004da2:	eeb0 8a47 	vmov.f32	s16, s14
 8004da6:	eef0 8a67 	vmov.f32	s17, s15
 8004daa:	2300      	movs	r3, #0
 8004dac:	f7fb fe8c 	bl	8000ac8 <__aeabi_dcmpeq>
 8004db0:	4681      	mov	r9, r0
 8004db2:	b160      	cbz	r0, 8004dce <_dtoa_r+0xee>
 8004db4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004db6:	2301      	movs	r3, #1
 8004db8:	6013      	str	r3, [r2, #0]
 8004dba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	f000 8568 	beq.w	8005892 <_dtoa_r+0xbb2>
 8004dc2:	4b86      	ldr	r3, [pc, #536]	; (8004fdc <_dtoa_r+0x2fc>)
 8004dc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004dc6:	6013      	str	r3, [r2, #0]
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	9300      	str	r3, [sp, #0]
 8004dcc:	e7da      	b.n	8004d84 <_dtoa_r+0xa4>
 8004dce:	aa10      	add	r2, sp, #64	; 0x40
 8004dd0:	a911      	add	r1, sp, #68	; 0x44
 8004dd2:	4620      	mov	r0, r4
 8004dd4:	eeb0 0a48 	vmov.f32	s0, s16
 8004dd8:	eef0 0a68 	vmov.f32	s1, s17
 8004ddc:	f001 fa4e 	bl	800627c <__d2b>
 8004de0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004de4:	4682      	mov	sl, r0
 8004de6:	2d00      	cmp	r5, #0
 8004de8:	d07f      	beq.n	8004eea <_dtoa_r+0x20a>
 8004dea:	ee18 3a90 	vmov	r3, s17
 8004dee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004df2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004df6:	ec51 0b18 	vmov	r0, r1, d8
 8004dfa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004dfe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004e02:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8004e06:	4619      	mov	r1, r3
 8004e08:	2200      	movs	r2, #0
 8004e0a:	4b75      	ldr	r3, [pc, #468]	; (8004fe0 <_dtoa_r+0x300>)
 8004e0c:	f7fb fa3c 	bl	8000288 <__aeabi_dsub>
 8004e10:	a367      	add	r3, pc, #412	; (adr r3, 8004fb0 <_dtoa_r+0x2d0>)
 8004e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e16:	f7fb fbef 	bl	80005f8 <__aeabi_dmul>
 8004e1a:	a367      	add	r3, pc, #412	; (adr r3, 8004fb8 <_dtoa_r+0x2d8>)
 8004e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e20:	f7fb fa34 	bl	800028c <__adddf3>
 8004e24:	4606      	mov	r6, r0
 8004e26:	4628      	mov	r0, r5
 8004e28:	460f      	mov	r7, r1
 8004e2a:	f7fb fb7b 	bl	8000524 <__aeabi_i2d>
 8004e2e:	a364      	add	r3, pc, #400	; (adr r3, 8004fc0 <_dtoa_r+0x2e0>)
 8004e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e34:	f7fb fbe0 	bl	80005f8 <__aeabi_dmul>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	460b      	mov	r3, r1
 8004e3c:	4630      	mov	r0, r6
 8004e3e:	4639      	mov	r1, r7
 8004e40:	f7fb fa24 	bl	800028c <__adddf3>
 8004e44:	4606      	mov	r6, r0
 8004e46:	460f      	mov	r7, r1
 8004e48:	f7fb fe86 	bl	8000b58 <__aeabi_d2iz>
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	4683      	mov	fp, r0
 8004e50:	2300      	movs	r3, #0
 8004e52:	4630      	mov	r0, r6
 8004e54:	4639      	mov	r1, r7
 8004e56:	f7fb fe41 	bl	8000adc <__aeabi_dcmplt>
 8004e5a:	b148      	cbz	r0, 8004e70 <_dtoa_r+0x190>
 8004e5c:	4658      	mov	r0, fp
 8004e5e:	f7fb fb61 	bl	8000524 <__aeabi_i2d>
 8004e62:	4632      	mov	r2, r6
 8004e64:	463b      	mov	r3, r7
 8004e66:	f7fb fe2f 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e6a:	b908      	cbnz	r0, 8004e70 <_dtoa_r+0x190>
 8004e6c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004e70:	f1bb 0f16 	cmp.w	fp, #22
 8004e74:	d857      	bhi.n	8004f26 <_dtoa_r+0x246>
 8004e76:	4b5b      	ldr	r3, [pc, #364]	; (8004fe4 <_dtoa_r+0x304>)
 8004e78:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e80:	ec51 0b18 	vmov	r0, r1, d8
 8004e84:	f7fb fe2a 	bl	8000adc <__aeabi_dcmplt>
 8004e88:	2800      	cmp	r0, #0
 8004e8a:	d04e      	beq.n	8004f2a <_dtoa_r+0x24a>
 8004e8c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004e90:	2300      	movs	r3, #0
 8004e92:	930c      	str	r3, [sp, #48]	; 0x30
 8004e94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004e96:	1b5b      	subs	r3, r3, r5
 8004e98:	1e5a      	subs	r2, r3, #1
 8004e9a:	bf45      	ittet	mi
 8004e9c:	f1c3 0301 	rsbmi	r3, r3, #1
 8004ea0:	9305      	strmi	r3, [sp, #20]
 8004ea2:	2300      	movpl	r3, #0
 8004ea4:	2300      	movmi	r3, #0
 8004ea6:	9206      	str	r2, [sp, #24]
 8004ea8:	bf54      	ite	pl
 8004eaa:	9305      	strpl	r3, [sp, #20]
 8004eac:	9306      	strmi	r3, [sp, #24]
 8004eae:	f1bb 0f00 	cmp.w	fp, #0
 8004eb2:	db3c      	blt.n	8004f2e <_dtoa_r+0x24e>
 8004eb4:	9b06      	ldr	r3, [sp, #24]
 8004eb6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8004eba:	445b      	add	r3, fp
 8004ebc:	9306      	str	r3, [sp, #24]
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	9308      	str	r3, [sp, #32]
 8004ec2:	9b07      	ldr	r3, [sp, #28]
 8004ec4:	2b09      	cmp	r3, #9
 8004ec6:	d868      	bhi.n	8004f9a <_dtoa_r+0x2ba>
 8004ec8:	2b05      	cmp	r3, #5
 8004eca:	bfc4      	itt	gt
 8004ecc:	3b04      	subgt	r3, #4
 8004ece:	9307      	strgt	r3, [sp, #28]
 8004ed0:	9b07      	ldr	r3, [sp, #28]
 8004ed2:	f1a3 0302 	sub.w	r3, r3, #2
 8004ed6:	bfcc      	ite	gt
 8004ed8:	2500      	movgt	r5, #0
 8004eda:	2501      	movle	r5, #1
 8004edc:	2b03      	cmp	r3, #3
 8004ede:	f200 8085 	bhi.w	8004fec <_dtoa_r+0x30c>
 8004ee2:	e8df f003 	tbb	[pc, r3]
 8004ee6:	3b2e      	.short	0x3b2e
 8004ee8:	5839      	.short	0x5839
 8004eea:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004eee:	441d      	add	r5, r3
 8004ef0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004ef4:	2b20      	cmp	r3, #32
 8004ef6:	bfc1      	itttt	gt
 8004ef8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004efc:	fa08 f803 	lslgt.w	r8, r8, r3
 8004f00:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8004f04:	fa26 f303 	lsrgt.w	r3, r6, r3
 8004f08:	bfd6      	itet	le
 8004f0a:	f1c3 0320 	rsble	r3, r3, #32
 8004f0e:	ea48 0003 	orrgt.w	r0, r8, r3
 8004f12:	fa06 f003 	lslle.w	r0, r6, r3
 8004f16:	f7fb faf5 	bl	8000504 <__aeabi_ui2d>
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8004f20:	3d01      	subs	r5, #1
 8004f22:	920e      	str	r2, [sp, #56]	; 0x38
 8004f24:	e76f      	b.n	8004e06 <_dtoa_r+0x126>
 8004f26:	2301      	movs	r3, #1
 8004f28:	e7b3      	b.n	8004e92 <_dtoa_r+0x1b2>
 8004f2a:	900c      	str	r0, [sp, #48]	; 0x30
 8004f2c:	e7b2      	b.n	8004e94 <_dtoa_r+0x1b4>
 8004f2e:	9b05      	ldr	r3, [sp, #20]
 8004f30:	eba3 030b 	sub.w	r3, r3, fp
 8004f34:	9305      	str	r3, [sp, #20]
 8004f36:	f1cb 0300 	rsb	r3, fp, #0
 8004f3a:	9308      	str	r3, [sp, #32]
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f40:	e7bf      	b.n	8004ec2 <_dtoa_r+0x1e2>
 8004f42:	2300      	movs	r3, #0
 8004f44:	9309      	str	r3, [sp, #36]	; 0x24
 8004f46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	dc52      	bgt.n	8004ff2 <_dtoa_r+0x312>
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	9301      	str	r3, [sp, #4]
 8004f50:	9304      	str	r3, [sp, #16]
 8004f52:	461a      	mov	r2, r3
 8004f54:	920a      	str	r2, [sp, #40]	; 0x28
 8004f56:	e00b      	b.n	8004f70 <_dtoa_r+0x290>
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e7f3      	b.n	8004f44 <_dtoa_r+0x264>
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	9309      	str	r3, [sp, #36]	; 0x24
 8004f60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f62:	445b      	add	r3, fp
 8004f64:	9301      	str	r3, [sp, #4]
 8004f66:	3301      	adds	r3, #1
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	9304      	str	r3, [sp, #16]
 8004f6c:	bfb8      	it	lt
 8004f6e:	2301      	movlt	r3, #1
 8004f70:	69e0      	ldr	r0, [r4, #28]
 8004f72:	2100      	movs	r1, #0
 8004f74:	2204      	movs	r2, #4
 8004f76:	f102 0614 	add.w	r6, r2, #20
 8004f7a:	429e      	cmp	r6, r3
 8004f7c:	d93d      	bls.n	8004ffa <_dtoa_r+0x31a>
 8004f7e:	6041      	str	r1, [r0, #4]
 8004f80:	4620      	mov	r0, r4
 8004f82:	f000 fd9f 	bl	8005ac4 <_Balloc>
 8004f86:	9000      	str	r0, [sp, #0]
 8004f88:	2800      	cmp	r0, #0
 8004f8a:	d139      	bne.n	8005000 <_dtoa_r+0x320>
 8004f8c:	4b16      	ldr	r3, [pc, #88]	; (8004fe8 <_dtoa_r+0x308>)
 8004f8e:	4602      	mov	r2, r0
 8004f90:	f240 11af 	movw	r1, #431	; 0x1af
 8004f94:	e6bd      	b.n	8004d12 <_dtoa_r+0x32>
 8004f96:	2301      	movs	r3, #1
 8004f98:	e7e1      	b.n	8004f5e <_dtoa_r+0x27e>
 8004f9a:	2501      	movs	r5, #1
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	9307      	str	r3, [sp, #28]
 8004fa0:	9509      	str	r5, [sp, #36]	; 0x24
 8004fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8004fa6:	9301      	str	r3, [sp, #4]
 8004fa8:	9304      	str	r3, [sp, #16]
 8004faa:	2200      	movs	r2, #0
 8004fac:	2312      	movs	r3, #18
 8004fae:	e7d1      	b.n	8004f54 <_dtoa_r+0x274>
 8004fb0:	636f4361 	.word	0x636f4361
 8004fb4:	3fd287a7 	.word	0x3fd287a7
 8004fb8:	8b60c8b3 	.word	0x8b60c8b3
 8004fbc:	3fc68a28 	.word	0x3fc68a28
 8004fc0:	509f79fb 	.word	0x509f79fb
 8004fc4:	3fd34413 	.word	0x3fd34413
 8004fc8:	080083e6 	.word	0x080083e6
 8004fcc:	080083fd 	.word	0x080083fd
 8004fd0:	7ff00000 	.word	0x7ff00000
 8004fd4:	080083e2 	.word	0x080083e2
 8004fd8:	080083d9 	.word	0x080083d9
 8004fdc:	080083b1 	.word	0x080083b1
 8004fe0:	3ff80000 	.word	0x3ff80000
 8004fe4:	080084e8 	.word	0x080084e8
 8004fe8:	08008455 	.word	0x08008455
 8004fec:	2301      	movs	r3, #1
 8004fee:	9309      	str	r3, [sp, #36]	; 0x24
 8004ff0:	e7d7      	b.n	8004fa2 <_dtoa_r+0x2c2>
 8004ff2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ff4:	9301      	str	r3, [sp, #4]
 8004ff6:	9304      	str	r3, [sp, #16]
 8004ff8:	e7ba      	b.n	8004f70 <_dtoa_r+0x290>
 8004ffa:	3101      	adds	r1, #1
 8004ffc:	0052      	lsls	r2, r2, #1
 8004ffe:	e7ba      	b.n	8004f76 <_dtoa_r+0x296>
 8005000:	69e3      	ldr	r3, [r4, #28]
 8005002:	9a00      	ldr	r2, [sp, #0]
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	9b04      	ldr	r3, [sp, #16]
 8005008:	2b0e      	cmp	r3, #14
 800500a:	f200 80a8 	bhi.w	800515e <_dtoa_r+0x47e>
 800500e:	2d00      	cmp	r5, #0
 8005010:	f000 80a5 	beq.w	800515e <_dtoa_r+0x47e>
 8005014:	f1bb 0f00 	cmp.w	fp, #0
 8005018:	dd38      	ble.n	800508c <_dtoa_r+0x3ac>
 800501a:	4bc0      	ldr	r3, [pc, #768]	; (800531c <_dtoa_r+0x63c>)
 800501c:	f00b 020f 	and.w	r2, fp, #15
 8005020:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005024:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005028:	e9d3 6700 	ldrd	r6, r7, [r3]
 800502c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005030:	d019      	beq.n	8005066 <_dtoa_r+0x386>
 8005032:	4bbb      	ldr	r3, [pc, #748]	; (8005320 <_dtoa_r+0x640>)
 8005034:	ec51 0b18 	vmov	r0, r1, d8
 8005038:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800503c:	f7fb fc06 	bl	800084c <__aeabi_ddiv>
 8005040:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005044:	f008 080f 	and.w	r8, r8, #15
 8005048:	2503      	movs	r5, #3
 800504a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005320 <_dtoa_r+0x640>
 800504e:	f1b8 0f00 	cmp.w	r8, #0
 8005052:	d10a      	bne.n	800506a <_dtoa_r+0x38a>
 8005054:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005058:	4632      	mov	r2, r6
 800505a:	463b      	mov	r3, r7
 800505c:	f7fb fbf6 	bl	800084c <__aeabi_ddiv>
 8005060:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005064:	e02b      	b.n	80050be <_dtoa_r+0x3de>
 8005066:	2502      	movs	r5, #2
 8005068:	e7ef      	b.n	800504a <_dtoa_r+0x36a>
 800506a:	f018 0f01 	tst.w	r8, #1
 800506e:	d008      	beq.n	8005082 <_dtoa_r+0x3a2>
 8005070:	4630      	mov	r0, r6
 8005072:	4639      	mov	r1, r7
 8005074:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005078:	f7fb fabe 	bl	80005f8 <__aeabi_dmul>
 800507c:	3501      	adds	r5, #1
 800507e:	4606      	mov	r6, r0
 8005080:	460f      	mov	r7, r1
 8005082:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005086:	f109 0908 	add.w	r9, r9, #8
 800508a:	e7e0      	b.n	800504e <_dtoa_r+0x36e>
 800508c:	f000 809f 	beq.w	80051ce <_dtoa_r+0x4ee>
 8005090:	f1cb 0600 	rsb	r6, fp, #0
 8005094:	4ba1      	ldr	r3, [pc, #644]	; (800531c <_dtoa_r+0x63c>)
 8005096:	4fa2      	ldr	r7, [pc, #648]	; (8005320 <_dtoa_r+0x640>)
 8005098:	f006 020f 	and.w	r2, r6, #15
 800509c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a4:	ec51 0b18 	vmov	r0, r1, d8
 80050a8:	f7fb faa6 	bl	80005f8 <__aeabi_dmul>
 80050ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050b0:	1136      	asrs	r6, r6, #4
 80050b2:	2300      	movs	r3, #0
 80050b4:	2502      	movs	r5, #2
 80050b6:	2e00      	cmp	r6, #0
 80050b8:	d17e      	bne.n	80051b8 <_dtoa_r+0x4d8>
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d1d0      	bne.n	8005060 <_dtoa_r+0x380>
 80050be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80050c0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	f000 8084 	beq.w	80051d2 <_dtoa_r+0x4f2>
 80050ca:	4b96      	ldr	r3, [pc, #600]	; (8005324 <_dtoa_r+0x644>)
 80050cc:	2200      	movs	r2, #0
 80050ce:	4640      	mov	r0, r8
 80050d0:	4649      	mov	r1, r9
 80050d2:	f7fb fd03 	bl	8000adc <__aeabi_dcmplt>
 80050d6:	2800      	cmp	r0, #0
 80050d8:	d07b      	beq.n	80051d2 <_dtoa_r+0x4f2>
 80050da:	9b04      	ldr	r3, [sp, #16]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d078      	beq.n	80051d2 <_dtoa_r+0x4f2>
 80050e0:	9b01      	ldr	r3, [sp, #4]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	dd39      	ble.n	800515a <_dtoa_r+0x47a>
 80050e6:	4b90      	ldr	r3, [pc, #576]	; (8005328 <_dtoa_r+0x648>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	4640      	mov	r0, r8
 80050ec:	4649      	mov	r1, r9
 80050ee:	f7fb fa83 	bl	80005f8 <__aeabi_dmul>
 80050f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050f6:	9e01      	ldr	r6, [sp, #4]
 80050f8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80050fc:	3501      	adds	r5, #1
 80050fe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005102:	4628      	mov	r0, r5
 8005104:	f7fb fa0e 	bl	8000524 <__aeabi_i2d>
 8005108:	4642      	mov	r2, r8
 800510a:	464b      	mov	r3, r9
 800510c:	f7fb fa74 	bl	80005f8 <__aeabi_dmul>
 8005110:	4b86      	ldr	r3, [pc, #536]	; (800532c <_dtoa_r+0x64c>)
 8005112:	2200      	movs	r2, #0
 8005114:	f7fb f8ba 	bl	800028c <__adddf3>
 8005118:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800511c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005120:	9303      	str	r3, [sp, #12]
 8005122:	2e00      	cmp	r6, #0
 8005124:	d158      	bne.n	80051d8 <_dtoa_r+0x4f8>
 8005126:	4b82      	ldr	r3, [pc, #520]	; (8005330 <_dtoa_r+0x650>)
 8005128:	2200      	movs	r2, #0
 800512a:	4640      	mov	r0, r8
 800512c:	4649      	mov	r1, r9
 800512e:	f7fb f8ab 	bl	8000288 <__aeabi_dsub>
 8005132:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005136:	4680      	mov	r8, r0
 8005138:	4689      	mov	r9, r1
 800513a:	f7fb fced 	bl	8000b18 <__aeabi_dcmpgt>
 800513e:	2800      	cmp	r0, #0
 8005140:	f040 8296 	bne.w	8005670 <_dtoa_r+0x990>
 8005144:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005148:	4640      	mov	r0, r8
 800514a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800514e:	4649      	mov	r1, r9
 8005150:	f7fb fcc4 	bl	8000adc <__aeabi_dcmplt>
 8005154:	2800      	cmp	r0, #0
 8005156:	f040 8289 	bne.w	800566c <_dtoa_r+0x98c>
 800515a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800515e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005160:	2b00      	cmp	r3, #0
 8005162:	f2c0 814e 	blt.w	8005402 <_dtoa_r+0x722>
 8005166:	f1bb 0f0e 	cmp.w	fp, #14
 800516a:	f300 814a 	bgt.w	8005402 <_dtoa_r+0x722>
 800516e:	4b6b      	ldr	r3, [pc, #428]	; (800531c <_dtoa_r+0x63c>)
 8005170:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005174:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005178:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800517a:	2b00      	cmp	r3, #0
 800517c:	f280 80dc 	bge.w	8005338 <_dtoa_r+0x658>
 8005180:	9b04      	ldr	r3, [sp, #16]
 8005182:	2b00      	cmp	r3, #0
 8005184:	f300 80d8 	bgt.w	8005338 <_dtoa_r+0x658>
 8005188:	f040 826f 	bne.w	800566a <_dtoa_r+0x98a>
 800518c:	4b68      	ldr	r3, [pc, #416]	; (8005330 <_dtoa_r+0x650>)
 800518e:	2200      	movs	r2, #0
 8005190:	4640      	mov	r0, r8
 8005192:	4649      	mov	r1, r9
 8005194:	f7fb fa30 	bl	80005f8 <__aeabi_dmul>
 8005198:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800519c:	f7fb fcb2 	bl	8000b04 <__aeabi_dcmpge>
 80051a0:	9e04      	ldr	r6, [sp, #16]
 80051a2:	4637      	mov	r7, r6
 80051a4:	2800      	cmp	r0, #0
 80051a6:	f040 8245 	bne.w	8005634 <_dtoa_r+0x954>
 80051aa:	9d00      	ldr	r5, [sp, #0]
 80051ac:	2331      	movs	r3, #49	; 0x31
 80051ae:	f805 3b01 	strb.w	r3, [r5], #1
 80051b2:	f10b 0b01 	add.w	fp, fp, #1
 80051b6:	e241      	b.n	800563c <_dtoa_r+0x95c>
 80051b8:	07f2      	lsls	r2, r6, #31
 80051ba:	d505      	bpl.n	80051c8 <_dtoa_r+0x4e8>
 80051bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051c0:	f7fb fa1a 	bl	80005f8 <__aeabi_dmul>
 80051c4:	3501      	adds	r5, #1
 80051c6:	2301      	movs	r3, #1
 80051c8:	1076      	asrs	r6, r6, #1
 80051ca:	3708      	adds	r7, #8
 80051cc:	e773      	b.n	80050b6 <_dtoa_r+0x3d6>
 80051ce:	2502      	movs	r5, #2
 80051d0:	e775      	b.n	80050be <_dtoa_r+0x3de>
 80051d2:	9e04      	ldr	r6, [sp, #16]
 80051d4:	465f      	mov	r7, fp
 80051d6:	e792      	b.n	80050fe <_dtoa_r+0x41e>
 80051d8:	9900      	ldr	r1, [sp, #0]
 80051da:	4b50      	ldr	r3, [pc, #320]	; (800531c <_dtoa_r+0x63c>)
 80051dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80051e0:	4431      	add	r1, r6
 80051e2:	9102      	str	r1, [sp, #8]
 80051e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80051e6:	eeb0 9a47 	vmov.f32	s18, s14
 80051ea:	eef0 9a67 	vmov.f32	s19, s15
 80051ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80051f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80051f6:	2900      	cmp	r1, #0
 80051f8:	d044      	beq.n	8005284 <_dtoa_r+0x5a4>
 80051fa:	494e      	ldr	r1, [pc, #312]	; (8005334 <_dtoa_r+0x654>)
 80051fc:	2000      	movs	r0, #0
 80051fe:	f7fb fb25 	bl	800084c <__aeabi_ddiv>
 8005202:	ec53 2b19 	vmov	r2, r3, d9
 8005206:	f7fb f83f 	bl	8000288 <__aeabi_dsub>
 800520a:	9d00      	ldr	r5, [sp, #0]
 800520c:	ec41 0b19 	vmov	d9, r0, r1
 8005210:	4649      	mov	r1, r9
 8005212:	4640      	mov	r0, r8
 8005214:	f7fb fca0 	bl	8000b58 <__aeabi_d2iz>
 8005218:	4606      	mov	r6, r0
 800521a:	f7fb f983 	bl	8000524 <__aeabi_i2d>
 800521e:	4602      	mov	r2, r0
 8005220:	460b      	mov	r3, r1
 8005222:	4640      	mov	r0, r8
 8005224:	4649      	mov	r1, r9
 8005226:	f7fb f82f 	bl	8000288 <__aeabi_dsub>
 800522a:	3630      	adds	r6, #48	; 0x30
 800522c:	f805 6b01 	strb.w	r6, [r5], #1
 8005230:	ec53 2b19 	vmov	r2, r3, d9
 8005234:	4680      	mov	r8, r0
 8005236:	4689      	mov	r9, r1
 8005238:	f7fb fc50 	bl	8000adc <__aeabi_dcmplt>
 800523c:	2800      	cmp	r0, #0
 800523e:	d164      	bne.n	800530a <_dtoa_r+0x62a>
 8005240:	4642      	mov	r2, r8
 8005242:	464b      	mov	r3, r9
 8005244:	4937      	ldr	r1, [pc, #220]	; (8005324 <_dtoa_r+0x644>)
 8005246:	2000      	movs	r0, #0
 8005248:	f7fb f81e 	bl	8000288 <__aeabi_dsub>
 800524c:	ec53 2b19 	vmov	r2, r3, d9
 8005250:	f7fb fc44 	bl	8000adc <__aeabi_dcmplt>
 8005254:	2800      	cmp	r0, #0
 8005256:	f040 80b6 	bne.w	80053c6 <_dtoa_r+0x6e6>
 800525a:	9b02      	ldr	r3, [sp, #8]
 800525c:	429d      	cmp	r5, r3
 800525e:	f43f af7c 	beq.w	800515a <_dtoa_r+0x47a>
 8005262:	4b31      	ldr	r3, [pc, #196]	; (8005328 <_dtoa_r+0x648>)
 8005264:	ec51 0b19 	vmov	r0, r1, d9
 8005268:	2200      	movs	r2, #0
 800526a:	f7fb f9c5 	bl	80005f8 <__aeabi_dmul>
 800526e:	4b2e      	ldr	r3, [pc, #184]	; (8005328 <_dtoa_r+0x648>)
 8005270:	ec41 0b19 	vmov	d9, r0, r1
 8005274:	2200      	movs	r2, #0
 8005276:	4640      	mov	r0, r8
 8005278:	4649      	mov	r1, r9
 800527a:	f7fb f9bd 	bl	80005f8 <__aeabi_dmul>
 800527e:	4680      	mov	r8, r0
 8005280:	4689      	mov	r9, r1
 8005282:	e7c5      	b.n	8005210 <_dtoa_r+0x530>
 8005284:	ec51 0b17 	vmov	r0, r1, d7
 8005288:	f7fb f9b6 	bl	80005f8 <__aeabi_dmul>
 800528c:	9b02      	ldr	r3, [sp, #8]
 800528e:	9d00      	ldr	r5, [sp, #0]
 8005290:	930f      	str	r3, [sp, #60]	; 0x3c
 8005292:	ec41 0b19 	vmov	d9, r0, r1
 8005296:	4649      	mov	r1, r9
 8005298:	4640      	mov	r0, r8
 800529a:	f7fb fc5d 	bl	8000b58 <__aeabi_d2iz>
 800529e:	4606      	mov	r6, r0
 80052a0:	f7fb f940 	bl	8000524 <__aeabi_i2d>
 80052a4:	3630      	adds	r6, #48	; 0x30
 80052a6:	4602      	mov	r2, r0
 80052a8:	460b      	mov	r3, r1
 80052aa:	4640      	mov	r0, r8
 80052ac:	4649      	mov	r1, r9
 80052ae:	f7fa ffeb 	bl	8000288 <__aeabi_dsub>
 80052b2:	f805 6b01 	strb.w	r6, [r5], #1
 80052b6:	9b02      	ldr	r3, [sp, #8]
 80052b8:	429d      	cmp	r5, r3
 80052ba:	4680      	mov	r8, r0
 80052bc:	4689      	mov	r9, r1
 80052be:	f04f 0200 	mov.w	r2, #0
 80052c2:	d124      	bne.n	800530e <_dtoa_r+0x62e>
 80052c4:	4b1b      	ldr	r3, [pc, #108]	; (8005334 <_dtoa_r+0x654>)
 80052c6:	ec51 0b19 	vmov	r0, r1, d9
 80052ca:	f7fa ffdf 	bl	800028c <__adddf3>
 80052ce:	4602      	mov	r2, r0
 80052d0:	460b      	mov	r3, r1
 80052d2:	4640      	mov	r0, r8
 80052d4:	4649      	mov	r1, r9
 80052d6:	f7fb fc1f 	bl	8000b18 <__aeabi_dcmpgt>
 80052da:	2800      	cmp	r0, #0
 80052dc:	d173      	bne.n	80053c6 <_dtoa_r+0x6e6>
 80052de:	ec53 2b19 	vmov	r2, r3, d9
 80052e2:	4914      	ldr	r1, [pc, #80]	; (8005334 <_dtoa_r+0x654>)
 80052e4:	2000      	movs	r0, #0
 80052e6:	f7fa ffcf 	bl	8000288 <__aeabi_dsub>
 80052ea:	4602      	mov	r2, r0
 80052ec:	460b      	mov	r3, r1
 80052ee:	4640      	mov	r0, r8
 80052f0:	4649      	mov	r1, r9
 80052f2:	f7fb fbf3 	bl	8000adc <__aeabi_dcmplt>
 80052f6:	2800      	cmp	r0, #0
 80052f8:	f43f af2f 	beq.w	800515a <_dtoa_r+0x47a>
 80052fc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80052fe:	1e6b      	subs	r3, r5, #1
 8005300:	930f      	str	r3, [sp, #60]	; 0x3c
 8005302:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005306:	2b30      	cmp	r3, #48	; 0x30
 8005308:	d0f8      	beq.n	80052fc <_dtoa_r+0x61c>
 800530a:	46bb      	mov	fp, r7
 800530c:	e04a      	b.n	80053a4 <_dtoa_r+0x6c4>
 800530e:	4b06      	ldr	r3, [pc, #24]	; (8005328 <_dtoa_r+0x648>)
 8005310:	f7fb f972 	bl	80005f8 <__aeabi_dmul>
 8005314:	4680      	mov	r8, r0
 8005316:	4689      	mov	r9, r1
 8005318:	e7bd      	b.n	8005296 <_dtoa_r+0x5b6>
 800531a:	bf00      	nop
 800531c:	080084e8 	.word	0x080084e8
 8005320:	080084c0 	.word	0x080084c0
 8005324:	3ff00000 	.word	0x3ff00000
 8005328:	40240000 	.word	0x40240000
 800532c:	401c0000 	.word	0x401c0000
 8005330:	40140000 	.word	0x40140000
 8005334:	3fe00000 	.word	0x3fe00000
 8005338:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800533c:	9d00      	ldr	r5, [sp, #0]
 800533e:	4642      	mov	r2, r8
 8005340:	464b      	mov	r3, r9
 8005342:	4630      	mov	r0, r6
 8005344:	4639      	mov	r1, r7
 8005346:	f7fb fa81 	bl	800084c <__aeabi_ddiv>
 800534a:	f7fb fc05 	bl	8000b58 <__aeabi_d2iz>
 800534e:	9001      	str	r0, [sp, #4]
 8005350:	f7fb f8e8 	bl	8000524 <__aeabi_i2d>
 8005354:	4642      	mov	r2, r8
 8005356:	464b      	mov	r3, r9
 8005358:	f7fb f94e 	bl	80005f8 <__aeabi_dmul>
 800535c:	4602      	mov	r2, r0
 800535e:	460b      	mov	r3, r1
 8005360:	4630      	mov	r0, r6
 8005362:	4639      	mov	r1, r7
 8005364:	f7fa ff90 	bl	8000288 <__aeabi_dsub>
 8005368:	9e01      	ldr	r6, [sp, #4]
 800536a:	9f04      	ldr	r7, [sp, #16]
 800536c:	3630      	adds	r6, #48	; 0x30
 800536e:	f805 6b01 	strb.w	r6, [r5], #1
 8005372:	9e00      	ldr	r6, [sp, #0]
 8005374:	1bae      	subs	r6, r5, r6
 8005376:	42b7      	cmp	r7, r6
 8005378:	4602      	mov	r2, r0
 800537a:	460b      	mov	r3, r1
 800537c:	d134      	bne.n	80053e8 <_dtoa_r+0x708>
 800537e:	f7fa ff85 	bl	800028c <__adddf3>
 8005382:	4642      	mov	r2, r8
 8005384:	464b      	mov	r3, r9
 8005386:	4606      	mov	r6, r0
 8005388:	460f      	mov	r7, r1
 800538a:	f7fb fbc5 	bl	8000b18 <__aeabi_dcmpgt>
 800538e:	b9c8      	cbnz	r0, 80053c4 <_dtoa_r+0x6e4>
 8005390:	4642      	mov	r2, r8
 8005392:	464b      	mov	r3, r9
 8005394:	4630      	mov	r0, r6
 8005396:	4639      	mov	r1, r7
 8005398:	f7fb fb96 	bl	8000ac8 <__aeabi_dcmpeq>
 800539c:	b110      	cbz	r0, 80053a4 <_dtoa_r+0x6c4>
 800539e:	9b01      	ldr	r3, [sp, #4]
 80053a0:	07db      	lsls	r3, r3, #31
 80053a2:	d40f      	bmi.n	80053c4 <_dtoa_r+0x6e4>
 80053a4:	4651      	mov	r1, sl
 80053a6:	4620      	mov	r0, r4
 80053a8:	f000 fbcc 	bl	8005b44 <_Bfree>
 80053ac:	2300      	movs	r3, #0
 80053ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80053b0:	702b      	strb	r3, [r5, #0]
 80053b2:	f10b 0301 	add.w	r3, fp, #1
 80053b6:	6013      	str	r3, [r2, #0]
 80053b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f43f ace2 	beq.w	8004d84 <_dtoa_r+0xa4>
 80053c0:	601d      	str	r5, [r3, #0]
 80053c2:	e4df      	b.n	8004d84 <_dtoa_r+0xa4>
 80053c4:	465f      	mov	r7, fp
 80053c6:	462b      	mov	r3, r5
 80053c8:	461d      	mov	r5, r3
 80053ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80053ce:	2a39      	cmp	r2, #57	; 0x39
 80053d0:	d106      	bne.n	80053e0 <_dtoa_r+0x700>
 80053d2:	9a00      	ldr	r2, [sp, #0]
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d1f7      	bne.n	80053c8 <_dtoa_r+0x6e8>
 80053d8:	9900      	ldr	r1, [sp, #0]
 80053da:	2230      	movs	r2, #48	; 0x30
 80053dc:	3701      	adds	r7, #1
 80053de:	700a      	strb	r2, [r1, #0]
 80053e0:	781a      	ldrb	r2, [r3, #0]
 80053e2:	3201      	adds	r2, #1
 80053e4:	701a      	strb	r2, [r3, #0]
 80053e6:	e790      	b.n	800530a <_dtoa_r+0x62a>
 80053e8:	4ba3      	ldr	r3, [pc, #652]	; (8005678 <_dtoa_r+0x998>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	f7fb f904 	bl	80005f8 <__aeabi_dmul>
 80053f0:	2200      	movs	r2, #0
 80053f2:	2300      	movs	r3, #0
 80053f4:	4606      	mov	r6, r0
 80053f6:	460f      	mov	r7, r1
 80053f8:	f7fb fb66 	bl	8000ac8 <__aeabi_dcmpeq>
 80053fc:	2800      	cmp	r0, #0
 80053fe:	d09e      	beq.n	800533e <_dtoa_r+0x65e>
 8005400:	e7d0      	b.n	80053a4 <_dtoa_r+0x6c4>
 8005402:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005404:	2a00      	cmp	r2, #0
 8005406:	f000 80ca 	beq.w	800559e <_dtoa_r+0x8be>
 800540a:	9a07      	ldr	r2, [sp, #28]
 800540c:	2a01      	cmp	r2, #1
 800540e:	f300 80ad 	bgt.w	800556c <_dtoa_r+0x88c>
 8005412:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005414:	2a00      	cmp	r2, #0
 8005416:	f000 80a5 	beq.w	8005564 <_dtoa_r+0x884>
 800541a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800541e:	9e08      	ldr	r6, [sp, #32]
 8005420:	9d05      	ldr	r5, [sp, #20]
 8005422:	9a05      	ldr	r2, [sp, #20]
 8005424:	441a      	add	r2, r3
 8005426:	9205      	str	r2, [sp, #20]
 8005428:	9a06      	ldr	r2, [sp, #24]
 800542a:	2101      	movs	r1, #1
 800542c:	441a      	add	r2, r3
 800542e:	4620      	mov	r0, r4
 8005430:	9206      	str	r2, [sp, #24]
 8005432:	f000 fc87 	bl	8005d44 <__i2b>
 8005436:	4607      	mov	r7, r0
 8005438:	b165      	cbz	r5, 8005454 <_dtoa_r+0x774>
 800543a:	9b06      	ldr	r3, [sp, #24]
 800543c:	2b00      	cmp	r3, #0
 800543e:	dd09      	ble.n	8005454 <_dtoa_r+0x774>
 8005440:	42ab      	cmp	r3, r5
 8005442:	9a05      	ldr	r2, [sp, #20]
 8005444:	bfa8      	it	ge
 8005446:	462b      	movge	r3, r5
 8005448:	1ad2      	subs	r2, r2, r3
 800544a:	9205      	str	r2, [sp, #20]
 800544c:	9a06      	ldr	r2, [sp, #24]
 800544e:	1aed      	subs	r5, r5, r3
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	9306      	str	r3, [sp, #24]
 8005454:	9b08      	ldr	r3, [sp, #32]
 8005456:	b1f3      	cbz	r3, 8005496 <_dtoa_r+0x7b6>
 8005458:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800545a:	2b00      	cmp	r3, #0
 800545c:	f000 80a3 	beq.w	80055a6 <_dtoa_r+0x8c6>
 8005460:	2e00      	cmp	r6, #0
 8005462:	dd10      	ble.n	8005486 <_dtoa_r+0x7a6>
 8005464:	4639      	mov	r1, r7
 8005466:	4632      	mov	r2, r6
 8005468:	4620      	mov	r0, r4
 800546a:	f000 fd2b 	bl	8005ec4 <__pow5mult>
 800546e:	4652      	mov	r2, sl
 8005470:	4601      	mov	r1, r0
 8005472:	4607      	mov	r7, r0
 8005474:	4620      	mov	r0, r4
 8005476:	f000 fc7b 	bl	8005d70 <__multiply>
 800547a:	4651      	mov	r1, sl
 800547c:	4680      	mov	r8, r0
 800547e:	4620      	mov	r0, r4
 8005480:	f000 fb60 	bl	8005b44 <_Bfree>
 8005484:	46c2      	mov	sl, r8
 8005486:	9b08      	ldr	r3, [sp, #32]
 8005488:	1b9a      	subs	r2, r3, r6
 800548a:	d004      	beq.n	8005496 <_dtoa_r+0x7b6>
 800548c:	4651      	mov	r1, sl
 800548e:	4620      	mov	r0, r4
 8005490:	f000 fd18 	bl	8005ec4 <__pow5mult>
 8005494:	4682      	mov	sl, r0
 8005496:	2101      	movs	r1, #1
 8005498:	4620      	mov	r0, r4
 800549a:	f000 fc53 	bl	8005d44 <__i2b>
 800549e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	4606      	mov	r6, r0
 80054a4:	f340 8081 	ble.w	80055aa <_dtoa_r+0x8ca>
 80054a8:	461a      	mov	r2, r3
 80054aa:	4601      	mov	r1, r0
 80054ac:	4620      	mov	r0, r4
 80054ae:	f000 fd09 	bl	8005ec4 <__pow5mult>
 80054b2:	9b07      	ldr	r3, [sp, #28]
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	4606      	mov	r6, r0
 80054b8:	dd7a      	ble.n	80055b0 <_dtoa_r+0x8d0>
 80054ba:	f04f 0800 	mov.w	r8, #0
 80054be:	6933      	ldr	r3, [r6, #16]
 80054c0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80054c4:	6918      	ldr	r0, [r3, #16]
 80054c6:	f000 fbef 	bl	8005ca8 <__hi0bits>
 80054ca:	f1c0 0020 	rsb	r0, r0, #32
 80054ce:	9b06      	ldr	r3, [sp, #24]
 80054d0:	4418      	add	r0, r3
 80054d2:	f010 001f 	ands.w	r0, r0, #31
 80054d6:	f000 8094 	beq.w	8005602 <_dtoa_r+0x922>
 80054da:	f1c0 0320 	rsb	r3, r0, #32
 80054de:	2b04      	cmp	r3, #4
 80054e0:	f340 8085 	ble.w	80055ee <_dtoa_r+0x90e>
 80054e4:	9b05      	ldr	r3, [sp, #20]
 80054e6:	f1c0 001c 	rsb	r0, r0, #28
 80054ea:	4403      	add	r3, r0
 80054ec:	9305      	str	r3, [sp, #20]
 80054ee:	9b06      	ldr	r3, [sp, #24]
 80054f0:	4403      	add	r3, r0
 80054f2:	4405      	add	r5, r0
 80054f4:	9306      	str	r3, [sp, #24]
 80054f6:	9b05      	ldr	r3, [sp, #20]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	dd05      	ble.n	8005508 <_dtoa_r+0x828>
 80054fc:	4651      	mov	r1, sl
 80054fe:	461a      	mov	r2, r3
 8005500:	4620      	mov	r0, r4
 8005502:	f000 fd39 	bl	8005f78 <__lshift>
 8005506:	4682      	mov	sl, r0
 8005508:	9b06      	ldr	r3, [sp, #24]
 800550a:	2b00      	cmp	r3, #0
 800550c:	dd05      	ble.n	800551a <_dtoa_r+0x83a>
 800550e:	4631      	mov	r1, r6
 8005510:	461a      	mov	r2, r3
 8005512:	4620      	mov	r0, r4
 8005514:	f000 fd30 	bl	8005f78 <__lshift>
 8005518:	4606      	mov	r6, r0
 800551a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800551c:	2b00      	cmp	r3, #0
 800551e:	d072      	beq.n	8005606 <_dtoa_r+0x926>
 8005520:	4631      	mov	r1, r6
 8005522:	4650      	mov	r0, sl
 8005524:	f000 fd94 	bl	8006050 <__mcmp>
 8005528:	2800      	cmp	r0, #0
 800552a:	da6c      	bge.n	8005606 <_dtoa_r+0x926>
 800552c:	2300      	movs	r3, #0
 800552e:	4651      	mov	r1, sl
 8005530:	220a      	movs	r2, #10
 8005532:	4620      	mov	r0, r4
 8005534:	f000 fb28 	bl	8005b88 <__multadd>
 8005538:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800553a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800553e:	4682      	mov	sl, r0
 8005540:	2b00      	cmp	r3, #0
 8005542:	f000 81b0 	beq.w	80058a6 <_dtoa_r+0xbc6>
 8005546:	2300      	movs	r3, #0
 8005548:	4639      	mov	r1, r7
 800554a:	220a      	movs	r2, #10
 800554c:	4620      	mov	r0, r4
 800554e:	f000 fb1b 	bl	8005b88 <__multadd>
 8005552:	9b01      	ldr	r3, [sp, #4]
 8005554:	2b00      	cmp	r3, #0
 8005556:	4607      	mov	r7, r0
 8005558:	f300 8096 	bgt.w	8005688 <_dtoa_r+0x9a8>
 800555c:	9b07      	ldr	r3, [sp, #28]
 800555e:	2b02      	cmp	r3, #2
 8005560:	dc59      	bgt.n	8005616 <_dtoa_r+0x936>
 8005562:	e091      	b.n	8005688 <_dtoa_r+0x9a8>
 8005564:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005566:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800556a:	e758      	b.n	800541e <_dtoa_r+0x73e>
 800556c:	9b04      	ldr	r3, [sp, #16]
 800556e:	1e5e      	subs	r6, r3, #1
 8005570:	9b08      	ldr	r3, [sp, #32]
 8005572:	42b3      	cmp	r3, r6
 8005574:	bfbf      	itttt	lt
 8005576:	9b08      	ldrlt	r3, [sp, #32]
 8005578:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800557a:	9608      	strlt	r6, [sp, #32]
 800557c:	1af3      	sublt	r3, r6, r3
 800557e:	bfb4      	ite	lt
 8005580:	18d2      	addlt	r2, r2, r3
 8005582:	1b9e      	subge	r6, r3, r6
 8005584:	9b04      	ldr	r3, [sp, #16]
 8005586:	bfbc      	itt	lt
 8005588:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800558a:	2600      	movlt	r6, #0
 800558c:	2b00      	cmp	r3, #0
 800558e:	bfb7      	itett	lt
 8005590:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8005594:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8005598:	1a9d      	sublt	r5, r3, r2
 800559a:	2300      	movlt	r3, #0
 800559c:	e741      	b.n	8005422 <_dtoa_r+0x742>
 800559e:	9e08      	ldr	r6, [sp, #32]
 80055a0:	9d05      	ldr	r5, [sp, #20]
 80055a2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80055a4:	e748      	b.n	8005438 <_dtoa_r+0x758>
 80055a6:	9a08      	ldr	r2, [sp, #32]
 80055a8:	e770      	b.n	800548c <_dtoa_r+0x7ac>
 80055aa:	9b07      	ldr	r3, [sp, #28]
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	dc19      	bgt.n	80055e4 <_dtoa_r+0x904>
 80055b0:	9b02      	ldr	r3, [sp, #8]
 80055b2:	b9bb      	cbnz	r3, 80055e4 <_dtoa_r+0x904>
 80055b4:	9b03      	ldr	r3, [sp, #12]
 80055b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055ba:	b99b      	cbnz	r3, 80055e4 <_dtoa_r+0x904>
 80055bc:	9b03      	ldr	r3, [sp, #12]
 80055be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80055c2:	0d1b      	lsrs	r3, r3, #20
 80055c4:	051b      	lsls	r3, r3, #20
 80055c6:	b183      	cbz	r3, 80055ea <_dtoa_r+0x90a>
 80055c8:	9b05      	ldr	r3, [sp, #20]
 80055ca:	3301      	adds	r3, #1
 80055cc:	9305      	str	r3, [sp, #20]
 80055ce:	9b06      	ldr	r3, [sp, #24]
 80055d0:	3301      	adds	r3, #1
 80055d2:	9306      	str	r3, [sp, #24]
 80055d4:	f04f 0801 	mov.w	r8, #1
 80055d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055da:	2b00      	cmp	r3, #0
 80055dc:	f47f af6f 	bne.w	80054be <_dtoa_r+0x7de>
 80055e0:	2001      	movs	r0, #1
 80055e2:	e774      	b.n	80054ce <_dtoa_r+0x7ee>
 80055e4:	f04f 0800 	mov.w	r8, #0
 80055e8:	e7f6      	b.n	80055d8 <_dtoa_r+0x8f8>
 80055ea:	4698      	mov	r8, r3
 80055ec:	e7f4      	b.n	80055d8 <_dtoa_r+0x8f8>
 80055ee:	d082      	beq.n	80054f6 <_dtoa_r+0x816>
 80055f0:	9a05      	ldr	r2, [sp, #20]
 80055f2:	331c      	adds	r3, #28
 80055f4:	441a      	add	r2, r3
 80055f6:	9205      	str	r2, [sp, #20]
 80055f8:	9a06      	ldr	r2, [sp, #24]
 80055fa:	441a      	add	r2, r3
 80055fc:	441d      	add	r5, r3
 80055fe:	9206      	str	r2, [sp, #24]
 8005600:	e779      	b.n	80054f6 <_dtoa_r+0x816>
 8005602:	4603      	mov	r3, r0
 8005604:	e7f4      	b.n	80055f0 <_dtoa_r+0x910>
 8005606:	9b04      	ldr	r3, [sp, #16]
 8005608:	2b00      	cmp	r3, #0
 800560a:	dc37      	bgt.n	800567c <_dtoa_r+0x99c>
 800560c:	9b07      	ldr	r3, [sp, #28]
 800560e:	2b02      	cmp	r3, #2
 8005610:	dd34      	ble.n	800567c <_dtoa_r+0x99c>
 8005612:	9b04      	ldr	r3, [sp, #16]
 8005614:	9301      	str	r3, [sp, #4]
 8005616:	9b01      	ldr	r3, [sp, #4]
 8005618:	b963      	cbnz	r3, 8005634 <_dtoa_r+0x954>
 800561a:	4631      	mov	r1, r6
 800561c:	2205      	movs	r2, #5
 800561e:	4620      	mov	r0, r4
 8005620:	f000 fab2 	bl	8005b88 <__multadd>
 8005624:	4601      	mov	r1, r0
 8005626:	4606      	mov	r6, r0
 8005628:	4650      	mov	r0, sl
 800562a:	f000 fd11 	bl	8006050 <__mcmp>
 800562e:	2800      	cmp	r0, #0
 8005630:	f73f adbb 	bgt.w	80051aa <_dtoa_r+0x4ca>
 8005634:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005636:	9d00      	ldr	r5, [sp, #0]
 8005638:	ea6f 0b03 	mvn.w	fp, r3
 800563c:	f04f 0800 	mov.w	r8, #0
 8005640:	4631      	mov	r1, r6
 8005642:	4620      	mov	r0, r4
 8005644:	f000 fa7e 	bl	8005b44 <_Bfree>
 8005648:	2f00      	cmp	r7, #0
 800564a:	f43f aeab 	beq.w	80053a4 <_dtoa_r+0x6c4>
 800564e:	f1b8 0f00 	cmp.w	r8, #0
 8005652:	d005      	beq.n	8005660 <_dtoa_r+0x980>
 8005654:	45b8      	cmp	r8, r7
 8005656:	d003      	beq.n	8005660 <_dtoa_r+0x980>
 8005658:	4641      	mov	r1, r8
 800565a:	4620      	mov	r0, r4
 800565c:	f000 fa72 	bl	8005b44 <_Bfree>
 8005660:	4639      	mov	r1, r7
 8005662:	4620      	mov	r0, r4
 8005664:	f000 fa6e 	bl	8005b44 <_Bfree>
 8005668:	e69c      	b.n	80053a4 <_dtoa_r+0x6c4>
 800566a:	2600      	movs	r6, #0
 800566c:	4637      	mov	r7, r6
 800566e:	e7e1      	b.n	8005634 <_dtoa_r+0x954>
 8005670:	46bb      	mov	fp, r7
 8005672:	4637      	mov	r7, r6
 8005674:	e599      	b.n	80051aa <_dtoa_r+0x4ca>
 8005676:	bf00      	nop
 8005678:	40240000 	.word	0x40240000
 800567c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800567e:	2b00      	cmp	r3, #0
 8005680:	f000 80c8 	beq.w	8005814 <_dtoa_r+0xb34>
 8005684:	9b04      	ldr	r3, [sp, #16]
 8005686:	9301      	str	r3, [sp, #4]
 8005688:	2d00      	cmp	r5, #0
 800568a:	dd05      	ble.n	8005698 <_dtoa_r+0x9b8>
 800568c:	4639      	mov	r1, r7
 800568e:	462a      	mov	r2, r5
 8005690:	4620      	mov	r0, r4
 8005692:	f000 fc71 	bl	8005f78 <__lshift>
 8005696:	4607      	mov	r7, r0
 8005698:	f1b8 0f00 	cmp.w	r8, #0
 800569c:	d05b      	beq.n	8005756 <_dtoa_r+0xa76>
 800569e:	6879      	ldr	r1, [r7, #4]
 80056a0:	4620      	mov	r0, r4
 80056a2:	f000 fa0f 	bl	8005ac4 <_Balloc>
 80056a6:	4605      	mov	r5, r0
 80056a8:	b928      	cbnz	r0, 80056b6 <_dtoa_r+0x9d6>
 80056aa:	4b83      	ldr	r3, [pc, #524]	; (80058b8 <_dtoa_r+0xbd8>)
 80056ac:	4602      	mov	r2, r0
 80056ae:	f240 21ef 	movw	r1, #751	; 0x2ef
 80056b2:	f7ff bb2e 	b.w	8004d12 <_dtoa_r+0x32>
 80056b6:	693a      	ldr	r2, [r7, #16]
 80056b8:	3202      	adds	r2, #2
 80056ba:	0092      	lsls	r2, r2, #2
 80056bc:	f107 010c 	add.w	r1, r7, #12
 80056c0:	300c      	adds	r0, #12
 80056c2:	f001 ff85 	bl	80075d0 <memcpy>
 80056c6:	2201      	movs	r2, #1
 80056c8:	4629      	mov	r1, r5
 80056ca:	4620      	mov	r0, r4
 80056cc:	f000 fc54 	bl	8005f78 <__lshift>
 80056d0:	9b00      	ldr	r3, [sp, #0]
 80056d2:	3301      	adds	r3, #1
 80056d4:	9304      	str	r3, [sp, #16]
 80056d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056da:	4413      	add	r3, r2
 80056dc:	9308      	str	r3, [sp, #32]
 80056de:	9b02      	ldr	r3, [sp, #8]
 80056e0:	f003 0301 	and.w	r3, r3, #1
 80056e4:	46b8      	mov	r8, r7
 80056e6:	9306      	str	r3, [sp, #24]
 80056e8:	4607      	mov	r7, r0
 80056ea:	9b04      	ldr	r3, [sp, #16]
 80056ec:	4631      	mov	r1, r6
 80056ee:	3b01      	subs	r3, #1
 80056f0:	4650      	mov	r0, sl
 80056f2:	9301      	str	r3, [sp, #4]
 80056f4:	f7ff fa6a 	bl	8004bcc <quorem>
 80056f8:	4641      	mov	r1, r8
 80056fa:	9002      	str	r0, [sp, #8]
 80056fc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005700:	4650      	mov	r0, sl
 8005702:	f000 fca5 	bl	8006050 <__mcmp>
 8005706:	463a      	mov	r2, r7
 8005708:	9005      	str	r0, [sp, #20]
 800570a:	4631      	mov	r1, r6
 800570c:	4620      	mov	r0, r4
 800570e:	f000 fcbb 	bl	8006088 <__mdiff>
 8005712:	68c2      	ldr	r2, [r0, #12]
 8005714:	4605      	mov	r5, r0
 8005716:	bb02      	cbnz	r2, 800575a <_dtoa_r+0xa7a>
 8005718:	4601      	mov	r1, r0
 800571a:	4650      	mov	r0, sl
 800571c:	f000 fc98 	bl	8006050 <__mcmp>
 8005720:	4602      	mov	r2, r0
 8005722:	4629      	mov	r1, r5
 8005724:	4620      	mov	r0, r4
 8005726:	9209      	str	r2, [sp, #36]	; 0x24
 8005728:	f000 fa0c 	bl	8005b44 <_Bfree>
 800572c:	9b07      	ldr	r3, [sp, #28]
 800572e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005730:	9d04      	ldr	r5, [sp, #16]
 8005732:	ea43 0102 	orr.w	r1, r3, r2
 8005736:	9b06      	ldr	r3, [sp, #24]
 8005738:	4319      	orrs	r1, r3
 800573a:	d110      	bne.n	800575e <_dtoa_r+0xa7e>
 800573c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005740:	d029      	beq.n	8005796 <_dtoa_r+0xab6>
 8005742:	9b05      	ldr	r3, [sp, #20]
 8005744:	2b00      	cmp	r3, #0
 8005746:	dd02      	ble.n	800574e <_dtoa_r+0xa6e>
 8005748:	9b02      	ldr	r3, [sp, #8]
 800574a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800574e:	9b01      	ldr	r3, [sp, #4]
 8005750:	f883 9000 	strb.w	r9, [r3]
 8005754:	e774      	b.n	8005640 <_dtoa_r+0x960>
 8005756:	4638      	mov	r0, r7
 8005758:	e7ba      	b.n	80056d0 <_dtoa_r+0x9f0>
 800575a:	2201      	movs	r2, #1
 800575c:	e7e1      	b.n	8005722 <_dtoa_r+0xa42>
 800575e:	9b05      	ldr	r3, [sp, #20]
 8005760:	2b00      	cmp	r3, #0
 8005762:	db04      	blt.n	800576e <_dtoa_r+0xa8e>
 8005764:	9907      	ldr	r1, [sp, #28]
 8005766:	430b      	orrs	r3, r1
 8005768:	9906      	ldr	r1, [sp, #24]
 800576a:	430b      	orrs	r3, r1
 800576c:	d120      	bne.n	80057b0 <_dtoa_r+0xad0>
 800576e:	2a00      	cmp	r2, #0
 8005770:	dded      	ble.n	800574e <_dtoa_r+0xa6e>
 8005772:	4651      	mov	r1, sl
 8005774:	2201      	movs	r2, #1
 8005776:	4620      	mov	r0, r4
 8005778:	f000 fbfe 	bl	8005f78 <__lshift>
 800577c:	4631      	mov	r1, r6
 800577e:	4682      	mov	sl, r0
 8005780:	f000 fc66 	bl	8006050 <__mcmp>
 8005784:	2800      	cmp	r0, #0
 8005786:	dc03      	bgt.n	8005790 <_dtoa_r+0xab0>
 8005788:	d1e1      	bne.n	800574e <_dtoa_r+0xa6e>
 800578a:	f019 0f01 	tst.w	r9, #1
 800578e:	d0de      	beq.n	800574e <_dtoa_r+0xa6e>
 8005790:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005794:	d1d8      	bne.n	8005748 <_dtoa_r+0xa68>
 8005796:	9a01      	ldr	r2, [sp, #4]
 8005798:	2339      	movs	r3, #57	; 0x39
 800579a:	7013      	strb	r3, [r2, #0]
 800579c:	462b      	mov	r3, r5
 800579e:	461d      	mov	r5, r3
 80057a0:	3b01      	subs	r3, #1
 80057a2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80057a6:	2a39      	cmp	r2, #57	; 0x39
 80057a8:	d06c      	beq.n	8005884 <_dtoa_r+0xba4>
 80057aa:	3201      	adds	r2, #1
 80057ac:	701a      	strb	r2, [r3, #0]
 80057ae:	e747      	b.n	8005640 <_dtoa_r+0x960>
 80057b0:	2a00      	cmp	r2, #0
 80057b2:	dd07      	ble.n	80057c4 <_dtoa_r+0xae4>
 80057b4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80057b8:	d0ed      	beq.n	8005796 <_dtoa_r+0xab6>
 80057ba:	9a01      	ldr	r2, [sp, #4]
 80057bc:	f109 0301 	add.w	r3, r9, #1
 80057c0:	7013      	strb	r3, [r2, #0]
 80057c2:	e73d      	b.n	8005640 <_dtoa_r+0x960>
 80057c4:	9b04      	ldr	r3, [sp, #16]
 80057c6:	9a08      	ldr	r2, [sp, #32]
 80057c8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d043      	beq.n	8005858 <_dtoa_r+0xb78>
 80057d0:	4651      	mov	r1, sl
 80057d2:	2300      	movs	r3, #0
 80057d4:	220a      	movs	r2, #10
 80057d6:	4620      	mov	r0, r4
 80057d8:	f000 f9d6 	bl	8005b88 <__multadd>
 80057dc:	45b8      	cmp	r8, r7
 80057de:	4682      	mov	sl, r0
 80057e0:	f04f 0300 	mov.w	r3, #0
 80057e4:	f04f 020a 	mov.w	r2, #10
 80057e8:	4641      	mov	r1, r8
 80057ea:	4620      	mov	r0, r4
 80057ec:	d107      	bne.n	80057fe <_dtoa_r+0xb1e>
 80057ee:	f000 f9cb 	bl	8005b88 <__multadd>
 80057f2:	4680      	mov	r8, r0
 80057f4:	4607      	mov	r7, r0
 80057f6:	9b04      	ldr	r3, [sp, #16]
 80057f8:	3301      	adds	r3, #1
 80057fa:	9304      	str	r3, [sp, #16]
 80057fc:	e775      	b.n	80056ea <_dtoa_r+0xa0a>
 80057fe:	f000 f9c3 	bl	8005b88 <__multadd>
 8005802:	4639      	mov	r1, r7
 8005804:	4680      	mov	r8, r0
 8005806:	2300      	movs	r3, #0
 8005808:	220a      	movs	r2, #10
 800580a:	4620      	mov	r0, r4
 800580c:	f000 f9bc 	bl	8005b88 <__multadd>
 8005810:	4607      	mov	r7, r0
 8005812:	e7f0      	b.n	80057f6 <_dtoa_r+0xb16>
 8005814:	9b04      	ldr	r3, [sp, #16]
 8005816:	9301      	str	r3, [sp, #4]
 8005818:	9d00      	ldr	r5, [sp, #0]
 800581a:	4631      	mov	r1, r6
 800581c:	4650      	mov	r0, sl
 800581e:	f7ff f9d5 	bl	8004bcc <quorem>
 8005822:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005826:	9b00      	ldr	r3, [sp, #0]
 8005828:	f805 9b01 	strb.w	r9, [r5], #1
 800582c:	1aea      	subs	r2, r5, r3
 800582e:	9b01      	ldr	r3, [sp, #4]
 8005830:	4293      	cmp	r3, r2
 8005832:	dd07      	ble.n	8005844 <_dtoa_r+0xb64>
 8005834:	4651      	mov	r1, sl
 8005836:	2300      	movs	r3, #0
 8005838:	220a      	movs	r2, #10
 800583a:	4620      	mov	r0, r4
 800583c:	f000 f9a4 	bl	8005b88 <__multadd>
 8005840:	4682      	mov	sl, r0
 8005842:	e7ea      	b.n	800581a <_dtoa_r+0xb3a>
 8005844:	9b01      	ldr	r3, [sp, #4]
 8005846:	2b00      	cmp	r3, #0
 8005848:	bfc8      	it	gt
 800584a:	461d      	movgt	r5, r3
 800584c:	9b00      	ldr	r3, [sp, #0]
 800584e:	bfd8      	it	le
 8005850:	2501      	movle	r5, #1
 8005852:	441d      	add	r5, r3
 8005854:	f04f 0800 	mov.w	r8, #0
 8005858:	4651      	mov	r1, sl
 800585a:	2201      	movs	r2, #1
 800585c:	4620      	mov	r0, r4
 800585e:	f000 fb8b 	bl	8005f78 <__lshift>
 8005862:	4631      	mov	r1, r6
 8005864:	4682      	mov	sl, r0
 8005866:	f000 fbf3 	bl	8006050 <__mcmp>
 800586a:	2800      	cmp	r0, #0
 800586c:	dc96      	bgt.n	800579c <_dtoa_r+0xabc>
 800586e:	d102      	bne.n	8005876 <_dtoa_r+0xb96>
 8005870:	f019 0f01 	tst.w	r9, #1
 8005874:	d192      	bne.n	800579c <_dtoa_r+0xabc>
 8005876:	462b      	mov	r3, r5
 8005878:	461d      	mov	r5, r3
 800587a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800587e:	2a30      	cmp	r2, #48	; 0x30
 8005880:	d0fa      	beq.n	8005878 <_dtoa_r+0xb98>
 8005882:	e6dd      	b.n	8005640 <_dtoa_r+0x960>
 8005884:	9a00      	ldr	r2, [sp, #0]
 8005886:	429a      	cmp	r2, r3
 8005888:	d189      	bne.n	800579e <_dtoa_r+0xabe>
 800588a:	f10b 0b01 	add.w	fp, fp, #1
 800588e:	2331      	movs	r3, #49	; 0x31
 8005890:	e796      	b.n	80057c0 <_dtoa_r+0xae0>
 8005892:	4b0a      	ldr	r3, [pc, #40]	; (80058bc <_dtoa_r+0xbdc>)
 8005894:	f7ff ba99 	b.w	8004dca <_dtoa_r+0xea>
 8005898:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800589a:	2b00      	cmp	r3, #0
 800589c:	f47f aa6d 	bne.w	8004d7a <_dtoa_r+0x9a>
 80058a0:	4b07      	ldr	r3, [pc, #28]	; (80058c0 <_dtoa_r+0xbe0>)
 80058a2:	f7ff ba92 	b.w	8004dca <_dtoa_r+0xea>
 80058a6:	9b01      	ldr	r3, [sp, #4]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	dcb5      	bgt.n	8005818 <_dtoa_r+0xb38>
 80058ac:	9b07      	ldr	r3, [sp, #28]
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	f73f aeb1 	bgt.w	8005616 <_dtoa_r+0x936>
 80058b4:	e7b0      	b.n	8005818 <_dtoa_r+0xb38>
 80058b6:	bf00      	nop
 80058b8:	08008455 	.word	0x08008455
 80058bc:	080083b0 	.word	0x080083b0
 80058c0:	080083d9 	.word	0x080083d9

080058c4 <_free_r>:
 80058c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80058c6:	2900      	cmp	r1, #0
 80058c8:	d044      	beq.n	8005954 <_free_r+0x90>
 80058ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058ce:	9001      	str	r0, [sp, #4]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	f1a1 0404 	sub.w	r4, r1, #4
 80058d6:	bfb8      	it	lt
 80058d8:	18e4      	addlt	r4, r4, r3
 80058da:	f000 f8e7 	bl	8005aac <__malloc_lock>
 80058de:	4a1e      	ldr	r2, [pc, #120]	; (8005958 <_free_r+0x94>)
 80058e0:	9801      	ldr	r0, [sp, #4]
 80058e2:	6813      	ldr	r3, [r2, #0]
 80058e4:	b933      	cbnz	r3, 80058f4 <_free_r+0x30>
 80058e6:	6063      	str	r3, [r4, #4]
 80058e8:	6014      	str	r4, [r2, #0]
 80058ea:	b003      	add	sp, #12
 80058ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80058f0:	f000 b8e2 	b.w	8005ab8 <__malloc_unlock>
 80058f4:	42a3      	cmp	r3, r4
 80058f6:	d908      	bls.n	800590a <_free_r+0x46>
 80058f8:	6825      	ldr	r5, [r4, #0]
 80058fa:	1961      	adds	r1, r4, r5
 80058fc:	428b      	cmp	r3, r1
 80058fe:	bf01      	itttt	eq
 8005900:	6819      	ldreq	r1, [r3, #0]
 8005902:	685b      	ldreq	r3, [r3, #4]
 8005904:	1949      	addeq	r1, r1, r5
 8005906:	6021      	streq	r1, [r4, #0]
 8005908:	e7ed      	b.n	80058e6 <_free_r+0x22>
 800590a:	461a      	mov	r2, r3
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	b10b      	cbz	r3, 8005914 <_free_r+0x50>
 8005910:	42a3      	cmp	r3, r4
 8005912:	d9fa      	bls.n	800590a <_free_r+0x46>
 8005914:	6811      	ldr	r1, [r2, #0]
 8005916:	1855      	adds	r5, r2, r1
 8005918:	42a5      	cmp	r5, r4
 800591a:	d10b      	bne.n	8005934 <_free_r+0x70>
 800591c:	6824      	ldr	r4, [r4, #0]
 800591e:	4421      	add	r1, r4
 8005920:	1854      	adds	r4, r2, r1
 8005922:	42a3      	cmp	r3, r4
 8005924:	6011      	str	r1, [r2, #0]
 8005926:	d1e0      	bne.n	80058ea <_free_r+0x26>
 8005928:	681c      	ldr	r4, [r3, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	6053      	str	r3, [r2, #4]
 800592e:	440c      	add	r4, r1
 8005930:	6014      	str	r4, [r2, #0]
 8005932:	e7da      	b.n	80058ea <_free_r+0x26>
 8005934:	d902      	bls.n	800593c <_free_r+0x78>
 8005936:	230c      	movs	r3, #12
 8005938:	6003      	str	r3, [r0, #0]
 800593a:	e7d6      	b.n	80058ea <_free_r+0x26>
 800593c:	6825      	ldr	r5, [r4, #0]
 800593e:	1961      	adds	r1, r4, r5
 8005940:	428b      	cmp	r3, r1
 8005942:	bf04      	itt	eq
 8005944:	6819      	ldreq	r1, [r3, #0]
 8005946:	685b      	ldreq	r3, [r3, #4]
 8005948:	6063      	str	r3, [r4, #4]
 800594a:	bf04      	itt	eq
 800594c:	1949      	addeq	r1, r1, r5
 800594e:	6021      	streq	r1, [r4, #0]
 8005950:	6054      	str	r4, [r2, #4]
 8005952:	e7ca      	b.n	80058ea <_free_r+0x26>
 8005954:	b003      	add	sp, #12
 8005956:	bd30      	pop	{r4, r5, pc}
 8005958:	2000044c 	.word	0x2000044c

0800595c <malloc>:
 800595c:	4b02      	ldr	r3, [pc, #8]	; (8005968 <malloc+0xc>)
 800595e:	4601      	mov	r1, r0
 8005960:	6818      	ldr	r0, [r3, #0]
 8005962:	f000 b823 	b.w	80059ac <_malloc_r>
 8005966:	bf00      	nop
 8005968:	20000064 	.word	0x20000064

0800596c <sbrk_aligned>:
 800596c:	b570      	push	{r4, r5, r6, lr}
 800596e:	4e0e      	ldr	r6, [pc, #56]	; (80059a8 <sbrk_aligned+0x3c>)
 8005970:	460c      	mov	r4, r1
 8005972:	6831      	ldr	r1, [r6, #0]
 8005974:	4605      	mov	r5, r0
 8005976:	b911      	cbnz	r1, 800597e <sbrk_aligned+0x12>
 8005978:	f001 fe1a 	bl	80075b0 <_sbrk_r>
 800597c:	6030      	str	r0, [r6, #0]
 800597e:	4621      	mov	r1, r4
 8005980:	4628      	mov	r0, r5
 8005982:	f001 fe15 	bl	80075b0 <_sbrk_r>
 8005986:	1c43      	adds	r3, r0, #1
 8005988:	d00a      	beq.n	80059a0 <sbrk_aligned+0x34>
 800598a:	1cc4      	adds	r4, r0, #3
 800598c:	f024 0403 	bic.w	r4, r4, #3
 8005990:	42a0      	cmp	r0, r4
 8005992:	d007      	beq.n	80059a4 <sbrk_aligned+0x38>
 8005994:	1a21      	subs	r1, r4, r0
 8005996:	4628      	mov	r0, r5
 8005998:	f001 fe0a 	bl	80075b0 <_sbrk_r>
 800599c:	3001      	adds	r0, #1
 800599e:	d101      	bne.n	80059a4 <sbrk_aligned+0x38>
 80059a0:	f04f 34ff 	mov.w	r4, #4294967295
 80059a4:	4620      	mov	r0, r4
 80059a6:	bd70      	pop	{r4, r5, r6, pc}
 80059a8:	20000450 	.word	0x20000450

080059ac <_malloc_r>:
 80059ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059b0:	1ccd      	adds	r5, r1, #3
 80059b2:	f025 0503 	bic.w	r5, r5, #3
 80059b6:	3508      	adds	r5, #8
 80059b8:	2d0c      	cmp	r5, #12
 80059ba:	bf38      	it	cc
 80059bc:	250c      	movcc	r5, #12
 80059be:	2d00      	cmp	r5, #0
 80059c0:	4607      	mov	r7, r0
 80059c2:	db01      	blt.n	80059c8 <_malloc_r+0x1c>
 80059c4:	42a9      	cmp	r1, r5
 80059c6:	d905      	bls.n	80059d4 <_malloc_r+0x28>
 80059c8:	230c      	movs	r3, #12
 80059ca:	603b      	str	r3, [r7, #0]
 80059cc:	2600      	movs	r6, #0
 80059ce:	4630      	mov	r0, r6
 80059d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059d4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005aa8 <_malloc_r+0xfc>
 80059d8:	f000 f868 	bl	8005aac <__malloc_lock>
 80059dc:	f8d8 3000 	ldr.w	r3, [r8]
 80059e0:	461c      	mov	r4, r3
 80059e2:	bb5c      	cbnz	r4, 8005a3c <_malloc_r+0x90>
 80059e4:	4629      	mov	r1, r5
 80059e6:	4638      	mov	r0, r7
 80059e8:	f7ff ffc0 	bl	800596c <sbrk_aligned>
 80059ec:	1c43      	adds	r3, r0, #1
 80059ee:	4604      	mov	r4, r0
 80059f0:	d155      	bne.n	8005a9e <_malloc_r+0xf2>
 80059f2:	f8d8 4000 	ldr.w	r4, [r8]
 80059f6:	4626      	mov	r6, r4
 80059f8:	2e00      	cmp	r6, #0
 80059fa:	d145      	bne.n	8005a88 <_malloc_r+0xdc>
 80059fc:	2c00      	cmp	r4, #0
 80059fe:	d048      	beq.n	8005a92 <_malloc_r+0xe6>
 8005a00:	6823      	ldr	r3, [r4, #0]
 8005a02:	4631      	mov	r1, r6
 8005a04:	4638      	mov	r0, r7
 8005a06:	eb04 0903 	add.w	r9, r4, r3
 8005a0a:	f001 fdd1 	bl	80075b0 <_sbrk_r>
 8005a0e:	4581      	cmp	r9, r0
 8005a10:	d13f      	bne.n	8005a92 <_malloc_r+0xe6>
 8005a12:	6821      	ldr	r1, [r4, #0]
 8005a14:	1a6d      	subs	r5, r5, r1
 8005a16:	4629      	mov	r1, r5
 8005a18:	4638      	mov	r0, r7
 8005a1a:	f7ff ffa7 	bl	800596c <sbrk_aligned>
 8005a1e:	3001      	adds	r0, #1
 8005a20:	d037      	beq.n	8005a92 <_malloc_r+0xe6>
 8005a22:	6823      	ldr	r3, [r4, #0]
 8005a24:	442b      	add	r3, r5
 8005a26:	6023      	str	r3, [r4, #0]
 8005a28:	f8d8 3000 	ldr.w	r3, [r8]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d038      	beq.n	8005aa2 <_malloc_r+0xf6>
 8005a30:	685a      	ldr	r2, [r3, #4]
 8005a32:	42a2      	cmp	r2, r4
 8005a34:	d12b      	bne.n	8005a8e <_malloc_r+0xe2>
 8005a36:	2200      	movs	r2, #0
 8005a38:	605a      	str	r2, [r3, #4]
 8005a3a:	e00f      	b.n	8005a5c <_malloc_r+0xb0>
 8005a3c:	6822      	ldr	r2, [r4, #0]
 8005a3e:	1b52      	subs	r2, r2, r5
 8005a40:	d41f      	bmi.n	8005a82 <_malloc_r+0xd6>
 8005a42:	2a0b      	cmp	r2, #11
 8005a44:	d917      	bls.n	8005a76 <_malloc_r+0xca>
 8005a46:	1961      	adds	r1, r4, r5
 8005a48:	42a3      	cmp	r3, r4
 8005a4a:	6025      	str	r5, [r4, #0]
 8005a4c:	bf18      	it	ne
 8005a4e:	6059      	strne	r1, [r3, #4]
 8005a50:	6863      	ldr	r3, [r4, #4]
 8005a52:	bf08      	it	eq
 8005a54:	f8c8 1000 	streq.w	r1, [r8]
 8005a58:	5162      	str	r2, [r4, r5]
 8005a5a:	604b      	str	r3, [r1, #4]
 8005a5c:	4638      	mov	r0, r7
 8005a5e:	f104 060b 	add.w	r6, r4, #11
 8005a62:	f000 f829 	bl	8005ab8 <__malloc_unlock>
 8005a66:	f026 0607 	bic.w	r6, r6, #7
 8005a6a:	1d23      	adds	r3, r4, #4
 8005a6c:	1af2      	subs	r2, r6, r3
 8005a6e:	d0ae      	beq.n	80059ce <_malloc_r+0x22>
 8005a70:	1b9b      	subs	r3, r3, r6
 8005a72:	50a3      	str	r3, [r4, r2]
 8005a74:	e7ab      	b.n	80059ce <_malloc_r+0x22>
 8005a76:	42a3      	cmp	r3, r4
 8005a78:	6862      	ldr	r2, [r4, #4]
 8005a7a:	d1dd      	bne.n	8005a38 <_malloc_r+0x8c>
 8005a7c:	f8c8 2000 	str.w	r2, [r8]
 8005a80:	e7ec      	b.n	8005a5c <_malloc_r+0xb0>
 8005a82:	4623      	mov	r3, r4
 8005a84:	6864      	ldr	r4, [r4, #4]
 8005a86:	e7ac      	b.n	80059e2 <_malloc_r+0x36>
 8005a88:	4634      	mov	r4, r6
 8005a8a:	6876      	ldr	r6, [r6, #4]
 8005a8c:	e7b4      	b.n	80059f8 <_malloc_r+0x4c>
 8005a8e:	4613      	mov	r3, r2
 8005a90:	e7cc      	b.n	8005a2c <_malloc_r+0x80>
 8005a92:	230c      	movs	r3, #12
 8005a94:	603b      	str	r3, [r7, #0]
 8005a96:	4638      	mov	r0, r7
 8005a98:	f000 f80e 	bl	8005ab8 <__malloc_unlock>
 8005a9c:	e797      	b.n	80059ce <_malloc_r+0x22>
 8005a9e:	6025      	str	r5, [r4, #0]
 8005aa0:	e7dc      	b.n	8005a5c <_malloc_r+0xb0>
 8005aa2:	605b      	str	r3, [r3, #4]
 8005aa4:	deff      	udf	#255	; 0xff
 8005aa6:	bf00      	nop
 8005aa8:	2000044c 	.word	0x2000044c

08005aac <__malloc_lock>:
 8005aac:	4801      	ldr	r0, [pc, #4]	; (8005ab4 <__malloc_lock+0x8>)
 8005aae:	f7ff b884 	b.w	8004bba <__retarget_lock_acquire_recursive>
 8005ab2:	bf00      	nop
 8005ab4:	20000448 	.word	0x20000448

08005ab8 <__malloc_unlock>:
 8005ab8:	4801      	ldr	r0, [pc, #4]	; (8005ac0 <__malloc_unlock+0x8>)
 8005aba:	f7ff b87f 	b.w	8004bbc <__retarget_lock_release_recursive>
 8005abe:	bf00      	nop
 8005ac0:	20000448 	.word	0x20000448

08005ac4 <_Balloc>:
 8005ac4:	b570      	push	{r4, r5, r6, lr}
 8005ac6:	69c6      	ldr	r6, [r0, #28]
 8005ac8:	4604      	mov	r4, r0
 8005aca:	460d      	mov	r5, r1
 8005acc:	b976      	cbnz	r6, 8005aec <_Balloc+0x28>
 8005ace:	2010      	movs	r0, #16
 8005ad0:	f7ff ff44 	bl	800595c <malloc>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	61e0      	str	r0, [r4, #28]
 8005ad8:	b920      	cbnz	r0, 8005ae4 <_Balloc+0x20>
 8005ada:	4b18      	ldr	r3, [pc, #96]	; (8005b3c <_Balloc+0x78>)
 8005adc:	4818      	ldr	r0, [pc, #96]	; (8005b40 <_Balloc+0x7c>)
 8005ade:	216b      	movs	r1, #107	; 0x6b
 8005ae0:	f001 fd8e 	bl	8007600 <__assert_func>
 8005ae4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005ae8:	6006      	str	r6, [r0, #0]
 8005aea:	60c6      	str	r6, [r0, #12]
 8005aec:	69e6      	ldr	r6, [r4, #28]
 8005aee:	68f3      	ldr	r3, [r6, #12]
 8005af0:	b183      	cbz	r3, 8005b14 <_Balloc+0x50>
 8005af2:	69e3      	ldr	r3, [r4, #28]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005afa:	b9b8      	cbnz	r0, 8005b2c <_Balloc+0x68>
 8005afc:	2101      	movs	r1, #1
 8005afe:	fa01 f605 	lsl.w	r6, r1, r5
 8005b02:	1d72      	adds	r2, r6, #5
 8005b04:	0092      	lsls	r2, r2, #2
 8005b06:	4620      	mov	r0, r4
 8005b08:	f001 fd98 	bl	800763c <_calloc_r>
 8005b0c:	b160      	cbz	r0, 8005b28 <_Balloc+0x64>
 8005b0e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005b12:	e00e      	b.n	8005b32 <_Balloc+0x6e>
 8005b14:	2221      	movs	r2, #33	; 0x21
 8005b16:	2104      	movs	r1, #4
 8005b18:	4620      	mov	r0, r4
 8005b1a:	f001 fd8f 	bl	800763c <_calloc_r>
 8005b1e:	69e3      	ldr	r3, [r4, #28]
 8005b20:	60f0      	str	r0, [r6, #12]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d1e4      	bne.n	8005af2 <_Balloc+0x2e>
 8005b28:	2000      	movs	r0, #0
 8005b2a:	bd70      	pop	{r4, r5, r6, pc}
 8005b2c:	6802      	ldr	r2, [r0, #0]
 8005b2e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005b32:	2300      	movs	r3, #0
 8005b34:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005b38:	e7f7      	b.n	8005b2a <_Balloc+0x66>
 8005b3a:	bf00      	nop
 8005b3c:	080083e6 	.word	0x080083e6
 8005b40:	08008466 	.word	0x08008466

08005b44 <_Bfree>:
 8005b44:	b570      	push	{r4, r5, r6, lr}
 8005b46:	69c6      	ldr	r6, [r0, #28]
 8005b48:	4605      	mov	r5, r0
 8005b4a:	460c      	mov	r4, r1
 8005b4c:	b976      	cbnz	r6, 8005b6c <_Bfree+0x28>
 8005b4e:	2010      	movs	r0, #16
 8005b50:	f7ff ff04 	bl	800595c <malloc>
 8005b54:	4602      	mov	r2, r0
 8005b56:	61e8      	str	r0, [r5, #28]
 8005b58:	b920      	cbnz	r0, 8005b64 <_Bfree+0x20>
 8005b5a:	4b09      	ldr	r3, [pc, #36]	; (8005b80 <_Bfree+0x3c>)
 8005b5c:	4809      	ldr	r0, [pc, #36]	; (8005b84 <_Bfree+0x40>)
 8005b5e:	218f      	movs	r1, #143	; 0x8f
 8005b60:	f001 fd4e 	bl	8007600 <__assert_func>
 8005b64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b68:	6006      	str	r6, [r0, #0]
 8005b6a:	60c6      	str	r6, [r0, #12]
 8005b6c:	b13c      	cbz	r4, 8005b7e <_Bfree+0x3a>
 8005b6e:	69eb      	ldr	r3, [r5, #28]
 8005b70:	6862      	ldr	r2, [r4, #4]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005b78:	6021      	str	r1, [r4, #0]
 8005b7a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005b7e:	bd70      	pop	{r4, r5, r6, pc}
 8005b80:	080083e6 	.word	0x080083e6
 8005b84:	08008466 	.word	0x08008466

08005b88 <__multadd>:
 8005b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b8c:	690d      	ldr	r5, [r1, #16]
 8005b8e:	4607      	mov	r7, r0
 8005b90:	460c      	mov	r4, r1
 8005b92:	461e      	mov	r6, r3
 8005b94:	f101 0c14 	add.w	ip, r1, #20
 8005b98:	2000      	movs	r0, #0
 8005b9a:	f8dc 3000 	ldr.w	r3, [ip]
 8005b9e:	b299      	uxth	r1, r3
 8005ba0:	fb02 6101 	mla	r1, r2, r1, r6
 8005ba4:	0c1e      	lsrs	r6, r3, #16
 8005ba6:	0c0b      	lsrs	r3, r1, #16
 8005ba8:	fb02 3306 	mla	r3, r2, r6, r3
 8005bac:	b289      	uxth	r1, r1
 8005bae:	3001      	adds	r0, #1
 8005bb0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005bb4:	4285      	cmp	r5, r0
 8005bb6:	f84c 1b04 	str.w	r1, [ip], #4
 8005bba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005bbe:	dcec      	bgt.n	8005b9a <__multadd+0x12>
 8005bc0:	b30e      	cbz	r6, 8005c06 <__multadd+0x7e>
 8005bc2:	68a3      	ldr	r3, [r4, #8]
 8005bc4:	42ab      	cmp	r3, r5
 8005bc6:	dc19      	bgt.n	8005bfc <__multadd+0x74>
 8005bc8:	6861      	ldr	r1, [r4, #4]
 8005bca:	4638      	mov	r0, r7
 8005bcc:	3101      	adds	r1, #1
 8005bce:	f7ff ff79 	bl	8005ac4 <_Balloc>
 8005bd2:	4680      	mov	r8, r0
 8005bd4:	b928      	cbnz	r0, 8005be2 <__multadd+0x5a>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	4b0c      	ldr	r3, [pc, #48]	; (8005c0c <__multadd+0x84>)
 8005bda:	480d      	ldr	r0, [pc, #52]	; (8005c10 <__multadd+0x88>)
 8005bdc:	21ba      	movs	r1, #186	; 0xba
 8005bde:	f001 fd0f 	bl	8007600 <__assert_func>
 8005be2:	6922      	ldr	r2, [r4, #16]
 8005be4:	3202      	adds	r2, #2
 8005be6:	f104 010c 	add.w	r1, r4, #12
 8005bea:	0092      	lsls	r2, r2, #2
 8005bec:	300c      	adds	r0, #12
 8005bee:	f001 fcef 	bl	80075d0 <memcpy>
 8005bf2:	4621      	mov	r1, r4
 8005bf4:	4638      	mov	r0, r7
 8005bf6:	f7ff ffa5 	bl	8005b44 <_Bfree>
 8005bfa:	4644      	mov	r4, r8
 8005bfc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005c00:	3501      	adds	r5, #1
 8005c02:	615e      	str	r6, [r3, #20]
 8005c04:	6125      	str	r5, [r4, #16]
 8005c06:	4620      	mov	r0, r4
 8005c08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c0c:	08008455 	.word	0x08008455
 8005c10:	08008466 	.word	0x08008466

08005c14 <__s2b>:
 8005c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c18:	460c      	mov	r4, r1
 8005c1a:	4615      	mov	r5, r2
 8005c1c:	461f      	mov	r7, r3
 8005c1e:	2209      	movs	r2, #9
 8005c20:	3308      	adds	r3, #8
 8005c22:	4606      	mov	r6, r0
 8005c24:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c28:	2100      	movs	r1, #0
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	db09      	blt.n	8005c44 <__s2b+0x30>
 8005c30:	4630      	mov	r0, r6
 8005c32:	f7ff ff47 	bl	8005ac4 <_Balloc>
 8005c36:	b940      	cbnz	r0, 8005c4a <__s2b+0x36>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	4b19      	ldr	r3, [pc, #100]	; (8005ca0 <__s2b+0x8c>)
 8005c3c:	4819      	ldr	r0, [pc, #100]	; (8005ca4 <__s2b+0x90>)
 8005c3e:	21d3      	movs	r1, #211	; 0xd3
 8005c40:	f001 fcde 	bl	8007600 <__assert_func>
 8005c44:	0052      	lsls	r2, r2, #1
 8005c46:	3101      	adds	r1, #1
 8005c48:	e7f0      	b.n	8005c2c <__s2b+0x18>
 8005c4a:	9b08      	ldr	r3, [sp, #32]
 8005c4c:	6143      	str	r3, [r0, #20]
 8005c4e:	2d09      	cmp	r5, #9
 8005c50:	f04f 0301 	mov.w	r3, #1
 8005c54:	6103      	str	r3, [r0, #16]
 8005c56:	dd16      	ble.n	8005c86 <__s2b+0x72>
 8005c58:	f104 0909 	add.w	r9, r4, #9
 8005c5c:	46c8      	mov	r8, r9
 8005c5e:	442c      	add	r4, r5
 8005c60:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005c64:	4601      	mov	r1, r0
 8005c66:	3b30      	subs	r3, #48	; 0x30
 8005c68:	220a      	movs	r2, #10
 8005c6a:	4630      	mov	r0, r6
 8005c6c:	f7ff ff8c 	bl	8005b88 <__multadd>
 8005c70:	45a0      	cmp	r8, r4
 8005c72:	d1f5      	bne.n	8005c60 <__s2b+0x4c>
 8005c74:	f1a5 0408 	sub.w	r4, r5, #8
 8005c78:	444c      	add	r4, r9
 8005c7a:	1b2d      	subs	r5, r5, r4
 8005c7c:	1963      	adds	r3, r4, r5
 8005c7e:	42bb      	cmp	r3, r7
 8005c80:	db04      	blt.n	8005c8c <__s2b+0x78>
 8005c82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c86:	340a      	adds	r4, #10
 8005c88:	2509      	movs	r5, #9
 8005c8a:	e7f6      	b.n	8005c7a <__s2b+0x66>
 8005c8c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005c90:	4601      	mov	r1, r0
 8005c92:	3b30      	subs	r3, #48	; 0x30
 8005c94:	220a      	movs	r2, #10
 8005c96:	4630      	mov	r0, r6
 8005c98:	f7ff ff76 	bl	8005b88 <__multadd>
 8005c9c:	e7ee      	b.n	8005c7c <__s2b+0x68>
 8005c9e:	bf00      	nop
 8005ca0:	08008455 	.word	0x08008455
 8005ca4:	08008466 	.word	0x08008466

08005ca8 <__hi0bits>:
 8005ca8:	0c03      	lsrs	r3, r0, #16
 8005caa:	041b      	lsls	r3, r3, #16
 8005cac:	b9d3      	cbnz	r3, 8005ce4 <__hi0bits+0x3c>
 8005cae:	0400      	lsls	r0, r0, #16
 8005cb0:	2310      	movs	r3, #16
 8005cb2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005cb6:	bf04      	itt	eq
 8005cb8:	0200      	lsleq	r0, r0, #8
 8005cba:	3308      	addeq	r3, #8
 8005cbc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005cc0:	bf04      	itt	eq
 8005cc2:	0100      	lsleq	r0, r0, #4
 8005cc4:	3304      	addeq	r3, #4
 8005cc6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005cca:	bf04      	itt	eq
 8005ccc:	0080      	lsleq	r0, r0, #2
 8005cce:	3302      	addeq	r3, #2
 8005cd0:	2800      	cmp	r0, #0
 8005cd2:	db05      	blt.n	8005ce0 <__hi0bits+0x38>
 8005cd4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005cd8:	f103 0301 	add.w	r3, r3, #1
 8005cdc:	bf08      	it	eq
 8005cde:	2320      	moveq	r3, #32
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	4770      	bx	lr
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	e7e4      	b.n	8005cb2 <__hi0bits+0xa>

08005ce8 <__lo0bits>:
 8005ce8:	6803      	ldr	r3, [r0, #0]
 8005cea:	f013 0207 	ands.w	r2, r3, #7
 8005cee:	d00c      	beq.n	8005d0a <__lo0bits+0x22>
 8005cf0:	07d9      	lsls	r1, r3, #31
 8005cf2:	d422      	bmi.n	8005d3a <__lo0bits+0x52>
 8005cf4:	079a      	lsls	r2, r3, #30
 8005cf6:	bf49      	itett	mi
 8005cf8:	085b      	lsrmi	r3, r3, #1
 8005cfa:	089b      	lsrpl	r3, r3, #2
 8005cfc:	6003      	strmi	r3, [r0, #0]
 8005cfe:	2201      	movmi	r2, #1
 8005d00:	bf5c      	itt	pl
 8005d02:	6003      	strpl	r3, [r0, #0]
 8005d04:	2202      	movpl	r2, #2
 8005d06:	4610      	mov	r0, r2
 8005d08:	4770      	bx	lr
 8005d0a:	b299      	uxth	r1, r3
 8005d0c:	b909      	cbnz	r1, 8005d12 <__lo0bits+0x2a>
 8005d0e:	0c1b      	lsrs	r3, r3, #16
 8005d10:	2210      	movs	r2, #16
 8005d12:	b2d9      	uxtb	r1, r3
 8005d14:	b909      	cbnz	r1, 8005d1a <__lo0bits+0x32>
 8005d16:	3208      	adds	r2, #8
 8005d18:	0a1b      	lsrs	r3, r3, #8
 8005d1a:	0719      	lsls	r1, r3, #28
 8005d1c:	bf04      	itt	eq
 8005d1e:	091b      	lsreq	r3, r3, #4
 8005d20:	3204      	addeq	r2, #4
 8005d22:	0799      	lsls	r1, r3, #30
 8005d24:	bf04      	itt	eq
 8005d26:	089b      	lsreq	r3, r3, #2
 8005d28:	3202      	addeq	r2, #2
 8005d2a:	07d9      	lsls	r1, r3, #31
 8005d2c:	d403      	bmi.n	8005d36 <__lo0bits+0x4e>
 8005d2e:	085b      	lsrs	r3, r3, #1
 8005d30:	f102 0201 	add.w	r2, r2, #1
 8005d34:	d003      	beq.n	8005d3e <__lo0bits+0x56>
 8005d36:	6003      	str	r3, [r0, #0]
 8005d38:	e7e5      	b.n	8005d06 <__lo0bits+0x1e>
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	e7e3      	b.n	8005d06 <__lo0bits+0x1e>
 8005d3e:	2220      	movs	r2, #32
 8005d40:	e7e1      	b.n	8005d06 <__lo0bits+0x1e>
	...

08005d44 <__i2b>:
 8005d44:	b510      	push	{r4, lr}
 8005d46:	460c      	mov	r4, r1
 8005d48:	2101      	movs	r1, #1
 8005d4a:	f7ff febb 	bl	8005ac4 <_Balloc>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	b928      	cbnz	r0, 8005d5e <__i2b+0x1a>
 8005d52:	4b05      	ldr	r3, [pc, #20]	; (8005d68 <__i2b+0x24>)
 8005d54:	4805      	ldr	r0, [pc, #20]	; (8005d6c <__i2b+0x28>)
 8005d56:	f240 1145 	movw	r1, #325	; 0x145
 8005d5a:	f001 fc51 	bl	8007600 <__assert_func>
 8005d5e:	2301      	movs	r3, #1
 8005d60:	6144      	str	r4, [r0, #20]
 8005d62:	6103      	str	r3, [r0, #16]
 8005d64:	bd10      	pop	{r4, pc}
 8005d66:	bf00      	nop
 8005d68:	08008455 	.word	0x08008455
 8005d6c:	08008466 	.word	0x08008466

08005d70 <__multiply>:
 8005d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d74:	4691      	mov	r9, r2
 8005d76:	690a      	ldr	r2, [r1, #16]
 8005d78:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	bfb8      	it	lt
 8005d80:	460b      	movlt	r3, r1
 8005d82:	460c      	mov	r4, r1
 8005d84:	bfbc      	itt	lt
 8005d86:	464c      	movlt	r4, r9
 8005d88:	4699      	movlt	r9, r3
 8005d8a:	6927      	ldr	r7, [r4, #16]
 8005d8c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005d90:	68a3      	ldr	r3, [r4, #8]
 8005d92:	6861      	ldr	r1, [r4, #4]
 8005d94:	eb07 060a 	add.w	r6, r7, sl
 8005d98:	42b3      	cmp	r3, r6
 8005d9a:	b085      	sub	sp, #20
 8005d9c:	bfb8      	it	lt
 8005d9e:	3101      	addlt	r1, #1
 8005da0:	f7ff fe90 	bl	8005ac4 <_Balloc>
 8005da4:	b930      	cbnz	r0, 8005db4 <__multiply+0x44>
 8005da6:	4602      	mov	r2, r0
 8005da8:	4b44      	ldr	r3, [pc, #272]	; (8005ebc <__multiply+0x14c>)
 8005daa:	4845      	ldr	r0, [pc, #276]	; (8005ec0 <__multiply+0x150>)
 8005dac:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8005db0:	f001 fc26 	bl	8007600 <__assert_func>
 8005db4:	f100 0514 	add.w	r5, r0, #20
 8005db8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005dbc:	462b      	mov	r3, r5
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	4543      	cmp	r3, r8
 8005dc2:	d321      	bcc.n	8005e08 <__multiply+0x98>
 8005dc4:	f104 0314 	add.w	r3, r4, #20
 8005dc8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005dcc:	f109 0314 	add.w	r3, r9, #20
 8005dd0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005dd4:	9202      	str	r2, [sp, #8]
 8005dd6:	1b3a      	subs	r2, r7, r4
 8005dd8:	3a15      	subs	r2, #21
 8005dda:	f022 0203 	bic.w	r2, r2, #3
 8005dde:	3204      	adds	r2, #4
 8005de0:	f104 0115 	add.w	r1, r4, #21
 8005de4:	428f      	cmp	r7, r1
 8005de6:	bf38      	it	cc
 8005de8:	2204      	movcc	r2, #4
 8005dea:	9201      	str	r2, [sp, #4]
 8005dec:	9a02      	ldr	r2, [sp, #8]
 8005dee:	9303      	str	r3, [sp, #12]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d80c      	bhi.n	8005e0e <__multiply+0x9e>
 8005df4:	2e00      	cmp	r6, #0
 8005df6:	dd03      	ble.n	8005e00 <__multiply+0x90>
 8005df8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d05b      	beq.n	8005eb8 <__multiply+0x148>
 8005e00:	6106      	str	r6, [r0, #16]
 8005e02:	b005      	add	sp, #20
 8005e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e08:	f843 2b04 	str.w	r2, [r3], #4
 8005e0c:	e7d8      	b.n	8005dc0 <__multiply+0x50>
 8005e0e:	f8b3 a000 	ldrh.w	sl, [r3]
 8005e12:	f1ba 0f00 	cmp.w	sl, #0
 8005e16:	d024      	beq.n	8005e62 <__multiply+0xf2>
 8005e18:	f104 0e14 	add.w	lr, r4, #20
 8005e1c:	46a9      	mov	r9, r5
 8005e1e:	f04f 0c00 	mov.w	ip, #0
 8005e22:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005e26:	f8d9 1000 	ldr.w	r1, [r9]
 8005e2a:	fa1f fb82 	uxth.w	fp, r2
 8005e2e:	b289      	uxth	r1, r1
 8005e30:	fb0a 110b 	mla	r1, sl, fp, r1
 8005e34:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005e38:	f8d9 2000 	ldr.w	r2, [r9]
 8005e3c:	4461      	add	r1, ip
 8005e3e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005e42:	fb0a c20b 	mla	r2, sl, fp, ip
 8005e46:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005e4a:	b289      	uxth	r1, r1
 8005e4c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005e50:	4577      	cmp	r7, lr
 8005e52:	f849 1b04 	str.w	r1, [r9], #4
 8005e56:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005e5a:	d8e2      	bhi.n	8005e22 <__multiply+0xb2>
 8005e5c:	9a01      	ldr	r2, [sp, #4]
 8005e5e:	f845 c002 	str.w	ip, [r5, r2]
 8005e62:	9a03      	ldr	r2, [sp, #12]
 8005e64:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005e68:	3304      	adds	r3, #4
 8005e6a:	f1b9 0f00 	cmp.w	r9, #0
 8005e6e:	d021      	beq.n	8005eb4 <__multiply+0x144>
 8005e70:	6829      	ldr	r1, [r5, #0]
 8005e72:	f104 0c14 	add.w	ip, r4, #20
 8005e76:	46ae      	mov	lr, r5
 8005e78:	f04f 0a00 	mov.w	sl, #0
 8005e7c:	f8bc b000 	ldrh.w	fp, [ip]
 8005e80:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005e84:	fb09 220b 	mla	r2, r9, fp, r2
 8005e88:	4452      	add	r2, sl
 8005e8a:	b289      	uxth	r1, r1
 8005e8c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005e90:	f84e 1b04 	str.w	r1, [lr], #4
 8005e94:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005e98:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005e9c:	f8be 1000 	ldrh.w	r1, [lr]
 8005ea0:	fb09 110a 	mla	r1, r9, sl, r1
 8005ea4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8005ea8:	4567      	cmp	r7, ip
 8005eaa:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005eae:	d8e5      	bhi.n	8005e7c <__multiply+0x10c>
 8005eb0:	9a01      	ldr	r2, [sp, #4]
 8005eb2:	50a9      	str	r1, [r5, r2]
 8005eb4:	3504      	adds	r5, #4
 8005eb6:	e799      	b.n	8005dec <__multiply+0x7c>
 8005eb8:	3e01      	subs	r6, #1
 8005eba:	e79b      	b.n	8005df4 <__multiply+0x84>
 8005ebc:	08008455 	.word	0x08008455
 8005ec0:	08008466 	.word	0x08008466

08005ec4 <__pow5mult>:
 8005ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ec8:	4615      	mov	r5, r2
 8005eca:	f012 0203 	ands.w	r2, r2, #3
 8005ece:	4606      	mov	r6, r0
 8005ed0:	460f      	mov	r7, r1
 8005ed2:	d007      	beq.n	8005ee4 <__pow5mult+0x20>
 8005ed4:	4c25      	ldr	r4, [pc, #148]	; (8005f6c <__pow5mult+0xa8>)
 8005ed6:	3a01      	subs	r2, #1
 8005ed8:	2300      	movs	r3, #0
 8005eda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005ede:	f7ff fe53 	bl	8005b88 <__multadd>
 8005ee2:	4607      	mov	r7, r0
 8005ee4:	10ad      	asrs	r5, r5, #2
 8005ee6:	d03d      	beq.n	8005f64 <__pow5mult+0xa0>
 8005ee8:	69f4      	ldr	r4, [r6, #28]
 8005eea:	b97c      	cbnz	r4, 8005f0c <__pow5mult+0x48>
 8005eec:	2010      	movs	r0, #16
 8005eee:	f7ff fd35 	bl	800595c <malloc>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	61f0      	str	r0, [r6, #28]
 8005ef6:	b928      	cbnz	r0, 8005f04 <__pow5mult+0x40>
 8005ef8:	4b1d      	ldr	r3, [pc, #116]	; (8005f70 <__pow5mult+0xac>)
 8005efa:	481e      	ldr	r0, [pc, #120]	; (8005f74 <__pow5mult+0xb0>)
 8005efc:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005f00:	f001 fb7e 	bl	8007600 <__assert_func>
 8005f04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005f08:	6004      	str	r4, [r0, #0]
 8005f0a:	60c4      	str	r4, [r0, #12]
 8005f0c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005f10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005f14:	b94c      	cbnz	r4, 8005f2a <__pow5mult+0x66>
 8005f16:	f240 2171 	movw	r1, #625	; 0x271
 8005f1a:	4630      	mov	r0, r6
 8005f1c:	f7ff ff12 	bl	8005d44 <__i2b>
 8005f20:	2300      	movs	r3, #0
 8005f22:	f8c8 0008 	str.w	r0, [r8, #8]
 8005f26:	4604      	mov	r4, r0
 8005f28:	6003      	str	r3, [r0, #0]
 8005f2a:	f04f 0900 	mov.w	r9, #0
 8005f2e:	07eb      	lsls	r3, r5, #31
 8005f30:	d50a      	bpl.n	8005f48 <__pow5mult+0x84>
 8005f32:	4639      	mov	r1, r7
 8005f34:	4622      	mov	r2, r4
 8005f36:	4630      	mov	r0, r6
 8005f38:	f7ff ff1a 	bl	8005d70 <__multiply>
 8005f3c:	4639      	mov	r1, r7
 8005f3e:	4680      	mov	r8, r0
 8005f40:	4630      	mov	r0, r6
 8005f42:	f7ff fdff 	bl	8005b44 <_Bfree>
 8005f46:	4647      	mov	r7, r8
 8005f48:	106d      	asrs	r5, r5, #1
 8005f4a:	d00b      	beq.n	8005f64 <__pow5mult+0xa0>
 8005f4c:	6820      	ldr	r0, [r4, #0]
 8005f4e:	b938      	cbnz	r0, 8005f60 <__pow5mult+0x9c>
 8005f50:	4622      	mov	r2, r4
 8005f52:	4621      	mov	r1, r4
 8005f54:	4630      	mov	r0, r6
 8005f56:	f7ff ff0b 	bl	8005d70 <__multiply>
 8005f5a:	6020      	str	r0, [r4, #0]
 8005f5c:	f8c0 9000 	str.w	r9, [r0]
 8005f60:	4604      	mov	r4, r0
 8005f62:	e7e4      	b.n	8005f2e <__pow5mult+0x6a>
 8005f64:	4638      	mov	r0, r7
 8005f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f6a:	bf00      	nop
 8005f6c:	080085b0 	.word	0x080085b0
 8005f70:	080083e6 	.word	0x080083e6
 8005f74:	08008466 	.word	0x08008466

08005f78 <__lshift>:
 8005f78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f7c:	460c      	mov	r4, r1
 8005f7e:	6849      	ldr	r1, [r1, #4]
 8005f80:	6923      	ldr	r3, [r4, #16]
 8005f82:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005f86:	68a3      	ldr	r3, [r4, #8]
 8005f88:	4607      	mov	r7, r0
 8005f8a:	4691      	mov	r9, r2
 8005f8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005f90:	f108 0601 	add.w	r6, r8, #1
 8005f94:	42b3      	cmp	r3, r6
 8005f96:	db0b      	blt.n	8005fb0 <__lshift+0x38>
 8005f98:	4638      	mov	r0, r7
 8005f9a:	f7ff fd93 	bl	8005ac4 <_Balloc>
 8005f9e:	4605      	mov	r5, r0
 8005fa0:	b948      	cbnz	r0, 8005fb6 <__lshift+0x3e>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	4b28      	ldr	r3, [pc, #160]	; (8006048 <__lshift+0xd0>)
 8005fa6:	4829      	ldr	r0, [pc, #164]	; (800604c <__lshift+0xd4>)
 8005fa8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8005fac:	f001 fb28 	bl	8007600 <__assert_func>
 8005fb0:	3101      	adds	r1, #1
 8005fb2:	005b      	lsls	r3, r3, #1
 8005fb4:	e7ee      	b.n	8005f94 <__lshift+0x1c>
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	f100 0114 	add.w	r1, r0, #20
 8005fbc:	f100 0210 	add.w	r2, r0, #16
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	4553      	cmp	r3, sl
 8005fc4:	db33      	blt.n	800602e <__lshift+0xb6>
 8005fc6:	6920      	ldr	r0, [r4, #16]
 8005fc8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005fcc:	f104 0314 	add.w	r3, r4, #20
 8005fd0:	f019 091f 	ands.w	r9, r9, #31
 8005fd4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005fd8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005fdc:	d02b      	beq.n	8006036 <__lshift+0xbe>
 8005fde:	f1c9 0e20 	rsb	lr, r9, #32
 8005fe2:	468a      	mov	sl, r1
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	6818      	ldr	r0, [r3, #0]
 8005fe8:	fa00 f009 	lsl.w	r0, r0, r9
 8005fec:	4310      	orrs	r0, r2
 8005fee:	f84a 0b04 	str.w	r0, [sl], #4
 8005ff2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ff6:	459c      	cmp	ip, r3
 8005ff8:	fa22 f20e 	lsr.w	r2, r2, lr
 8005ffc:	d8f3      	bhi.n	8005fe6 <__lshift+0x6e>
 8005ffe:	ebac 0304 	sub.w	r3, ip, r4
 8006002:	3b15      	subs	r3, #21
 8006004:	f023 0303 	bic.w	r3, r3, #3
 8006008:	3304      	adds	r3, #4
 800600a:	f104 0015 	add.w	r0, r4, #21
 800600e:	4584      	cmp	ip, r0
 8006010:	bf38      	it	cc
 8006012:	2304      	movcc	r3, #4
 8006014:	50ca      	str	r2, [r1, r3]
 8006016:	b10a      	cbz	r2, 800601c <__lshift+0xa4>
 8006018:	f108 0602 	add.w	r6, r8, #2
 800601c:	3e01      	subs	r6, #1
 800601e:	4638      	mov	r0, r7
 8006020:	612e      	str	r6, [r5, #16]
 8006022:	4621      	mov	r1, r4
 8006024:	f7ff fd8e 	bl	8005b44 <_Bfree>
 8006028:	4628      	mov	r0, r5
 800602a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800602e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006032:	3301      	adds	r3, #1
 8006034:	e7c5      	b.n	8005fc2 <__lshift+0x4a>
 8006036:	3904      	subs	r1, #4
 8006038:	f853 2b04 	ldr.w	r2, [r3], #4
 800603c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006040:	459c      	cmp	ip, r3
 8006042:	d8f9      	bhi.n	8006038 <__lshift+0xc0>
 8006044:	e7ea      	b.n	800601c <__lshift+0xa4>
 8006046:	bf00      	nop
 8006048:	08008455 	.word	0x08008455
 800604c:	08008466 	.word	0x08008466

08006050 <__mcmp>:
 8006050:	b530      	push	{r4, r5, lr}
 8006052:	6902      	ldr	r2, [r0, #16]
 8006054:	690c      	ldr	r4, [r1, #16]
 8006056:	1b12      	subs	r2, r2, r4
 8006058:	d10e      	bne.n	8006078 <__mcmp+0x28>
 800605a:	f100 0314 	add.w	r3, r0, #20
 800605e:	3114      	adds	r1, #20
 8006060:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006064:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006068:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800606c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006070:	42a5      	cmp	r5, r4
 8006072:	d003      	beq.n	800607c <__mcmp+0x2c>
 8006074:	d305      	bcc.n	8006082 <__mcmp+0x32>
 8006076:	2201      	movs	r2, #1
 8006078:	4610      	mov	r0, r2
 800607a:	bd30      	pop	{r4, r5, pc}
 800607c:	4283      	cmp	r3, r0
 800607e:	d3f3      	bcc.n	8006068 <__mcmp+0x18>
 8006080:	e7fa      	b.n	8006078 <__mcmp+0x28>
 8006082:	f04f 32ff 	mov.w	r2, #4294967295
 8006086:	e7f7      	b.n	8006078 <__mcmp+0x28>

08006088 <__mdiff>:
 8006088:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800608c:	460c      	mov	r4, r1
 800608e:	4606      	mov	r6, r0
 8006090:	4611      	mov	r1, r2
 8006092:	4620      	mov	r0, r4
 8006094:	4690      	mov	r8, r2
 8006096:	f7ff ffdb 	bl	8006050 <__mcmp>
 800609a:	1e05      	subs	r5, r0, #0
 800609c:	d110      	bne.n	80060c0 <__mdiff+0x38>
 800609e:	4629      	mov	r1, r5
 80060a0:	4630      	mov	r0, r6
 80060a2:	f7ff fd0f 	bl	8005ac4 <_Balloc>
 80060a6:	b930      	cbnz	r0, 80060b6 <__mdiff+0x2e>
 80060a8:	4b3a      	ldr	r3, [pc, #232]	; (8006194 <__mdiff+0x10c>)
 80060aa:	4602      	mov	r2, r0
 80060ac:	f240 2137 	movw	r1, #567	; 0x237
 80060b0:	4839      	ldr	r0, [pc, #228]	; (8006198 <__mdiff+0x110>)
 80060b2:	f001 faa5 	bl	8007600 <__assert_func>
 80060b6:	2301      	movs	r3, #1
 80060b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80060bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060c0:	bfa4      	itt	ge
 80060c2:	4643      	movge	r3, r8
 80060c4:	46a0      	movge	r8, r4
 80060c6:	4630      	mov	r0, r6
 80060c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80060cc:	bfa6      	itte	ge
 80060ce:	461c      	movge	r4, r3
 80060d0:	2500      	movge	r5, #0
 80060d2:	2501      	movlt	r5, #1
 80060d4:	f7ff fcf6 	bl	8005ac4 <_Balloc>
 80060d8:	b920      	cbnz	r0, 80060e4 <__mdiff+0x5c>
 80060da:	4b2e      	ldr	r3, [pc, #184]	; (8006194 <__mdiff+0x10c>)
 80060dc:	4602      	mov	r2, r0
 80060de:	f240 2145 	movw	r1, #581	; 0x245
 80060e2:	e7e5      	b.n	80060b0 <__mdiff+0x28>
 80060e4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80060e8:	6926      	ldr	r6, [r4, #16]
 80060ea:	60c5      	str	r5, [r0, #12]
 80060ec:	f104 0914 	add.w	r9, r4, #20
 80060f0:	f108 0514 	add.w	r5, r8, #20
 80060f4:	f100 0e14 	add.w	lr, r0, #20
 80060f8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80060fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006100:	f108 0210 	add.w	r2, r8, #16
 8006104:	46f2      	mov	sl, lr
 8006106:	2100      	movs	r1, #0
 8006108:	f859 3b04 	ldr.w	r3, [r9], #4
 800610c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006110:	fa11 f88b 	uxtah	r8, r1, fp
 8006114:	b299      	uxth	r1, r3
 8006116:	0c1b      	lsrs	r3, r3, #16
 8006118:	eba8 0801 	sub.w	r8, r8, r1
 800611c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006120:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006124:	fa1f f888 	uxth.w	r8, r8
 8006128:	1419      	asrs	r1, r3, #16
 800612a:	454e      	cmp	r6, r9
 800612c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006130:	f84a 3b04 	str.w	r3, [sl], #4
 8006134:	d8e8      	bhi.n	8006108 <__mdiff+0x80>
 8006136:	1b33      	subs	r3, r6, r4
 8006138:	3b15      	subs	r3, #21
 800613a:	f023 0303 	bic.w	r3, r3, #3
 800613e:	3304      	adds	r3, #4
 8006140:	3415      	adds	r4, #21
 8006142:	42a6      	cmp	r6, r4
 8006144:	bf38      	it	cc
 8006146:	2304      	movcc	r3, #4
 8006148:	441d      	add	r5, r3
 800614a:	4473      	add	r3, lr
 800614c:	469e      	mov	lr, r3
 800614e:	462e      	mov	r6, r5
 8006150:	4566      	cmp	r6, ip
 8006152:	d30e      	bcc.n	8006172 <__mdiff+0xea>
 8006154:	f10c 0203 	add.w	r2, ip, #3
 8006158:	1b52      	subs	r2, r2, r5
 800615a:	f022 0203 	bic.w	r2, r2, #3
 800615e:	3d03      	subs	r5, #3
 8006160:	45ac      	cmp	ip, r5
 8006162:	bf38      	it	cc
 8006164:	2200      	movcc	r2, #0
 8006166:	4413      	add	r3, r2
 8006168:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800616c:	b17a      	cbz	r2, 800618e <__mdiff+0x106>
 800616e:	6107      	str	r7, [r0, #16]
 8006170:	e7a4      	b.n	80060bc <__mdiff+0x34>
 8006172:	f856 8b04 	ldr.w	r8, [r6], #4
 8006176:	fa11 f288 	uxtah	r2, r1, r8
 800617a:	1414      	asrs	r4, r2, #16
 800617c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006180:	b292      	uxth	r2, r2
 8006182:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006186:	f84e 2b04 	str.w	r2, [lr], #4
 800618a:	1421      	asrs	r1, r4, #16
 800618c:	e7e0      	b.n	8006150 <__mdiff+0xc8>
 800618e:	3f01      	subs	r7, #1
 8006190:	e7ea      	b.n	8006168 <__mdiff+0xe0>
 8006192:	bf00      	nop
 8006194:	08008455 	.word	0x08008455
 8006198:	08008466 	.word	0x08008466

0800619c <__ulp>:
 800619c:	b082      	sub	sp, #8
 800619e:	ed8d 0b00 	vstr	d0, [sp]
 80061a2:	9a01      	ldr	r2, [sp, #4]
 80061a4:	4b0f      	ldr	r3, [pc, #60]	; (80061e4 <__ulp+0x48>)
 80061a6:	4013      	ands	r3, r2
 80061a8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	dc08      	bgt.n	80061c2 <__ulp+0x26>
 80061b0:	425b      	negs	r3, r3
 80061b2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80061b6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80061ba:	da04      	bge.n	80061c6 <__ulp+0x2a>
 80061bc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80061c0:	4113      	asrs	r3, r2
 80061c2:	2200      	movs	r2, #0
 80061c4:	e008      	b.n	80061d8 <__ulp+0x3c>
 80061c6:	f1a2 0314 	sub.w	r3, r2, #20
 80061ca:	2b1e      	cmp	r3, #30
 80061cc:	bfda      	itte	le
 80061ce:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80061d2:	40da      	lsrle	r2, r3
 80061d4:	2201      	movgt	r2, #1
 80061d6:	2300      	movs	r3, #0
 80061d8:	4619      	mov	r1, r3
 80061da:	4610      	mov	r0, r2
 80061dc:	ec41 0b10 	vmov	d0, r0, r1
 80061e0:	b002      	add	sp, #8
 80061e2:	4770      	bx	lr
 80061e4:	7ff00000 	.word	0x7ff00000

080061e8 <__b2d>:
 80061e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061ec:	6906      	ldr	r6, [r0, #16]
 80061ee:	f100 0814 	add.w	r8, r0, #20
 80061f2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80061f6:	1f37      	subs	r7, r6, #4
 80061f8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80061fc:	4610      	mov	r0, r2
 80061fe:	f7ff fd53 	bl	8005ca8 <__hi0bits>
 8006202:	f1c0 0320 	rsb	r3, r0, #32
 8006206:	280a      	cmp	r0, #10
 8006208:	600b      	str	r3, [r1, #0]
 800620a:	491b      	ldr	r1, [pc, #108]	; (8006278 <__b2d+0x90>)
 800620c:	dc15      	bgt.n	800623a <__b2d+0x52>
 800620e:	f1c0 0c0b 	rsb	ip, r0, #11
 8006212:	fa22 f30c 	lsr.w	r3, r2, ip
 8006216:	45b8      	cmp	r8, r7
 8006218:	ea43 0501 	orr.w	r5, r3, r1
 800621c:	bf34      	ite	cc
 800621e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006222:	2300      	movcs	r3, #0
 8006224:	3015      	adds	r0, #21
 8006226:	fa02 f000 	lsl.w	r0, r2, r0
 800622a:	fa23 f30c 	lsr.w	r3, r3, ip
 800622e:	4303      	orrs	r3, r0
 8006230:	461c      	mov	r4, r3
 8006232:	ec45 4b10 	vmov	d0, r4, r5
 8006236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800623a:	45b8      	cmp	r8, r7
 800623c:	bf3a      	itte	cc
 800623e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006242:	f1a6 0708 	subcc.w	r7, r6, #8
 8006246:	2300      	movcs	r3, #0
 8006248:	380b      	subs	r0, #11
 800624a:	d012      	beq.n	8006272 <__b2d+0x8a>
 800624c:	f1c0 0120 	rsb	r1, r0, #32
 8006250:	fa23 f401 	lsr.w	r4, r3, r1
 8006254:	4082      	lsls	r2, r0
 8006256:	4322      	orrs	r2, r4
 8006258:	4547      	cmp	r7, r8
 800625a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800625e:	bf8c      	ite	hi
 8006260:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006264:	2200      	movls	r2, #0
 8006266:	4083      	lsls	r3, r0
 8006268:	40ca      	lsrs	r2, r1
 800626a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800626e:	4313      	orrs	r3, r2
 8006270:	e7de      	b.n	8006230 <__b2d+0x48>
 8006272:	ea42 0501 	orr.w	r5, r2, r1
 8006276:	e7db      	b.n	8006230 <__b2d+0x48>
 8006278:	3ff00000 	.word	0x3ff00000

0800627c <__d2b>:
 800627c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006280:	460f      	mov	r7, r1
 8006282:	2101      	movs	r1, #1
 8006284:	ec59 8b10 	vmov	r8, r9, d0
 8006288:	4616      	mov	r6, r2
 800628a:	f7ff fc1b 	bl	8005ac4 <_Balloc>
 800628e:	4604      	mov	r4, r0
 8006290:	b930      	cbnz	r0, 80062a0 <__d2b+0x24>
 8006292:	4602      	mov	r2, r0
 8006294:	4b24      	ldr	r3, [pc, #144]	; (8006328 <__d2b+0xac>)
 8006296:	4825      	ldr	r0, [pc, #148]	; (800632c <__d2b+0xb0>)
 8006298:	f240 310f 	movw	r1, #783	; 0x30f
 800629c:	f001 f9b0 	bl	8007600 <__assert_func>
 80062a0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80062a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80062a8:	bb2d      	cbnz	r5, 80062f6 <__d2b+0x7a>
 80062aa:	9301      	str	r3, [sp, #4]
 80062ac:	f1b8 0300 	subs.w	r3, r8, #0
 80062b0:	d026      	beq.n	8006300 <__d2b+0x84>
 80062b2:	4668      	mov	r0, sp
 80062b4:	9300      	str	r3, [sp, #0]
 80062b6:	f7ff fd17 	bl	8005ce8 <__lo0bits>
 80062ba:	e9dd 1200 	ldrd	r1, r2, [sp]
 80062be:	b1e8      	cbz	r0, 80062fc <__d2b+0x80>
 80062c0:	f1c0 0320 	rsb	r3, r0, #32
 80062c4:	fa02 f303 	lsl.w	r3, r2, r3
 80062c8:	430b      	orrs	r3, r1
 80062ca:	40c2      	lsrs	r2, r0
 80062cc:	6163      	str	r3, [r4, #20]
 80062ce:	9201      	str	r2, [sp, #4]
 80062d0:	9b01      	ldr	r3, [sp, #4]
 80062d2:	61a3      	str	r3, [r4, #24]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	bf14      	ite	ne
 80062d8:	2202      	movne	r2, #2
 80062da:	2201      	moveq	r2, #1
 80062dc:	6122      	str	r2, [r4, #16]
 80062de:	b1bd      	cbz	r5, 8006310 <__d2b+0x94>
 80062e0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80062e4:	4405      	add	r5, r0
 80062e6:	603d      	str	r5, [r7, #0]
 80062e8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80062ec:	6030      	str	r0, [r6, #0]
 80062ee:	4620      	mov	r0, r4
 80062f0:	b003      	add	sp, #12
 80062f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80062f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80062fa:	e7d6      	b.n	80062aa <__d2b+0x2e>
 80062fc:	6161      	str	r1, [r4, #20]
 80062fe:	e7e7      	b.n	80062d0 <__d2b+0x54>
 8006300:	a801      	add	r0, sp, #4
 8006302:	f7ff fcf1 	bl	8005ce8 <__lo0bits>
 8006306:	9b01      	ldr	r3, [sp, #4]
 8006308:	6163      	str	r3, [r4, #20]
 800630a:	3020      	adds	r0, #32
 800630c:	2201      	movs	r2, #1
 800630e:	e7e5      	b.n	80062dc <__d2b+0x60>
 8006310:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006314:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006318:	6038      	str	r0, [r7, #0]
 800631a:	6918      	ldr	r0, [r3, #16]
 800631c:	f7ff fcc4 	bl	8005ca8 <__hi0bits>
 8006320:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006324:	e7e2      	b.n	80062ec <__d2b+0x70>
 8006326:	bf00      	nop
 8006328:	08008455 	.word	0x08008455
 800632c:	08008466 	.word	0x08008466

08006330 <__ratio>:
 8006330:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006334:	4688      	mov	r8, r1
 8006336:	4669      	mov	r1, sp
 8006338:	4681      	mov	r9, r0
 800633a:	f7ff ff55 	bl	80061e8 <__b2d>
 800633e:	a901      	add	r1, sp, #4
 8006340:	4640      	mov	r0, r8
 8006342:	ec55 4b10 	vmov	r4, r5, d0
 8006346:	f7ff ff4f 	bl	80061e8 <__b2d>
 800634a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800634e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006352:	eba3 0c02 	sub.w	ip, r3, r2
 8006356:	e9dd 3200 	ldrd	r3, r2, [sp]
 800635a:	1a9b      	subs	r3, r3, r2
 800635c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006360:	ec51 0b10 	vmov	r0, r1, d0
 8006364:	2b00      	cmp	r3, #0
 8006366:	bfd6      	itet	le
 8006368:	460a      	movle	r2, r1
 800636a:	462a      	movgt	r2, r5
 800636c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006370:	468b      	mov	fp, r1
 8006372:	462f      	mov	r7, r5
 8006374:	bfd4      	ite	le
 8006376:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800637a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800637e:	4620      	mov	r0, r4
 8006380:	ee10 2a10 	vmov	r2, s0
 8006384:	465b      	mov	r3, fp
 8006386:	4639      	mov	r1, r7
 8006388:	f7fa fa60 	bl	800084c <__aeabi_ddiv>
 800638c:	ec41 0b10 	vmov	d0, r0, r1
 8006390:	b003      	add	sp, #12
 8006392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006396 <__copybits>:
 8006396:	3901      	subs	r1, #1
 8006398:	b570      	push	{r4, r5, r6, lr}
 800639a:	1149      	asrs	r1, r1, #5
 800639c:	6914      	ldr	r4, [r2, #16]
 800639e:	3101      	adds	r1, #1
 80063a0:	f102 0314 	add.w	r3, r2, #20
 80063a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80063a8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80063ac:	1f05      	subs	r5, r0, #4
 80063ae:	42a3      	cmp	r3, r4
 80063b0:	d30c      	bcc.n	80063cc <__copybits+0x36>
 80063b2:	1aa3      	subs	r3, r4, r2
 80063b4:	3b11      	subs	r3, #17
 80063b6:	f023 0303 	bic.w	r3, r3, #3
 80063ba:	3211      	adds	r2, #17
 80063bc:	42a2      	cmp	r2, r4
 80063be:	bf88      	it	hi
 80063c0:	2300      	movhi	r3, #0
 80063c2:	4418      	add	r0, r3
 80063c4:	2300      	movs	r3, #0
 80063c6:	4288      	cmp	r0, r1
 80063c8:	d305      	bcc.n	80063d6 <__copybits+0x40>
 80063ca:	bd70      	pop	{r4, r5, r6, pc}
 80063cc:	f853 6b04 	ldr.w	r6, [r3], #4
 80063d0:	f845 6f04 	str.w	r6, [r5, #4]!
 80063d4:	e7eb      	b.n	80063ae <__copybits+0x18>
 80063d6:	f840 3b04 	str.w	r3, [r0], #4
 80063da:	e7f4      	b.n	80063c6 <__copybits+0x30>

080063dc <__any_on>:
 80063dc:	f100 0214 	add.w	r2, r0, #20
 80063e0:	6900      	ldr	r0, [r0, #16]
 80063e2:	114b      	asrs	r3, r1, #5
 80063e4:	4298      	cmp	r0, r3
 80063e6:	b510      	push	{r4, lr}
 80063e8:	db11      	blt.n	800640e <__any_on+0x32>
 80063ea:	dd0a      	ble.n	8006402 <__any_on+0x26>
 80063ec:	f011 011f 	ands.w	r1, r1, #31
 80063f0:	d007      	beq.n	8006402 <__any_on+0x26>
 80063f2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80063f6:	fa24 f001 	lsr.w	r0, r4, r1
 80063fa:	fa00 f101 	lsl.w	r1, r0, r1
 80063fe:	428c      	cmp	r4, r1
 8006400:	d10b      	bne.n	800641a <__any_on+0x3e>
 8006402:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006406:	4293      	cmp	r3, r2
 8006408:	d803      	bhi.n	8006412 <__any_on+0x36>
 800640a:	2000      	movs	r0, #0
 800640c:	bd10      	pop	{r4, pc}
 800640e:	4603      	mov	r3, r0
 8006410:	e7f7      	b.n	8006402 <__any_on+0x26>
 8006412:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006416:	2900      	cmp	r1, #0
 8006418:	d0f5      	beq.n	8006406 <__any_on+0x2a>
 800641a:	2001      	movs	r0, #1
 800641c:	e7f6      	b.n	800640c <__any_on+0x30>

0800641e <sulp>:
 800641e:	b570      	push	{r4, r5, r6, lr}
 8006420:	4604      	mov	r4, r0
 8006422:	460d      	mov	r5, r1
 8006424:	ec45 4b10 	vmov	d0, r4, r5
 8006428:	4616      	mov	r6, r2
 800642a:	f7ff feb7 	bl	800619c <__ulp>
 800642e:	ec51 0b10 	vmov	r0, r1, d0
 8006432:	b17e      	cbz	r6, 8006454 <sulp+0x36>
 8006434:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006438:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800643c:	2b00      	cmp	r3, #0
 800643e:	dd09      	ble.n	8006454 <sulp+0x36>
 8006440:	051b      	lsls	r3, r3, #20
 8006442:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006446:	2400      	movs	r4, #0
 8006448:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800644c:	4622      	mov	r2, r4
 800644e:	462b      	mov	r3, r5
 8006450:	f7fa f8d2 	bl	80005f8 <__aeabi_dmul>
 8006454:	bd70      	pop	{r4, r5, r6, pc}
	...

08006458 <_strtod_l>:
 8006458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800645c:	ed2d 8b02 	vpush	{d8}
 8006460:	b09b      	sub	sp, #108	; 0x6c
 8006462:	4604      	mov	r4, r0
 8006464:	9213      	str	r2, [sp, #76]	; 0x4c
 8006466:	2200      	movs	r2, #0
 8006468:	9216      	str	r2, [sp, #88]	; 0x58
 800646a:	460d      	mov	r5, r1
 800646c:	f04f 0800 	mov.w	r8, #0
 8006470:	f04f 0900 	mov.w	r9, #0
 8006474:	460a      	mov	r2, r1
 8006476:	9215      	str	r2, [sp, #84]	; 0x54
 8006478:	7811      	ldrb	r1, [r2, #0]
 800647a:	292b      	cmp	r1, #43	; 0x2b
 800647c:	d04c      	beq.n	8006518 <_strtod_l+0xc0>
 800647e:	d83a      	bhi.n	80064f6 <_strtod_l+0x9e>
 8006480:	290d      	cmp	r1, #13
 8006482:	d834      	bhi.n	80064ee <_strtod_l+0x96>
 8006484:	2908      	cmp	r1, #8
 8006486:	d834      	bhi.n	80064f2 <_strtod_l+0x9a>
 8006488:	2900      	cmp	r1, #0
 800648a:	d03d      	beq.n	8006508 <_strtod_l+0xb0>
 800648c:	2200      	movs	r2, #0
 800648e:	920a      	str	r2, [sp, #40]	; 0x28
 8006490:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8006492:	7832      	ldrb	r2, [r6, #0]
 8006494:	2a30      	cmp	r2, #48	; 0x30
 8006496:	f040 80b4 	bne.w	8006602 <_strtod_l+0x1aa>
 800649a:	7872      	ldrb	r2, [r6, #1]
 800649c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80064a0:	2a58      	cmp	r2, #88	; 0x58
 80064a2:	d170      	bne.n	8006586 <_strtod_l+0x12e>
 80064a4:	9302      	str	r3, [sp, #8]
 80064a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064a8:	9301      	str	r3, [sp, #4]
 80064aa:	ab16      	add	r3, sp, #88	; 0x58
 80064ac:	9300      	str	r3, [sp, #0]
 80064ae:	4a8e      	ldr	r2, [pc, #568]	; (80066e8 <_strtod_l+0x290>)
 80064b0:	ab17      	add	r3, sp, #92	; 0x5c
 80064b2:	a915      	add	r1, sp, #84	; 0x54
 80064b4:	4620      	mov	r0, r4
 80064b6:	f001 f93f 	bl	8007738 <__gethex>
 80064ba:	f010 070f 	ands.w	r7, r0, #15
 80064be:	4605      	mov	r5, r0
 80064c0:	d005      	beq.n	80064ce <_strtod_l+0x76>
 80064c2:	2f06      	cmp	r7, #6
 80064c4:	d12a      	bne.n	800651c <_strtod_l+0xc4>
 80064c6:	3601      	adds	r6, #1
 80064c8:	2300      	movs	r3, #0
 80064ca:	9615      	str	r6, [sp, #84]	; 0x54
 80064cc:	930a      	str	r3, [sp, #40]	; 0x28
 80064ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	f040 857f 	bne.w	8006fd4 <_strtod_l+0xb7c>
 80064d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064d8:	b1db      	cbz	r3, 8006512 <_strtod_l+0xba>
 80064da:	4642      	mov	r2, r8
 80064dc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80064e0:	ec43 2b10 	vmov	d0, r2, r3
 80064e4:	b01b      	add	sp, #108	; 0x6c
 80064e6:	ecbd 8b02 	vpop	{d8}
 80064ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064ee:	2920      	cmp	r1, #32
 80064f0:	d1cc      	bne.n	800648c <_strtod_l+0x34>
 80064f2:	3201      	adds	r2, #1
 80064f4:	e7bf      	b.n	8006476 <_strtod_l+0x1e>
 80064f6:	292d      	cmp	r1, #45	; 0x2d
 80064f8:	d1c8      	bne.n	800648c <_strtod_l+0x34>
 80064fa:	2101      	movs	r1, #1
 80064fc:	910a      	str	r1, [sp, #40]	; 0x28
 80064fe:	1c51      	adds	r1, r2, #1
 8006500:	9115      	str	r1, [sp, #84]	; 0x54
 8006502:	7852      	ldrb	r2, [r2, #1]
 8006504:	2a00      	cmp	r2, #0
 8006506:	d1c3      	bne.n	8006490 <_strtod_l+0x38>
 8006508:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800650a:	9515      	str	r5, [sp, #84]	; 0x54
 800650c:	2b00      	cmp	r3, #0
 800650e:	f040 855f 	bne.w	8006fd0 <_strtod_l+0xb78>
 8006512:	4642      	mov	r2, r8
 8006514:	464b      	mov	r3, r9
 8006516:	e7e3      	b.n	80064e0 <_strtod_l+0x88>
 8006518:	2100      	movs	r1, #0
 800651a:	e7ef      	b.n	80064fc <_strtod_l+0xa4>
 800651c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800651e:	b13a      	cbz	r2, 8006530 <_strtod_l+0xd8>
 8006520:	2135      	movs	r1, #53	; 0x35
 8006522:	a818      	add	r0, sp, #96	; 0x60
 8006524:	f7ff ff37 	bl	8006396 <__copybits>
 8006528:	9916      	ldr	r1, [sp, #88]	; 0x58
 800652a:	4620      	mov	r0, r4
 800652c:	f7ff fb0a 	bl	8005b44 <_Bfree>
 8006530:	3f01      	subs	r7, #1
 8006532:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006534:	2f04      	cmp	r7, #4
 8006536:	d806      	bhi.n	8006546 <_strtod_l+0xee>
 8006538:	e8df f007 	tbb	[pc, r7]
 800653c:	201d0314 	.word	0x201d0314
 8006540:	14          	.byte	0x14
 8006541:	00          	.byte	0x00
 8006542:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8006546:	05e9      	lsls	r1, r5, #23
 8006548:	bf48      	it	mi
 800654a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800654e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006552:	0d1b      	lsrs	r3, r3, #20
 8006554:	051b      	lsls	r3, r3, #20
 8006556:	2b00      	cmp	r3, #0
 8006558:	d1b9      	bne.n	80064ce <_strtod_l+0x76>
 800655a:	f7fe fb03 	bl	8004b64 <__errno>
 800655e:	2322      	movs	r3, #34	; 0x22
 8006560:	6003      	str	r3, [r0, #0]
 8006562:	e7b4      	b.n	80064ce <_strtod_l+0x76>
 8006564:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8006568:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800656c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006570:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006574:	e7e7      	b.n	8006546 <_strtod_l+0xee>
 8006576:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80066f0 <_strtod_l+0x298>
 800657a:	e7e4      	b.n	8006546 <_strtod_l+0xee>
 800657c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006580:	f04f 38ff 	mov.w	r8, #4294967295
 8006584:	e7df      	b.n	8006546 <_strtod_l+0xee>
 8006586:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006588:	1c5a      	adds	r2, r3, #1
 800658a:	9215      	str	r2, [sp, #84]	; 0x54
 800658c:	785b      	ldrb	r3, [r3, #1]
 800658e:	2b30      	cmp	r3, #48	; 0x30
 8006590:	d0f9      	beq.n	8006586 <_strtod_l+0x12e>
 8006592:	2b00      	cmp	r3, #0
 8006594:	d09b      	beq.n	80064ce <_strtod_l+0x76>
 8006596:	2301      	movs	r3, #1
 8006598:	f04f 0a00 	mov.w	sl, #0
 800659c:	9304      	str	r3, [sp, #16]
 800659e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80065a2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80065a6:	46d3      	mov	fp, sl
 80065a8:	220a      	movs	r2, #10
 80065aa:	9815      	ldr	r0, [sp, #84]	; 0x54
 80065ac:	7806      	ldrb	r6, [r0, #0]
 80065ae:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80065b2:	b2d9      	uxtb	r1, r3
 80065b4:	2909      	cmp	r1, #9
 80065b6:	d926      	bls.n	8006606 <_strtod_l+0x1ae>
 80065b8:	494c      	ldr	r1, [pc, #304]	; (80066ec <_strtod_l+0x294>)
 80065ba:	2201      	movs	r2, #1
 80065bc:	f000 ffe6 	bl	800758c <strncmp>
 80065c0:	2800      	cmp	r0, #0
 80065c2:	d030      	beq.n	8006626 <_strtod_l+0x1ce>
 80065c4:	2000      	movs	r0, #0
 80065c6:	4632      	mov	r2, r6
 80065c8:	9005      	str	r0, [sp, #20]
 80065ca:	465e      	mov	r6, fp
 80065cc:	4603      	mov	r3, r0
 80065ce:	2a65      	cmp	r2, #101	; 0x65
 80065d0:	d001      	beq.n	80065d6 <_strtod_l+0x17e>
 80065d2:	2a45      	cmp	r2, #69	; 0x45
 80065d4:	d113      	bne.n	80065fe <_strtod_l+0x1a6>
 80065d6:	b91e      	cbnz	r6, 80065e0 <_strtod_l+0x188>
 80065d8:	9a04      	ldr	r2, [sp, #16]
 80065da:	4302      	orrs	r2, r0
 80065dc:	d094      	beq.n	8006508 <_strtod_l+0xb0>
 80065de:	2600      	movs	r6, #0
 80065e0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80065e2:	1c6a      	adds	r2, r5, #1
 80065e4:	9215      	str	r2, [sp, #84]	; 0x54
 80065e6:	786a      	ldrb	r2, [r5, #1]
 80065e8:	2a2b      	cmp	r2, #43	; 0x2b
 80065ea:	d074      	beq.n	80066d6 <_strtod_l+0x27e>
 80065ec:	2a2d      	cmp	r2, #45	; 0x2d
 80065ee:	d078      	beq.n	80066e2 <_strtod_l+0x28a>
 80065f0:	f04f 0c00 	mov.w	ip, #0
 80065f4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80065f8:	2909      	cmp	r1, #9
 80065fa:	d97f      	bls.n	80066fc <_strtod_l+0x2a4>
 80065fc:	9515      	str	r5, [sp, #84]	; 0x54
 80065fe:	2700      	movs	r7, #0
 8006600:	e09e      	b.n	8006740 <_strtod_l+0x2e8>
 8006602:	2300      	movs	r3, #0
 8006604:	e7c8      	b.n	8006598 <_strtod_l+0x140>
 8006606:	f1bb 0f08 	cmp.w	fp, #8
 800660a:	bfd8      	it	le
 800660c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800660e:	f100 0001 	add.w	r0, r0, #1
 8006612:	bfda      	itte	le
 8006614:	fb02 3301 	mlale	r3, r2, r1, r3
 8006618:	9309      	strle	r3, [sp, #36]	; 0x24
 800661a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800661e:	f10b 0b01 	add.w	fp, fp, #1
 8006622:	9015      	str	r0, [sp, #84]	; 0x54
 8006624:	e7c1      	b.n	80065aa <_strtod_l+0x152>
 8006626:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006628:	1c5a      	adds	r2, r3, #1
 800662a:	9215      	str	r2, [sp, #84]	; 0x54
 800662c:	785a      	ldrb	r2, [r3, #1]
 800662e:	f1bb 0f00 	cmp.w	fp, #0
 8006632:	d037      	beq.n	80066a4 <_strtod_l+0x24c>
 8006634:	9005      	str	r0, [sp, #20]
 8006636:	465e      	mov	r6, fp
 8006638:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800663c:	2b09      	cmp	r3, #9
 800663e:	d912      	bls.n	8006666 <_strtod_l+0x20e>
 8006640:	2301      	movs	r3, #1
 8006642:	e7c4      	b.n	80065ce <_strtod_l+0x176>
 8006644:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006646:	1c5a      	adds	r2, r3, #1
 8006648:	9215      	str	r2, [sp, #84]	; 0x54
 800664a:	785a      	ldrb	r2, [r3, #1]
 800664c:	3001      	adds	r0, #1
 800664e:	2a30      	cmp	r2, #48	; 0x30
 8006650:	d0f8      	beq.n	8006644 <_strtod_l+0x1ec>
 8006652:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006656:	2b08      	cmp	r3, #8
 8006658:	f200 84c1 	bhi.w	8006fde <_strtod_l+0xb86>
 800665c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800665e:	9005      	str	r0, [sp, #20]
 8006660:	2000      	movs	r0, #0
 8006662:	930b      	str	r3, [sp, #44]	; 0x2c
 8006664:	4606      	mov	r6, r0
 8006666:	3a30      	subs	r2, #48	; 0x30
 8006668:	f100 0301 	add.w	r3, r0, #1
 800666c:	d014      	beq.n	8006698 <_strtod_l+0x240>
 800666e:	9905      	ldr	r1, [sp, #20]
 8006670:	4419      	add	r1, r3
 8006672:	9105      	str	r1, [sp, #20]
 8006674:	4633      	mov	r3, r6
 8006676:	eb00 0c06 	add.w	ip, r0, r6
 800667a:	210a      	movs	r1, #10
 800667c:	4563      	cmp	r3, ip
 800667e:	d113      	bne.n	80066a8 <_strtod_l+0x250>
 8006680:	1833      	adds	r3, r6, r0
 8006682:	2b08      	cmp	r3, #8
 8006684:	f106 0601 	add.w	r6, r6, #1
 8006688:	4406      	add	r6, r0
 800668a:	dc1a      	bgt.n	80066c2 <_strtod_l+0x26a>
 800668c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800668e:	230a      	movs	r3, #10
 8006690:	fb03 2301 	mla	r3, r3, r1, r2
 8006694:	9309      	str	r3, [sp, #36]	; 0x24
 8006696:	2300      	movs	r3, #0
 8006698:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800669a:	1c51      	adds	r1, r2, #1
 800669c:	9115      	str	r1, [sp, #84]	; 0x54
 800669e:	7852      	ldrb	r2, [r2, #1]
 80066a0:	4618      	mov	r0, r3
 80066a2:	e7c9      	b.n	8006638 <_strtod_l+0x1e0>
 80066a4:	4658      	mov	r0, fp
 80066a6:	e7d2      	b.n	800664e <_strtod_l+0x1f6>
 80066a8:	2b08      	cmp	r3, #8
 80066aa:	f103 0301 	add.w	r3, r3, #1
 80066ae:	dc03      	bgt.n	80066b8 <_strtod_l+0x260>
 80066b0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80066b2:	434f      	muls	r7, r1
 80066b4:	9709      	str	r7, [sp, #36]	; 0x24
 80066b6:	e7e1      	b.n	800667c <_strtod_l+0x224>
 80066b8:	2b10      	cmp	r3, #16
 80066ba:	bfd8      	it	le
 80066bc:	fb01 fa0a 	mulle.w	sl, r1, sl
 80066c0:	e7dc      	b.n	800667c <_strtod_l+0x224>
 80066c2:	2e10      	cmp	r6, #16
 80066c4:	bfdc      	itt	le
 80066c6:	230a      	movle	r3, #10
 80066c8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80066cc:	e7e3      	b.n	8006696 <_strtod_l+0x23e>
 80066ce:	2300      	movs	r3, #0
 80066d0:	9305      	str	r3, [sp, #20]
 80066d2:	2301      	movs	r3, #1
 80066d4:	e780      	b.n	80065d8 <_strtod_l+0x180>
 80066d6:	f04f 0c00 	mov.w	ip, #0
 80066da:	1caa      	adds	r2, r5, #2
 80066dc:	9215      	str	r2, [sp, #84]	; 0x54
 80066de:	78aa      	ldrb	r2, [r5, #2]
 80066e0:	e788      	b.n	80065f4 <_strtod_l+0x19c>
 80066e2:	f04f 0c01 	mov.w	ip, #1
 80066e6:	e7f8      	b.n	80066da <_strtod_l+0x282>
 80066e8:	080085c0 	.word	0x080085c0
 80066ec:	080085bc 	.word	0x080085bc
 80066f0:	7ff00000 	.word	0x7ff00000
 80066f4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80066f6:	1c51      	adds	r1, r2, #1
 80066f8:	9115      	str	r1, [sp, #84]	; 0x54
 80066fa:	7852      	ldrb	r2, [r2, #1]
 80066fc:	2a30      	cmp	r2, #48	; 0x30
 80066fe:	d0f9      	beq.n	80066f4 <_strtod_l+0x29c>
 8006700:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006704:	2908      	cmp	r1, #8
 8006706:	f63f af7a 	bhi.w	80065fe <_strtod_l+0x1a6>
 800670a:	3a30      	subs	r2, #48	; 0x30
 800670c:	9208      	str	r2, [sp, #32]
 800670e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006710:	920c      	str	r2, [sp, #48]	; 0x30
 8006712:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006714:	1c57      	adds	r7, r2, #1
 8006716:	9715      	str	r7, [sp, #84]	; 0x54
 8006718:	7852      	ldrb	r2, [r2, #1]
 800671a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800671e:	f1be 0f09 	cmp.w	lr, #9
 8006722:	d938      	bls.n	8006796 <_strtod_l+0x33e>
 8006724:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006726:	1a7f      	subs	r7, r7, r1
 8006728:	2f08      	cmp	r7, #8
 800672a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800672e:	dc03      	bgt.n	8006738 <_strtod_l+0x2e0>
 8006730:	9908      	ldr	r1, [sp, #32]
 8006732:	428f      	cmp	r7, r1
 8006734:	bfa8      	it	ge
 8006736:	460f      	movge	r7, r1
 8006738:	f1bc 0f00 	cmp.w	ip, #0
 800673c:	d000      	beq.n	8006740 <_strtod_l+0x2e8>
 800673e:	427f      	negs	r7, r7
 8006740:	2e00      	cmp	r6, #0
 8006742:	d14f      	bne.n	80067e4 <_strtod_l+0x38c>
 8006744:	9904      	ldr	r1, [sp, #16]
 8006746:	4301      	orrs	r1, r0
 8006748:	f47f aec1 	bne.w	80064ce <_strtod_l+0x76>
 800674c:	2b00      	cmp	r3, #0
 800674e:	f47f aedb 	bne.w	8006508 <_strtod_l+0xb0>
 8006752:	2a69      	cmp	r2, #105	; 0x69
 8006754:	d029      	beq.n	80067aa <_strtod_l+0x352>
 8006756:	dc26      	bgt.n	80067a6 <_strtod_l+0x34e>
 8006758:	2a49      	cmp	r2, #73	; 0x49
 800675a:	d026      	beq.n	80067aa <_strtod_l+0x352>
 800675c:	2a4e      	cmp	r2, #78	; 0x4e
 800675e:	f47f aed3 	bne.w	8006508 <_strtod_l+0xb0>
 8006762:	499b      	ldr	r1, [pc, #620]	; (80069d0 <_strtod_l+0x578>)
 8006764:	a815      	add	r0, sp, #84	; 0x54
 8006766:	f001 fa27 	bl	8007bb8 <__match>
 800676a:	2800      	cmp	r0, #0
 800676c:	f43f aecc 	beq.w	8006508 <_strtod_l+0xb0>
 8006770:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	2b28      	cmp	r3, #40	; 0x28
 8006776:	d12f      	bne.n	80067d8 <_strtod_l+0x380>
 8006778:	4996      	ldr	r1, [pc, #600]	; (80069d4 <_strtod_l+0x57c>)
 800677a:	aa18      	add	r2, sp, #96	; 0x60
 800677c:	a815      	add	r0, sp, #84	; 0x54
 800677e:	f001 fa2f 	bl	8007be0 <__hexnan>
 8006782:	2805      	cmp	r0, #5
 8006784:	d128      	bne.n	80067d8 <_strtod_l+0x380>
 8006786:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006788:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800678c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006790:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006794:	e69b      	b.n	80064ce <_strtod_l+0x76>
 8006796:	9f08      	ldr	r7, [sp, #32]
 8006798:	210a      	movs	r1, #10
 800679a:	fb01 2107 	mla	r1, r1, r7, r2
 800679e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80067a2:	9208      	str	r2, [sp, #32]
 80067a4:	e7b5      	b.n	8006712 <_strtod_l+0x2ba>
 80067a6:	2a6e      	cmp	r2, #110	; 0x6e
 80067a8:	e7d9      	b.n	800675e <_strtod_l+0x306>
 80067aa:	498b      	ldr	r1, [pc, #556]	; (80069d8 <_strtod_l+0x580>)
 80067ac:	a815      	add	r0, sp, #84	; 0x54
 80067ae:	f001 fa03 	bl	8007bb8 <__match>
 80067b2:	2800      	cmp	r0, #0
 80067b4:	f43f aea8 	beq.w	8006508 <_strtod_l+0xb0>
 80067b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80067ba:	4988      	ldr	r1, [pc, #544]	; (80069dc <_strtod_l+0x584>)
 80067bc:	3b01      	subs	r3, #1
 80067be:	a815      	add	r0, sp, #84	; 0x54
 80067c0:	9315      	str	r3, [sp, #84]	; 0x54
 80067c2:	f001 f9f9 	bl	8007bb8 <__match>
 80067c6:	b910      	cbnz	r0, 80067ce <_strtod_l+0x376>
 80067c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80067ca:	3301      	adds	r3, #1
 80067cc:	9315      	str	r3, [sp, #84]	; 0x54
 80067ce:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80069ec <_strtod_l+0x594>
 80067d2:	f04f 0800 	mov.w	r8, #0
 80067d6:	e67a      	b.n	80064ce <_strtod_l+0x76>
 80067d8:	4881      	ldr	r0, [pc, #516]	; (80069e0 <_strtod_l+0x588>)
 80067da:	f000 ff09 	bl	80075f0 <nan>
 80067de:	ec59 8b10 	vmov	r8, r9, d0
 80067e2:	e674      	b.n	80064ce <_strtod_l+0x76>
 80067e4:	9b05      	ldr	r3, [sp, #20]
 80067e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80067e8:	1afb      	subs	r3, r7, r3
 80067ea:	f1bb 0f00 	cmp.w	fp, #0
 80067ee:	bf08      	it	eq
 80067f0:	46b3      	moveq	fp, r6
 80067f2:	2e10      	cmp	r6, #16
 80067f4:	9308      	str	r3, [sp, #32]
 80067f6:	4635      	mov	r5, r6
 80067f8:	bfa8      	it	ge
 80067fa:	2510      	movge	r5, #16
 80067fc:	f7f9 fe82 	bl	8000504 <__aeabi_ui2d>
 8006800:	2e09      	cmp	r6, #9
 8006802:	4680      	mov	r8, r0
 8006804:	4689      	mov	r9, r1
 8006806:	dd13      	ble.n	8006830 <_strtod_l+0x3d8>
 8006808:	4b76      	ldr	r3, [pc, #472]	; (80069e4 <_strtod_l+0x58c>)
 800680a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800680e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006812:	f7f9 fef1 	bl	80005f8 <__aeabi_dmul>
 8006816:	4680      	mov	r8, r0
 8006818:	4650      	mov	r0, sl
 800681a:	4689      	mov	r9, r1
 800681c:	f7f9 fe72 	bl	8000504 <__aeabi_ui2d>
 8006820:	4602      	mov	r2, r0
 8006822:	460b      	mov	r3, r1
 8006824:	4640      	mov	r0, r8
 8006826:	4649      	mov	r1, r9
 8006828:	f7f9 fd30 	bl	800028c <__adddf3>
 800682c:	4680      	mov	r8, r0
 800682e:	4689      	mov	r9, r1
 8006830:	2e0f      	cmp	r6, #15
 8006832:	dc38      	bgt.n	80068a6 <_strtod_l+0x44e>
 8006834:	9b08      	ldr	r3, [sp, #32]
 8006836:	2b00      	cmp	r3, #0
 8006838:	f43f ae49 	beq.w	80064ce <_strtod_l+0x76>
 800683c:	dd24      	ble.n	8006888 <_strtod_l+0x430>
 800683e:	2b16      	cmp	r3, #22
 8006840:	dc0b      	bgt.n	800685a <_strtod_l+0x402>
 8006842:	4968      	ldr	r1, [pc, #416]	; (80069e4 <_strtod_l+0x58c>)
 8006844:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006848:	e9d1 0100 	ldrd	r0, r1, [r1]
 800684c:	4642      	mov	r2, r8
 800684e:	464b      	mov	r3, r9
 8006850:	f7f9 fed2 	bl	80005f8 <__aeabi_dmul>
 8006854:	4680      	mov	r8, r0
 8006856:	4689      	mov	r9, r1
 8006858:	e639      	b.n	80064ce <_strtod_l+0x76>
 800685a:	9a08      	ldr	r2, [sp, #32]
 800685c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8006860:	4293      	cmp	r3, r2
 8006862:	db20      	blt.n	80068a6 <_strtod_l+0x44e>
 8006864:	4c5f      	ldr	r4, [pc, #380]	; (80069e4 <_strtod_l+0x58c>)
 8006866:	f1c6 060f 	rsb	r6, r6, #15
 800686a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800686e:	4642      	mov	r2, r8
 8006870:	464b      	mov	r3, r9
 8006872:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006876:	f7f9 febf 	bl	80005f8 <__aeabi_dmul>
 800687a:	9b08      	ldr	r3, [sp, #32]
 800687c:	1b9e      	subs	r6, r3, r6
 800687e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8006882:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006886:	e7e3      	b.n	8006850 <_strtod_l+0x3f8>
 8006888:	9b08      	ldr	r3, [sp, #32]
 800688a:	3316      	adds	r3, #22
 800688c:	db0b      	blt.n	80068a6 <_strtod_l+0x44e>
 800688e:	9b05      	ldr	r3, [sp, #20]
 8006890:	1bdf      	subs	r7, r3, r7
 8006892:	4b54      	ldr	r3, [pc, #336]	; (80069e4 <_strtod_l+0x58c>)
 8006894:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006898:	e9d7 2300 	ldrd	r2, r3, [r7]
 800689c:	4640      	mov	r0, r8
 800689e:	4649      	mov	r1, r9
 80068a0:	f7f9 ffd4 	bl	800084c <__aeabi_ddiv>
 80068a4:	e7d6      	b.n	8006854 <_strtod_l+0x3fc>
 80068a6:	9b08      	ldr	r3, [sp, #32]
 80068a8:	1b75      	subs	r5, r6, r5
 80068aa:	441d      	add	r5, r3
 80068ac:	2d00      	cmp	r5, #0
 80068ae:	dd70      	ble.n	8006992 <_strtod_l+0x53a>
 80068b0:	f015 030f 	ands.w	r3, r5, #15
 80068b4:	d00a      	beq.n	80068cc <_strtod_l+0x474>
 80068b6:	494b      	ldr	r1, [pc, #300]	; (80069e4 <_strtod_l+0x58c>)
 80068b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80068bc:	4642      	mov	r2, r8
 80068be:	464b      	mov	r3, r9
 80068c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068c4:	f7f9 fe98 	bl	80005f8 <__aeabi_dmul>
 80068c8:	4680      	mov	r8, r0
 80068ca:	4689      	mov	r9, r1
 80068cc:	f035 050f 	bics.w	r5, r5, #15
 80068d0:	d04d      	beq.n	800696e <_strtod_l+0x516>
 80068d2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80068d6:	dd22      	ble.n	800691e <_strtod_l+0x4c6>
 80068d8:	2500      	movs	r5, #0
 80068da:	46ab      	mov	fp, r5
 80068dc:	9509      	str	r5, [sp, #36]	; 0x24
 80068de:	9505      	str	r5, [sp, #20]
 80068e0:	2322      	movs	r3, #34	; 0x22
 80068e2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80069ec <_strtod_l+0x594>
 80068e6:	6023      	str	r3, [r4, #0]
 80068e8:	f04f 0800 	mov.w	r8, #0
 80068ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f43f aded 	beq.w	80064ce <_strtod_l+0x76>
 80068f4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80068f6:	4620      	mov	r0, r4
 80068f8:	f7ff f924 	bl	8005b44 <_Bfree>
 80068fc:	9905      	ldr	r1, [sp, #20]
 80068fe:	4620      	mov	r0, r4
 8006900:	f7ff f920 	bl	8005b44 <_Bfree>
 8006904:	4659      	mov	r1, fp
 8006906:	4620      	mov	r0, r4
 8006908:	f7ff f91c 	bl	8005b44 <_Bfree>
 800690c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800690e:	4620      	mov	r0, r4
 8006910:	f7ff f918 	bl	8005b44 <_Bfree>
 8006914:	4629      	mov	r1, r5
 8006916:	4620      	mov	r0, r4
 8006918:	f7ff f914 	bl	8005b44 <_Bfree>
 800691c:	e5d7      	b.n	80064ce <_strtod_l+0x76>
 800691e:	4b32      	ldr	r3, [pc, #200]	; (80069e8 <_strtod_l+0x590>)
 8006920:	9304      	str	r3, [sp, #16]
 8006922:	2300      	movs	r3, #0
 8006924:	112d      	asrs	r5, r5, #4
 8006926:	4640      	mov	r0, r8
 8006928:	4649      	mov	r1, r9
 800692a:	469a      	mov	sl, r3
 800692c:	2d01      	cmp	r5, #1
 800692e:	dc21      	bgt.n	8006974 <_strtod_l+0x51c>
 8006930:	b10b      	cbz	r3, 8006936 <_strtod_l+0x4de>
 8006932:	4680      	mov	r8, r0
 8006934:	4689      	mov	r9, r1
 8006936:	492c      	ldr	r1, [pc, #176]	; (80069e8 <_strtod_l+0x590>)
 8006938:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800693c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006940:	4642      	mov	r2, r8
 8006942:	464b      	mov	r3, r9
 8006944:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006948:	f7f9 fe56 	bl	80005f8 <__aeabi_dmul>
 800694c:	4b27      	ldr	r3, [pc, #156]	; (80069ec <_strtod_l+0x594>)
 800694e:	460a      	mov	r2, r1
 8006950:	400b      	ands	r3, r1
 8006952:	4927      	ldr	r1, [pc, #156]	; (80069f0 <_strtod_l+0x598>)
 8006954:	428b      	cmp	r3, r1
 8006956:	4680      	mov	r8, r0
 8006958:	d8be      	bhi.n	80068d8 <_strtod_l+0x480>
 800695a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800695e:	428b      	cmp	r3, r1
 8006960:	bf86      	itte	hi
 8006962:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80069f4 <_strtod_l+0x59c>
 8006966:	f04f 38ff 	movhi.w	r8, #4294967295
 800696a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800696e:	2300      	movs	r3, #0
 8006970:	9304      	str	r3, [sp, #16]
 8006972:	e07b      	b.n	8006a6c <_strtod_l+0x614>
 8006974:	07ea      	lsls	r2, r5, #31
 8006976:	d505      	bpl.n	8006984 <_strtod_l+0x52c>
 8006978:	9b04      	ldr	r3, [sp, #16]
 800697a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800697e:	f7f9 fe3b 	bl	80005f8 <__aeabi_dmul>
 8006982:	2301      	movs	r3, #1
 8006984:	9a04      	ldr	r2, [sp, #16]
 8006986:	3208      	adds	r2, #8
 8006988:	f10a 0a01 	add.w	sl, sl, #1
 800698c:	106d      	asrs	r5, r5, #1
 800698e:	9204      	str	r2, [sp, #16]
 8006990:	e7cc      	b.n	800692c <_strtod_l+0x4d4>
 8006992:	d0ec      	beq.n	800696e <_strtod_l+0x516>
 8006994:	426d      	negs	r5, r5
 8006996:	f015 020f 	ands.w	r2, r5, #15
 800699a:	d00a      	beq.n	80069b2 <_strtod_l+0x55a>
 800699c:	4b11      	ldr	r3, [pc, #68]	; (80069e4 <_strtod_l+0x58c>)
 800699e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069a2:	4640      	mov	r0, r8
 80069a4:	4649      	mov	r1, r9
 80069a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069aa:	f7f9 ff4f 	bl	800084c <__aeabi_ddiv>
 80069ae:	4680      	mov	r8, r0
 80069b0:	4689      	mov	r9, r1
 80069b2:	112d      	asrs	r5, r5, #4
 80069b4:	d0db      	beq.n	800696e <_strtod_l+0x516>
 80069b6:	2d1f      	cmp	r5, #31
 80069b8:	dd1e      	ble.n	80069f8 <_strtod_l+0x5a0>
 80069ba:	2500      	movs	r5, #0
 80069bc:	46ab      	mov	fp, r5
 80069be:	9509      	str	r5, [sp, #36]	; 0x24
 80069c0:	9505      	str	r5, [sp, #20]
 80069c2:	2322      	movs	r3, #34	; 0x22
 80069c4:	f04f 0800 	mov.w	r8, #0
 80069c8:	f04f 0900 	mov.w	r9, #0
 80069cc:	6023      	str	r3, [r4, #0]
 80069ce:	e78d      	b.n	80068ec <_strtod_l+0x494>
 80069d0:	080083ad 	.word	0x080083ad
 80069d4:	080085d4 	.word	0x080085d4
 80069d8:	080083a5 	.word	0x080083a5
 80069dc:	080083dc 	.word	0x080083dc
 80069e0:	08008765 	.word	0x08008765
 80069e4:	080084e8 	.word	0x080084e8
 80069e8:	080084c0 	.word	0x080084c0
 80069ec:	7ff00000 	.word	0x7ff00000
 80069f0:	7ca00000 	.word	0x7ca00000
 80069f4:	7fefffff 	.word	0x7fefffff
 80069f8:	f015 0310 	ands.w	r3, r5, #16
 80069fc:	bf18      	it	ne
 80069fe:	236a      	movne	r3, #106	; 0x6a
 8006a00:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8006da4 <_strtod_l+0x94c>
 8006a04:	9304      	str	r3, [sp, #16]
 8006a06:	4640      	mov	r0, r8
 8006a08:	4649      	mov	r1, r9
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	07ea      	lsls	r2, r5, #31
 8006a0e:	d504      	bpl.n	8006a1a <_strtod_l+0x5c2>
 8006a10:	e9da 2300 	ldrd	r2, r3, [sl]
 8006a14:	f7f9 fdf0 	bl	80005f8 <__aeabi_dmul>
 8006a18:	2301      	movs	r3, #1
 8006a1a:	106d      	asrs	r5, r5, #1
 8006a1c:	f10a 0a08 	add.w	sl, sl, #8
 8006a20:	d1f4      	bne.n	8006a0c <_strtod_l+0x5b4>
 8006a22:	b10b      	cbz	r3, 8006a28 <_strtod_l+0x5d0>
 8006a24:	4680      	mov	r8, r0
 8006a26:	4689      	mov	r9, r1
 8006a28:	9b04      	ldr	r3, [sp, #16]
 8006a2a:	b1bb      	cbz	r3, 8006a5c <_strtod_l+0x604>
 8006a2c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006a30:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	4649      	mov	r1, r9
 8006a38:	dd10      	ble.n	8006a5c <_strtod_l+0x604>
 8006a3a:	2b1f      	cmp	r3, #31
 8006a3c:	f340 811e 	ble.w	8006c7c <_strtod_l+0x824>
 8006a40:	2b34      	cmp	r3, #52	; 0x34
 8006a42:	bfde      	ittt	le
 8006a44:	f04f 33ff 	movle.w	r3, #4294967295
 8006a48:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006a4c:	4093      	lslle	r3, r2
 8006a4e:	f04f 0800 	mov.w	r8, #0
 8006a52:	bfcc      	ite	gt
 8006a54:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006a58:	ea03 0901 	andle.w	r9, r3, r1
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	2300      	movs	r3, #0
 8006a60:	4640      	mov	r0, r8
 8006a62:	4649      	mov	r1, r9
 8006a64:	f7fa f830 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	d1a6      	bne.n	80069ba <_strtod_l+0x562>
 8006a6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a6e:	9300      	str	r3, [sp, #0]
 8006a70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a72:	4633      	mov	r3, r6
 8006a74:	465a      	mov	r2, fp
 8006a76:	4620      	mov	r0, r4
 8006a78:	f7ff f8cc 	bl	8005c14 <__s2b>
 8006a7c:	9009      	str	r0, [sp, #36]	; 0x24
 8006a7e:	2800      	cmp	r0, #0
 8006a80:	f43f af2a 	beq.w	80068d8 <_strtod_l+0x480>
 8006a84:	9a08      	ldr	r2, [sp, #32]
 8006a86:	9b05      	ldr	r3, [sp, #20]
 8006a88:	2a00      	cmp	r2, #0
 8006a8a:	eba3 0307 	sub.w	r3, r3, r7
 8006a8e:	bfa8      	it	ge
 8006a90:	2300      	movge	r3, #0
 8006a92:	930c      	str	r3, [sp, #48]	; 0x30
 8006a94:	2500      	movs	r5, #0
 8006a96:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006a9a:	9312      	str	r3, [sp, #72]	; 0x48
 8006a9c:	46ab      	mov	fp, r5
 8006a9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006aa0:	4620      	mov	r0, r4
 8006aa2:	6859      	ldr	r1, [r3, #4]
 8006aa4:	f7ff f80e 	bl	8005ac4 <_Balloc>
 8006aa8:	9005      	str	r0, [sp, #20]
 8006aaa:	2800      	cmp	r0, #0
 8006aac:	f43f af18 	beq.w	80068e0 <_strtod_l+0x488>
 8006ab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ab2:	691a      	ldr	r2, [r3, #16]
 8006ab4:	3202      	adds	r2, #2
 8006ab6:	f103 010c 	add.w	r1, r3, #12
 8006aba:	0092      	lsls	r2, r2, #2
 8006abc:	300c      	adds	r0, #12
 8006abe:	f000 fd87 	bl	80075d0 <memcpy>
 8006ac2:	ec49 8b10 	vmov	d0, r8, r9
 8006ac6:	aa18      	add	r2, sp, #96	; 0x60
 8006ac8:	a917      	add	r1, sp, #92	; 0x5c
 8006aca:	4620      	mov	r0, r4
 8006acc:	f7ff fbd6 	bl	800627c <__d2b>
 8006ad0:	ec49 8b18 	vmov	d8, r8, r9
 8006ad4:	9016      	str	r0, [sp, #88]	; 0x58
 8006ad6:	2800      	cmp	r0, #0
 8006ad8:	f43f af02 	beq.w	80068e0 <_strtod_l+0x488>
 8006adc:	2101      	movs	r1, #1
 8006ade:	4620      	mov	r0, r4
 8006ae0:	f7ff f930 	bl	8005d44 <__i2b>
 8006ae4:	4683      	mov	fp, r0
 8006ae6:	2800      	cmp	r0, #0
 8006ae8:	f43f aefa 	beq.w	80068e0 <_strtod_l+0x488>
 8006aec:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006aee:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006af0:	2e00      	cmp	r6, #0
 8006af2:	bfab      	itete	ge
 8006af4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8006af6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8006af8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006afa:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8006afe:	bfac      	ite	ge
 8006b00:	eb06 0a03 	addge.w	sl, r6, r3
 8006b04:	1b9f      	sublt	r7, r3, r6
 8006b06:	9b04      	ldr	r3, [sp, #16]
 8006b08:	1af6      	subs	r6, r6, r3
 8006b0a:	4416      	add	r6, r2
 8006b0c:	4ba0      	ldr	r3, [pc, #640]	; (8006d90 <_strtod_l+0x938>)
 8006b0e:	3e01      	subs	r6, #1
 8006b10:	429e      	cmp	r6, r3
 8006b12:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006b16:	f280 80c4 	bge.w	8006ca2 <_strtod_l+0x84a>
 8006b1a:	1b9b      	subs	r3, r3, r6
 8006b1c:	2b1f      	cmp	r3, #31
 8006b1e:	eba2 0203 	sub.w	r2, r2, r3
 8006b22:	f04f 0101 	mov.w	r1, #1
 8006b26:	f300 80b0 	bgt.w	8006c8a <_strtod_l+0x832>
 8006b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b2e:	930e      	str	r3, [sp, #56]	; 0x38
 8006b30:	2300      	movs	r3, #0
 8006b32:	930d      	str	r3, [sp, #52]	; 0x34
 8006b34:	eb0a 0602 	add.w	r6, sl, r2
 8006b38:	9b04      	ldr	r3, [sp, #16]
 8006b3a:	45b2      	cmp	sl, r6
 8006b3c:	4417      	add	r7, r2
 8006b3e:	441f      	add	r7, r3
 8006b40:	4653      	mov	r3, sl
 8006b42:	bfa8      	it	ge
 8006b44:	4633      	movge	r3, r6
 8006b46:	42bb      	cmp	r3, r7
 8006b48:	bfa8      	it	ge
 8006b4a:	463b      	movge	r3, r7
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	bfc2      	ittt	gt
 8006b50:	1af6      	subgt	r6, r6, r3
 8006b52:	1aff      	subgt	r7, r7, r3
 8006b54:	ebaa 0a03 	subgt.w	sl, sl, r3
 8006b58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	dd17      	ble.n	8006b8e <_strtod_l+0x736>
 8006b5e:	4659      	mov	r1, fp
 8006b60:	461a      	mov	r2, r3
 8006b62:	4620      	mov	r0, r4
 8006b64:	f7ff f9ae 	bl	8005ec4 <__pow5mult>
 8006b68:	4683      	mov	fp, r0
 8006b6a:	2800      	cmp	r0, #0
 8006b6c:	f43f aeb8 	beq.w	80068e0 <_strtod_l+0x488>
 8006b70:	4601      	mov	r1, r0
 8006b72:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006b74:	4620      	mov	r0, r4
 8006b76:	f7ff f8fb 	bl	8005d70 <__multiply>
 8006b7a:	900b      	str	r0, [sp, #44]	; 0x2c
 8006b7c:	2800      	cmp	r0, #0
 8006b7e:	f43f aeaf 	beq.w	80068e0 <_strtod_l+0x488>
 8006b82:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006b84:	4620      	mov	r0, r4
 8006b86:	f7fe ffdd 	bl	8005b44 <_Bfree>
 8006b8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b8c:	9316      	str	r3, [sp, #88]	; 0x58
 8006b8e:	2e00      	cmp	r6, #0
 8006b90:	f300 808c 	bgt.w	8006cac <_strtod_l+0x854>
 8006b94:	9b08      	ldr	r3, [sp, #32]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	dd08      	ble.n	8006bac <_strtod_l+0x754>
 8006b9a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006b9c:	9905      	ldr	r1, [sp, #20]
 8006b9e:	4620      	mov	r0, r4
 8006ba0:	f7ff f990 	bl	8005ec4 <__pow5mult>
 8006ba4:	9005      	str	r0, [sp, #20]
 8006ba6:	2800      	cmp	r0, #0
 8006ba8:	f43f ae9a 	beq.w	80068e0 <_strtod_l+0x488>
 8006bac:	2f00      	cmp	r7, #0
 8006bae:	dd08      	ble.n	8006bc2 <_strtod_l+0x76a>
 8006bb0:	9905      	ldr	r1, [sp, #20]
 8006bb2:	463a      	mov	r2, r7
 8006bb4:	4620      	mov	r0, r4
 8006bb6:	f7ff f9df 	bl	8005f78 <__lshift>
 8006bba:	9005      	str	r0, [sp, #20]
 8006bbc:	2800      	cmp	r0, #0
 8006bbe:	f43f ae8f 	beq.w	80068e0 <_strtod_l+0x488>
 8006bc2:	f1ba 0f00 	cmp.w	sl, #0
 8006bc6:	dd08      	ble.n	8006bda <_strtod_l+0x782>
 8006bc8:	4659      	mov	r1, fp
 8006bca:	4652      	mov	r2, sl
 8006bcc:	4620      	mov	r0, r4
 8006bce:	f7ff f9d3 	bl	8005f78 <__lshift>
 8006bd2:	4683      	mov	fp, r0
 8006bd4:	2800      	cmp	r0, #0
 8006bd6:	f43f ae83 	beq.w	80068e0 <_strtod_l+0x488>
 8006bda:	9a05      	ldr	r2, [sp, #20]
 8006bdc:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006bde:	4620      	mov	r0, r4
 8006be0:	f7ff fa52 	bl	8006088 <__mdiff>
 8006be4:	4605      	mov	r5, r0
 8006be6:	2800      	cmp	r0, #0
 8006be8:	f43f ae7a 	beq.w	80068e0 <_strtod_l+0x488>
 8006bec:	68c3      	ldr	r3, [r0, #12]
 8006bee:	930b      	str	r3, [sp, #44]	; 0x2c
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	60c3      	str	r3, [r0, #12]
 8006bf4:	4659      	mov	r1, fp
 8006bf6:	f7ff fa2b 	bl	8006050 <__mcmp>
 8006bfa:	2800      	cmp	r0, #0
 8006bfc:	da60      	bge.n	8006cc0 <_strtod_l+0x868>
 8006bfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c00:	ea53 0308 	orrs.w	r3, r3, r8
 8006c04:	f040 8084 	bne.w	8006d10 <_strtod_l+0x8b8>
 8006c08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d17f      	bne.n	8006d10 <_strtod_l+0x8b8>
 8006c10:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c14:	0d1b      	lsrs	r3, r3, #20
 8006c16:	051b      	lsls	r3, r3, #20
 8006c18:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006c1c:	d978      	bls.n	8006d10 <_strtod_l+0x8b8>
 8006c1e:	696b      	ldr	r3, [r5, #20]
 8006c20:	b913      	cbnz	r3, 8006c28 <_strtod_l+0x7d0>
 8006c22:	692b      	ldr	r3, [r5, #16]
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	dd73      	ble.n	8006d10 <_strtod_l+0x8b8>
 8006c28:	4629      	mov	r1, r5
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	4620      	mov	r0, r4
 8006c2e:	f7ff f9a3 	bl	8005f78 <__lshift>
 8006c32:	4659      	mov	r1, fp
 8006c34:	4605      	mov	r5, r0
 8006c36:	f7ff fa0b 	bl	8006050 <__mcmp>
 8006c3a:	2800      	cmp	r0, #0
 8006c3c:	dd68      	ble.n	8006d10 <_strtod_l+0x8b8>
 8006c3e:	9904      	ldr	r1, [sp, #16]
 8006c40:	4a54      	ldr	r2, [pc, #336]	; (8006d94 <_strtod_l+0x93c>)
 8006c42:	464b      	mov	r3, r9
 8006c44:	2900      	cmp	r1, #0
 8006c46:	f000 8084 	beq.w	8006d52 <_strtod_l+0x8fa>
 8006c4a:	ea02 0109 	and.w	r1, r2, r9
 8006c4e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006c52:	dc7e      	bgt.n	8006d52 <_strtod_l+0x8fa>
 8006c54:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006c58:	f77f aeb3 	ble.w	80069c2 <_strtod_l+0x56a>
 8006c5c:	4b4e      	ldr	r3, [pc, #312]	; (8006d98 <_strtod_l+0x940>)
 8006c5e:	4640      	mov	r0, r8
 8006c60:	4649      	mov	r1, r9
 8006c62:	2200      	movs	r2, #0
 8006c64:	f7f9 fcc8 	bl	80005f8 <__aeabi_dmul>
 8006c68:	4b4a      	ldr	r3, [pc, #296]	; (8006d94 <_strtod_l+0x93c>)
 8006c6a:	400b      	ands	r3, r1
 8006c6c:	4680      	mov	r8, r0
 8006c6e:	4689      	mov	r9, r1
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	f47f ae3f 	bne.w	80068f4 <_strtod_l+0x49c>
 8006c76:	2322      	movs	r3, #34	; 0x22
 8006c78:	6023      	str	r3, [r4, #0]
 8006c7a:	e63b      	b.n	80068f4 <_strtod_l+0x49c>
 8006c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8006c80:	fa02 f303 	lsl.w	r3, r2, r3
 8006c84:	ea03 0808 	and.w	r8, r3, r8
 8006c88:	e6e8      	b.n	8006a5c <_strtod_l+0x604>
 8006c8a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8006c8e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8006c92:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8006c96:	36e2      	adds	r6, #226	; 0xe2
 8006c98:	fa01 f306 	lsl.w	r3, r1, r6
 8006c9c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8006ca0:	e748      	b.n	8006b34 <_strtod_l+0x6dc>
 8006ca2:	2100      	movs	r1, #0
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8006caa:	e743      	b.n	8006b34 <_strtod_l+0x6dc>
 8006cac:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006cae:	4632      	mov	r2, r6
 8006cb0:	4620      	mov	r0, r4
 8006cb2:	f7ff f961 	bl	8005f78 <__lshift>
 8006cb6:	9016      	str	r0, [sp, #88]	; 0x58
 8006cb8:	2800      	cmp	r0, #0
 8006cba:	f47f af6b 	bne.w	8006b94 <_strtod_l+0x73c>
 8006cbe:	e60f      	b.n	80068e0 <_strtod_l+0x488>
 8006cc0:	46ca      	mov	sl, r9
 8006cc2:	d171      	bne.n	8006da8 <_strtod_l+0x950>
 8006cc4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006cc6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006cca:	b352      	cbz	r2, 8006d22 <_strtod_l+0x8ca>
 8006ccc:	4a33      	ldr	r2, [pc, #204]	; (8006d9c <_strtod_l+0x944>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d12a      	bne.n	8006d28 <_strtod_l+0x8d0>
 8006cd2:	9b04      	ldr	r3, [sp, #16]
 8006cd4:	4641      	mov	r1, r8
 8006cd6:	b1fb      	cbz	r3, 8006d18 <_strtod_l+0x8c0>
 8006cd8:	4b2e      	ldr	r3, [pc, #184]	; (8006d94 <_strtod_l+0x93c>)
 8006cda:	ea09 0303 	and.w	r3, r9, r3
 8006cde:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006ce2:	f04f 32ff 	mov.w	r2, #4294967295
 8006ce6:	d81a      	bhi.n	8006d1e <_strtod_l+0x8c6>
 8006ce8:	0d1b      	lsrs	r3, r3, #20
 8006cea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006cee:	fa02 f303 	lsl.w	r3, r2, r3
 8006cf2:	4299      	cmp	r1, r3
 8006cf4:	d118      	bne.n	8006d28 <_strtod_l+0x8d0>
 8006cf6:	4b2a      	ldr	r3, [pc, #168]	; (8006da0 <_strtod_l+0x948>)
 8006cf8:	459a      	cmp	sl, r3
 8006cfa:	d102      	bne.n	8006d02 <_strtod_l+0x8aa>
 8006cfc:	3101      	adds	r1, #1
 8006cfe:	f43f adef 	beq.w	80068e0 <_strtod_l+0x488>
 8006d02:	4b24      	ldr	r3, [pc, #144]	; (8006d94 <_strtod_l+0x93c>)
 8006d04:	ea0a 0303 	and.w	r3, sl, r3
 8006d08:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8006d0c:	f04f 0800 	mov.w	r8, #0
 8006d10:	9b04      	ldr	r3, [sp, #16]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d1a2      	bne.n	8006c5c <_strtod_l+0x804>
 8006d16:	e5ed      	b.n	80068f4 <_strtod_l+0x49c>
 8006d18:	f04f 33ff 	mov.w	r3, #4294967295
 8006d1c:	e7e9      	b.n	8006cf2 <_strtod_l+0x89a>
 8006d1e:	4613      	mov	r3, r2
 8006d20:	e7e7      	b.n	8006cf2 <_strtod_l+0x89a>
 8006d22:	ea53 0308 	orrs.w	r3, r3, r8
 8006d26:	d08a      	beq.n	8006c3e <_strtod_l+0x7e6>
 8006d28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d2a:	b1e3      	cbz	r3, 8006d66 <_strtod_l+0x90e>
 8006d2c:	ea13 0f0a 	tst.w	r3, sl
 8006d30:	d0ee      	beq.n	8006d10 <_strtod_l+0x8b8>
 8006d32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d34:	9a04      	ldr	r2, [sp, #16]
 8006d36:	4640      	mov	r0, r8
 8006d38:	4649      	mov	r1, r9
 8006d3a:	b1c3      	cbz	r3, 8006d6e <_strtod_l+0x916>
 8006d3c:	f7ff fb6f 	bl	800641e <sulp>
 8006d40:	4602      	mov	r2, r0
 8006d42:	460b      	mov	r3, r1
 8006d44:	ec51 0b18 	vmov	r0, r1, d8
 8006d48:	f7f9 faa0 	bl	800028c <__adddf3>
 8006d4c:	4680      	mov	r8, r0
 8006d4e:	4689      	mov	r9, r1
 8006d50:	e7de      	b.n	8006d10 <_strtod_l+0x8b8>
 8006d52:	4013      	ands	r3, r2
 8006d54:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006d58:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8006d5c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8006d60:	f04f 38ff 	mov.w	r8, #4294967295
 8006d64:	e7d4      	b.n	8006d10 <_strtod_l+0x8b8>
 8006d66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d68:	ea13 0f08 	tst.w	r3, r8
 8006d6c:	e7e0      	b.n	8006d30 <_strtod_l+0x8d8>
 8006d6e:	f7ff fb56 	bl	800641e <sulp>
 8006d72:	4602      	mov	r2, r0
 8006d74:	460b      	mov	r3, r1
 8006d76:	ec51 0b18 	vmov	r0, r1, d8
 8006d7a:	f7f9 fa85 	bl	8000288 <__aeabi_dsub>
 8006d7e:	2200      	movs	r2, #0
 8006d80:	2300      	movs	r3, #0
 8006d82:	4680      	mov	r8, r0
 8006d84:	4689      	mov	r9, r1
 8006d86:	f7f9 fe9f 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d8a:	2800      	cmp	r0, #0
 8006d8c:	d0c0      	beq.n	8006d10 <_strtod_l+0x8b8>
 8006d8e:	e618      	b.n	80069c2 <_strtod_l+0x56a>
 8006d90:	fffffc02 	.word	0xfffffc02
 8006d94:	7ff00000 	.word	0x7ff00000
 8006d98:	39500000 	.word	0x39500000
 8006d9c:	000fffff 	.word	0x000fffff
 8006da0:	7fefffff 	.word	0x7fefffff
 8006da4:	080085e8 	.word	0x080085e8
 8006da8:	4659      	mov	r1, fp
 8006daa:	4628      	mov	r0, r5
 8006dac:	f7ff fac0 	bl	8006330 <__ratio>
 8006db0:	ec57 6b10 	vmov	r6, r7, d0
 8006db4:	ee10 0a10 	vmov	r0, s0
 8006db8:	2200      	movs	r2, #0
 8006dba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006dbe:	4639      	mov	r1, r7
 8006dc0:	f7f9 fe96 	bl	8000af0 <__aeabi_dcmple>
 8006dc4:	2800      	cmp	r0, #0
 8006dc6:	d071      	beq.n	8006eac <_strtod_l+0xa54>
 8006dc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d17c      	bne.n	8006ec8 <_strtod_l+0xa70>
 8006dce:	f1b8 0f00 	cmp.w	r8, #0
 8006dd2:	d15a      	bne.n	8006e8a <_strtod_l+0xa32>
 8006dd4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d15d      	bne.n	8006e98 <_strtod_l+0xa40>
 8006ddc:	4b90      	ldr	r3, [pc, #576]	; (8007020 <_strtod_l+0xbc8>)
 8006dde:	2200      	movs	r2, #0
 8006de0:	4630      	mov	r0, r6
 8006de2:	4639      	mov	r1, r7
 8006de4:	f7f9 fe7a 	bl	8000adc <__aeabi_dcmplt>
 8006de8:	2800      	cmp	r0, #0
 8006dea:	d15c      	bne.n	8006ea6 <_strtod_l+0xa4e>
 8006dec:	4630      	mov	r0, r6
 8006dee:	4639      	mov	r1, r7
 8006df0:	4b8c      	ldr	r3, [pc, #560]	; (8007024 <_strtod_l+0xbcc>)
 8006df2:	2200      	movs	r2, #0
 8006df4:	f7f9 fc00 	bl	80005f8 <__aeabi_dmul>
 8006df8:	4606      	mov	r6, r0
 8006dfa:	460f      	mov	r7, r1
 8006dfc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006e00:	9606      	str	r6, [sp, #24]
 8006e02:	9307      	str	r3, [sp, #28]
 8006e04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e08:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006e0c:	4b86      	ldr	r3, [pc, #536]	; (8007028 <_strtod_l+0xbd0>)
 8006e0e:	ea0a 0303 	and.w	r3, sl, r3
 8006e12:	930d      	str	r3, [sp, #52]	; 0x34
 8006e14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e16:	4b85      	ldr	r3, [pc, #532]	; (800702c <_strtod_l+0xbd4>)
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	f040 8090 	bne.w	8006f3e <_strtod_l+0xae6>
 8006e1e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8006e22:	ec49 8b10 	vmov	d0, r8, r9
 8006e26:	f7ff f9b9 	bl	800619c <__ulp>
 8006e2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e2e:	ec51 0b10 	vmov	r0, r1, d0
 8006e32:	f7f9 fbe1 	bl	80005f8 <__aeabi_dmul>
 8006e36:	4642      	mov	r2, r8
 8006e38:	464b      	mov	r3, r9
 8006e3a:	f7f9 fa27 	bl	800028c <__adddf3>
 8006e3e:	460b      	mov	r3, r1
 8006e40:	4979      	ldr	r1, [pc, #484]	; (8007028 <_strtod_l+0xbd0>)
 8006e42:	4a7b      	ldr	r2, [pc, #492]	; (8007030 <_strtod_l+0xbd8>)
 8006e44:	4019      	ands	r1, r3
 8006e46:	4291      	cmp	r1, r2
 8006e48:	4680      	mov	r8, r0
 8006e4a:	d944      	bls.n	8006ed6 <_strtod_l+0xa7e>
 8006e4c:	ee18 2a90 	vmov	r2, s17
 8006e50:	4b78      	ldr	r3, [pc, #480]	; (8007034 <_strtod_l+0xbdc>)
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d104      	bne.n	8006e60 <_strtod_l+0xa08>
 8006e56:	ee18 3a10 	vmov	r3, s16
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	f43f ad40 	beq.w	80068e0 <_strtod_l+0x488>
 8006e60:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8007034 <_strtod_l+0xbdc>
 8006e64:	f04f 38ff 	mov.w	r8, #4294967295
 8006e68:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006e6a:	4620      	mov	r0, r4
 8006e6c:	f7fe fe6a 	bl	8005b44 <_Bfree>
 8006e70:	9905      	ldr	r1, [sp, #20]
 8006e72:	4620      	mov	r0, r4
 8006e74:	f7fe fe66 	bl	8005b44 <_Bfree>
 8006e78:	4659      	mov	r1, fp
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	f7fe fe62 	bl	8005b44 <_Bfree>
 8006e80:	4629      	mov	r1, r5
 8006e82:	4620      	mov	r0, r4
 8006e84:	f7fe fe5e 	bl	8005b44 <_Bfree>
 8006e88:	e609      	b.n	8006a9e <_strtod_l+0x646>
 8006e8a:	f1b8 0f01 	cmp.w	r8, #1
 8006e8e:	d103      	bne.n	8006e98 <_strtod_l+0xa40>
 8006e90:	f1b9 0f00 	cmp.w	r9, #0
 8006e94:	f43f ad95 	beq.w	80069c2 <_strtod_l+0x56a>
 8006e98:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8006ff0 <_strtod_l+0xb98>
 8006e9c:	4f60      	ldr	r7, [pc, #384]	; (8007020 <_strtod_l+0xbc8>)
 8006e9e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006ea2:	2600      	movs	r6, #0
 8006ea4:	e7ae      	b.n	8006e04 <_strtod_l+0x9ac>
 8006ea6:	4f5f      	ldr	r7, [pc, #380]	; (8007024 <_strtod_l+0xbcc>)
 8006ea8:	2600      	movs	r6, #0
 8006eaa:	e7a7      	b.n	8006dfc <_strtod_l+0x9a4>
 8006eac:	4b5d      	ldr	r3, [pc, #372]	; (8007024 <_strtod_l+0xbcc>)
 8006eae:	4630      	mov	r0, r6
 8006eb0:	4639      	mov	r1, r7
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	f7f9 fba0 	bl	80005f8 <__aeabi_dmul>
 8006eb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006eba:	4606      	mov	r6, r0
 8006ebc:	460f      	mov	r7, r1
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d09c      	beq.n	8006dfc <_strtod_l+0x9a4>
 8006ec2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006ec6:	e79d      	b.n	8006e04 <_strtod_l+0x9ac>
 8006ec8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8006ff8 <_strtod_l+0xba0>
 8006ecc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006ed0:	ec57 6b17 	vmov	r6, r7, d7
 8006ed4:	e796      	b.n	8006e04 <_strtod_l+0x9ac>
 8006ed6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8006eda:	9b04      	ldr	r3, [sp, #16]
 8006edc:	46ca      	mov	sl, r9
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d1c2      	bne.n	8006e68 <_strtod_l+0xa10>
 8006ee2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006ee6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ee8:	0d1b      	lsrs	r3, r3, #20
 8006eea:	051b      	lsls	r3, r3, #20
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d1bb      	bne.n	8006e68 <_strtod_l+0xa10>
 8006ef0:	4630      	mov	r0, r6
 8006ef2:	4639      	mov	r1, r7
 8006ef4:	f7f9 fee0 	bl	8000cb8 <__aeabi_d2lz>
 8006ef8:	f7f9 fb50 	bl	800059c <__aeabi_l2d>
 8006efc:	4602      	mov	r2, r0
 8006efe:	460b      	mov	r3, r1
 8006f00:	4630      	mov	r0, r6
 8006f02:	4639      	mov	r1, r7
 8006f04:	f7f9 f9c0 	bl	8000288 <__aeabi_dsub>
 8006f08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f0a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f0e:	ea43 0308 	orr.w	r3, r3, r8
 8006f12:	4313      	orrs	r3, r2
 8006f14:	4606      	mov	r6, r0
 8006f16:	460f      	mov	r7, r1
 8006f18:	d054      	beq.n	8006fc4 <_strtod_l+0xb6c>
 8006f1a:	a339      	add	r3, pc, #228	; (adr r3, 8007000 <_strtod_l+0xba8>)
 8006f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f20:	f7f9 fddc 	bl	8000adc <__aeabi_dcmplt>
 8006f24:	2800      	cmp	r0, #0
 8006f26:	f47f ace5 	bne.w	80068f4 <_strtod_l+0x49c>
 8006f2a:	a337      	add	r3, pc, #220	; (adr r3, 8007008 <_strtod_l+0xbb0>)
 8006f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f30:	4630      	mov	r0, r6
 8006f32:	4639      	mov	r1, r7
 8006f34:	f7f9 fdf0 	bl	8000b18 <__aeabi_dcmpgt>
 8006f38:	2800      	cmp	r0, #0
 8006f3a:	d095      	beq.n	8006e68 <_strtod_l+0xa10>
 8006f3c:	e4da      	b.n	80068f4 <_strtod_l+0x49c>
 8006f3e:	9b04      	ldr	r3, [sp, #16]
 8006f40:	b333      	cbz	r3, 8006f90 <_strtod_l+0xb38>
 8006f42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f44:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006f48:	d822      	bhi.n	8006f90 <_strtod_l+0xb38>
 8006f4a:	a331      	add	r3, pc, #196	; (adr r3, 8007010 <_strtod_l+0xbb8>)
 8006f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f50:	4630      	mov	r0, r6
 8006f52:	4639      	mov	r1, r7
 8006f54:	f7f9 fdcc 	bl	8000af0 <__aeabi_dcmple>
 8006f58:	b1a0      	cbz	r0, 8006f84 <_strtod_l+0xb2c>
 8006f5a:	4639      	mov	r1, r7
 8006f5c:	4630      	mov	r0, r6
 8006f5e:	f7f9 fe23 	bl	8000ba8 <__aeabi_d2uiz>
 8006f62:	2801      	cmp	r0, #1
 8006f64:	bf38      	it	cc
 8006f66:	2001      	movcc	r0, #1
 8006f68:	f7f9 facc 	bl	8000504 <__aeabi_ui2d>
 8006f6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f6e:	4606      	mov	r6, r0
 8006f70:	460f      	mov	r7, r1
 8006f72:	bb23      	cbnz	r3, 8006fbe <_strtod_l+0xb66>
 8006f74:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006f78:	9010      	str	r0, [sp, #64]	; 0x40
 8006f7a:	9311      	str	r3, [sp, #68]	; 0x44
 8006f7c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006f80:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006f84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f86:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f88:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006f8c:	1a9b      	subs	r3, r3, r2
 8006f8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f90:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006f94:	eeb0 0a48 	vmov.f32	s0, s16
 8006f98:	eef0 0a68 	vmov.f32	s1, s17
 8006f9c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8006fa0:	f7ff f8fc 	bl	800619c <__ulp>
 8006fa4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006fa8:	ec53 2b10 	vmov	r2, r3, d0
 8006fac:	f7f9 fb24 	bl	80005f8 <__aeabi_dmul>
 8006fb0:	ec53 2b18 	vmov	r2, r3, d8
 8006fb4:	f7f9 f96a 	bl	800028c <__adddf3>
 8006fb8:	4680      	mov	r8, r0
 8006fba:	4689      	mov	r9, r1
 8006fbc:	e78d      	b.n	8006eda <_strtod_l+0xa82>
 8006fbe:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8006fc2:	e7db      	b.n	8006f7c <_strtod_l+0xb24>
 8006fc4:	a314      	add	r3, pc, #80	; (adr r3, 8007018 <_strtod_l+0xbc0>)
 8006fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fca:	f7f9 fd87 	bl	8000adc <__aeabi_dcmplt>
 8006fce:	e7b3      	b.n	8006f38 <_strtod_l+0xae0>
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	930a      	str	r3, [sp, #40]	; 0x28
 8006fd4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006fd6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006fd8:	6013      	str	r3, [r2, #0]
 8006fda:	f7ff ba7c 	b.w	80064d6 <_strtod_l+0x7e>
 8006fde:	2a65      	cmp	r2, #101	; 0x65
 8006fe0:	f43f ab75 	beq.w	80066ce <_strtod_l+0x276>
 8006fe4:	2a45      	cmp	r2, #69	; 0x45
 8006fe6:	f43f ab72 	beq.w	80066ce <_strtod_l+0x276>
 8006fea:	2301      	movs	r3, #1
 8006fec:	f7ff bbaa 	b.w	8006744 <_strtod_l+0x2ec>
 8006ff0:	00000000 	.word	0x00000000
 8006ff4:	bff00000 	.word	0xbff00000
 8006ff8:	00000000 	.word	0x00000000
 8006ffc:	3ff00000 	.word	0x3ff00000
 8007000:	94a03595 	.word	0x94a03595
 8007004:	3fdfffff 	.word	0x3fdfffff
 8007008:	35afe535 	.word	0x35afe535
 800700c:	3fe00000 	.word	0x3fe00000
 8007010:	ffc00000 	.word	0xffc00000
 8007014:	41dfffff 	.word	0x41dfffff
 8007018:	94a03595 	.word	0x94a03595
 800701c:	3fcfffff 	.word	0x3fcfffff
 8007020:	3ff00000 	.word	0x3ff00000
 8007024:	3fe00000 	.word	0x3fe00000
 8007028:	7ff00000 	.word	0x7ff00000
 800702c:	7fe00000 	.word	0x7fe00000
 8007030:	7c9fffff 	.word	0x7c9fffff
 8007034:	7fefffff 	.word	0x7fefffff

08007038 <_strtod_r>:
 8007038:	4b01      	ldr	r3, [pc, #4]	; (8007040 <_strtod_r+0x8>)
 800703a:	f7ff ba0d 	b.w	8006458 <_strtod_l>
 800703e:	bf00      	nop
 8007040:	20000068 	.word	0x20000068

08007044 <_strtol_l.constprop.0>:
 8007044:	2b01      	cmp	r3, #1
 8007046:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800704a:	d001      	beq.n	8007050 <_strtol_l.constprop.0+0xc>
 800704c:	2b24      	cmp	r3, #36	; 0x24
 800704e:	d906      	bls.n	800705e <_strtol_l.constprop.0+0x1a>
 8007050:	f7fd fd88 	bl	8004b64 <__errno>
 8007054:	2316      	movs	r3, #22
 8007056:	6003      	str	r3, [r0, #0]
 8007058:	2000      	movs	r0, #0
 800705a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800705e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007144 <_strtol_l.constprop.0+0x100>
 8007062:	460d      	mov	r5, r1
 8007064:	462e      	mov	r6, r5
 8007066:	f815 4b01 	ldrb.w	r4, [r5], #1
 800706a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800706e:	f017 0708 	ands.w	r7, r7, #8
 8007072:	d1f7      	bne.n	8007064 <_strtol_l.constprop.0+0x20>
 8007074:	2c2d      	cmp	r4, #45	; 0x2d
 8007076:	d132      	bne.n	80070de <_strtol_l.constprop.0+0x9a>
 8007078:	782c      	ldrb	r4, [r5, #0]
 800707a:	2701      	movs	r7, #1
 800707c:	1cb5      	adds	r5, r6, #2
 800707e:	2b00      	cmp	r3, #0
 8007080:	d05b      	beq.n	800713a <_strtol_l.constprop.0+0xf6>
 8007082:	2b10      	cmp	r3, #16
 8007084:	d109      	bne.n	800709a <_strtol_l.constprop.0+0x56>
 8007086:	2c30      	cmp	r4, #48	; 0x30
 8007088:	d107      	bne.n	800709a <_strtol_l.constprop.0+0x56>
 800708a:	782c      	ldrb	r4, [r5, #0]
 800708c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007090:	2c58      	cmp	r4, #88	; 0x58
 8007092:	d14d      	bne.n	8007130 <_strtol_l.constprop.0+0xec>
 8007094:	786c      	ldrb	r4, [r5, #1]
 8007096:	2310      	movs	r3, #16
 8007098:	3502      	adds	r5, #2
 800709a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800709e:	f108 38ff 	add.w	r8, r8, #4294967295
 80070a2:	f04f 0e00 	mov.w	lr, #0
 80070a6:	fbb8 f9f3 	udiv	r9, r8, r3
 80070aa:	4676      	mov	r6, lr
 80070ac:	fb03 8a19 	mls	sl, r3, r9, r8
 80070b0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80070b4:	f1bc 0f09 	cmp.w	ip, #9
 80070b8:	d816      	bhi.n	80070e8 <_strtol_l.constprop.0+0xa4>
 80070ba:	4664      	mov	r4, ip
 80070bc:	42a3      	cmp	r3, r4
 80070be:	dd24      	ble.n	800710a <_strtol_l.constprop.0+0xc6>
 80070c0:	f1be 3fff 	cmp.w	lr, #4294967295
 80070c4:	d008      	beq.n	80070d8 <_strtol_l.constprop.0+0x94>
 80070c6:	45b1      	cmp	r9, r6
 80070c8:	d31c      	bcc.n	8007104 <_strtol_l.constprop.0+0xc0>
 80070ca:	d101      	bne.n	80070d0 <_strtol_l.constprop.0+0x8c>
 80070cc:	45a2      	cmp	sl, r4
 80070ce:	db19      	blt.n	8007104 <_strtol_l.constprop.0+0xc0>
 80070d0:	fb06 4603 	mla	r6, r6, r3, r4
 80070d4:	f04f 0e01 	mov.w	lr, #1
 80070d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80070dc:	e7e8      	b.n	80070b0 <_strtol_l.constprop.0+0x6c>
 80070de:	2c2b      	cmp	r4, #43	; 0x2b
 80070e0:	bf04      	itt	eq
 80070e2:	782c      	ldrbeq	r4, [r5, #0]
 80070e4:	1cb5      	addeq	r5, r6, #2
 80070e6:	e7ca      	b.n	800707e <_strtol_l.constprop.0+0x3a>
 80070e8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80070ec:	f1bc 0f19 	cmp.w	ip, #25
 80070f0:	d801      	bhi.n	80070f6 <_strtol_l.constprop.0+0xb2>
 80070f2:	3c37      	subs	r4, #55	; 0x37
 80070f4:	e7e2      	b.n	80070bc <_strtol_l.constprop.0+0x78>
 80070f6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80070fa:	f1bc 0f19 	cmp.w	ip, #25
 80070fe:	d804      	bhi.n	800710a <_strtol_l.constprop.0+0xc6>
 8007100:	3c57      	subs	r4, #87	; 0x57
 8007102:	e7db      	b.n	80070bc <_strtol_l.constprop.0+0x78>
 8007104:	f04f 3eff 	mov.w	lr, #4294967295
 8007108:	e7e6      	b.n	80070d8 <_strtol_l.constprop.0+0x94>
 800710a:	f1be 3fff 	cmp.w	lr, #4294967295
 800710e:	d105      	bne.n	800711c <_strtol_l.constprop.0+0xd8>
 8007110:	2322      	movs	r3, #34	; 0x22
 8007112:	6003      	str	r3, [r0, #0]
 8007114:	4646      	mov	r6, r8
 8007116:	b942      	cbnz	r2, 800712a <_strtol_l.constprop.0+0xe6>
 8007118:	4630      	mov	r0, r6
 800711a:	e79e      	b.n	800705a <_strtol_l.constprop.0+0x16>
 800711c:	b107      	cbz	r7, 8007120 <_strtol_l.constprop.0+0xdc>
 800711e:	4276      	negs	r6, r6
 8007120:	2a00      	cmp	r2, #0
 8007122:	d0f9      	beq.n	8007118 <_strtol_l.constprop.0+0xd4>
 8007124:	f1be 0f00 	cmp.w	lr, #0
 8007128:	d000      	beq.n	800712c <_strtol_l.constprop.0+0xe8>
 800712a:	1e69      	subs	r1, r5, #1
 800712c:	6011      	str	r1, [r2, #0]
 800712e:	e7f3      	b.n	8007118 <_strtol_l.constprop.0+0xd4>
 8007130:	2430      	movs	r4, #48	; 0x30
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1b1      	bne.n	800709a <_strtol_l.constprop.0+0x56>
 8007136:	2308      	movs	r3, #8
 8007138:	e7af      	b.n	800709a <_strtol_l.constprop.0+0x56>
 800713a:	2c30      	cmp	r4, #48	; 0x30
 800713c:	d0a5      	beq.n	800708a <_strtol_l.constprop.0+0x46>
 800713e:	230a      	movs	r3, #10
 8007140:	e7ab      	b.n	800709a <_strtol_l.constprop.0+0x56>
 8007142:	bf00      	nop
 8007144:	08008611 	.word	0x08008611

08007148 <_strtol_r>:
 8007148:	f7ff bf7c 	b.w	8007044 <_strtol_l.constprop.0>

0800714c <__ssputs_r>:
 800714c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007150:	688e      	ldr	r6, [r1, #8]
 8007152:	461f      	mov	r7, r3
 8007154:	42be      	cmp	r6, r7
 8007156:	680b      	ldr	r3, [r1, #0]
 8007158:	4682      	mov	sl, r0
 800715a:	460c      	mov	r4, r1
 800715c:	4690      	mov	r8, r2
 800715e:	d82c      	bhi.n	80071ba <__ssputs_r+0x6e>
 8007160:	898a      	ldrh	r2, [r1, #12]
 8007162:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007166:	d026      	beq.n	80071b6 <__ssputs_r+0x6a>
 8007168:	6965      	ldr	r5, [r4, #20]
 800716a:	6909      	ldr	r1, [r1, #16]
 800716c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007170:	eba3 0901 	sub.w	r9, r3, r1
 8007174:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007178:	1c7b      	adds	r3, r7, #1
 800717a:	444b      	add	r3, r9
 800717c:	106d      	asrs	r5, r5, #1
 800717e:	429d      	cmp	r5, r3
 8007180:	bf38      	it	cc
 8007182:	461d      	movcc	r5, r3
 8007184:	0553      	lsls	r3, r2, #21
 8007186:	d527      	bpl.n	80071d8 <__ssputs_r+0x8c>
 8007188:	4629      	mov	r1, r5
 800718a:	f7fe fc0f 	bl	80059ac <_malloc_r>
 800718e:	4606      	mov	r6, r0
 8007190:	b360      	cbz	r0, 80071ec <__ssputs_r+0xa0>
 8007192:	6921      	ldr	r1, [r4, #16]
 8007194:	464a      	mov	r2, r9
 8007196:	f000 fa1b 	bl	80075d0 <memcpy>
 800719a:	89a3      	ldrh	r3, [r4, #12]
 800719c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80071a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071a4:	81a3      	strh	r3, [r4, #12]
 80071a6:	6126      	str	r6, [r4, #16]
 80071a8:	6165      	str	r5, [r4, #20]
 80071aa:	444e      	add	r6, r9
 80071ac:	eba5 0509 	sub.w	r5, r5, r9
 80071b0:	6026      	str	r6, [r4, #0]
 80071b2:	60a5      	str	r5, [r4, #8]
 80071b4:	463e      	mov	r6, r7
 80071b6:	42be      	cmp	r6, r7
 80071b8:	d900      	bls.n	80071bc <__ssputs_r+0x70>
 80071ba:	463e      	mov	r6, r7
 80071bc:	6820      	ldr	r0, [r4, #0]
 80071be:	4632      	mov	r2, r6
 80071c0:	4641      	mov	r1, r8
 80071c2:	f000 f9c9 	bl	8007558 <memmove>
 80071c6:	68a3      	ldr	r3, [r4, #8]
 80071c8:	1b9b      	subs	r3, r3, r6
 80071ca:	60a3      	str	r3, [r4, #8]
 80071cc:	6823      	ldr	r3, [r4, #0]
 80071ce:	4433      	add	r3, r6
 80071d0:	6023      	str	r3, [r4, #0]
 80071d2:	2000      	movs	r0, #0
 80071d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071d8:	462a      	mov	r2, r5
 80071da:	f000 fdae 	bl	8007d3a <_realloc_r>
 80071de:	4606      	mov	r6, r0
 80071e0:	2800      	cmp	r0, #0
 80071e2:	d1e0      	bne.n	80071a6 <__ssputs_r+0x5a>
 80071e4:	6921      	ldr	r1, [r4, #16]
 80071e6:	4650      	mov	r0, sl
 80071e8:	f7fe fb6c 	bl	80058c4 <_free_r>
 80071ec:	230c      	movs	r3, #12
 80071ee:	f8ca 3000 	str.w	r3, [sl]
 80071f2:	89a3      	ldrh	r3, [r4, #12]
 80071f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071f8:	81a3      	strh	r3, [r4, #12]
 80071fa:	f04f 30ff 	mov.w	r0, #4294967295
 80071fe:	e7e9      	b.n	80071d4 <__ssputs_r+0x88>

08007200 <_svfiprintf_r>:
 8007200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007204:	4698      	mov	r8, r3
 8007206:	898b      	ldrh	r3, [r1, #12]
 8007208:	061b      	lsls	r3, r3, #24
 800720a:	b09d      	sub	sp, #116	; 0x74
 800720c:	4607      	mov	r7, r0
 800720e:	460d      	mov	r5, r1
 8007210:	4614      	mov	r4, r2
 8007212:	d50e      	bpl.n	8007232 <_svfiprintf_r+0x32>
 8007214:	690b      	ldr	r3, [r1, #16]
 8007216:	b963      	cbnz	r3, 8007232 <_svfiprintf_r+0x32>
 8007218:	2140      	movs	r1, #64	; 0x40
 800721a:	f7fe fbc7 	bl	80059ac <_malloc_r>
 800721e:	6028      	str	r0, [r5, #0]
 8007220:	6128      	str	r0, [r5, #16]
 8007222:	b920      	cbnz	r0, 800722e <_svfiprintf_r+0x2e>
 8007224:	230c      	movs	r3, #12
 8007226:	603b      	str	r3, [r7, #0]
 8007228:	f04f 30ff 	mov.w	r0, #4294967295
 800722c:	e0d0      	b.n	80073d0 <_svfiprintf_r+0x1d0>
 800722e:	2340      	movs	r3, #64	; 0x40
 8007230:	616b      	str	r3, [r5, #20]
 8007232:	2300      	movs	r3, #0
 8007234:	9309      	str	r3, [sp, #36]	; 0x24
 8007236:	2320      	movs	r3, #32
 8007238:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800723c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007240:	2330      	movs	r3, #48	; 0x30
 8007242:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80073e8 <_svfiprintf_r+0x1e8>
 8007246:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800724a:	f04f 0901 	mov.w	r9, #1
 800724e:	4623      	mov	r3, r4
 8007250:	469a      	mov	sl, r3
 8007252:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007256:	b10a      	cbz	r2, 800725c <_svfiprintf_r+0x5c>
 8007258:	2a25      	cmp	r2, #37	; 0x25
 800725a:	d1f9      	bne.n	8007250 <_svfiprintf_r+0x50>
 800725c:	ebba 0b04 	subs.w	fp, sl, r4
 8007260:	d00b      	beq.n	800727a <_svfiprintf_r+0x7a>
 8007262:	465b      	mov	r3, fp
 8007264:	4622      	mov	r2, r4
 8007266:	4629      	mov	r1, r5
 8007268:	4638      	mov	r0, r7
 800726a:	f7ff ff6f 	bl	800714c <__ssputs_r>
 800726e:	3001      	adds	r0, #1
 8007270:	f000 80a9 	beq.w	80073c6 <_svfiprintf_r+0x1c6>
 8007274:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007276:	445a      	add	r2, fp
 8007278:	9209      	str	r2, [sp, #36]	; 0x24
 800727a:	f89a 3000 	ldrb.w	r3, [sl]
 800727e:	2b00      	cmp	r3, #0
 8007280:	f000 80a1 	beq.w	80073c6 <_svfiprintf_r+0x1c6>
 8007284:	2300      	movs	r3, #0
 8007286:	f04f 32ff 	mov.w	r2, #4294967295
 800728a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800728e:	f10a 0a01 	add.w	sl, sl, #1
 8007292:	9304      	str	r3, [sp, #16]
 8007294:	9307      	str	r3, [sp, #28]
 8007296:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800729a:	931a      	str	r3, [sp, #104]	; 0x68
 800729c:	4654      	mov	r4, sl
 800729e:	2205      	movs	r2, #5
 80072a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072a4:	4850      	ldr	r0, [pc, #320]	; (80073e8 <_svfiprintf_r+0x1e8>)
 80072a6:	f7f8 ff93 	bl	80001d0 <memchr>
 80072aa:	9a04      	ldr	r2, [sp, #16]
 80072ac:	b9d8      	cbnz	r0, 80072e6 <_svfiprintf_r+0xe6>
 80072ae:	06d0      	lsls	r0, r2, #27
 80072b0:	bf44      	itt	mi
 80072b2:	2320      	movmi	r3, #32
 80072b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072b8:	0711      	lsls	r1, r2, #28
 80072ba:	bf44      	itt	mi
 80072bc:	232b      	movmi	r3, #43	; 0x2b
 80072be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072c2:	f89a 3000 	ldrb.w	r3, [sl]
 80072c6:	2b2a      	cmp	r3, #42	; 0x2a
 80072c8:	d015      	beq.n	80072f6 <_svfiprintf_r+0xf6>
 80072ca:	9a07      	ldr	r2, [sp, #28]
 80072cc:	4654      	mov	r4, sl
 80072ce:	2000      	movs	r0, #0
 80072d0:	f04f 0c0a 	mov.w	ip, #10
 80072d4:	4621      	mov	r1, r4
 80072d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072da:	3b30      	subs	r3, #48	; 0x30
 80072dc:	2b09      	cmp	r3, #9
 80072de:	d94d      	bls.n	800737c <_svfiprintf_r+0x17c>
 80072e0:	b1b0      	cbz	r0, 8007310 <_svfiprintf_r+0x110>
 80072e2:	9207      	str	r2, [sp, #28]
 80072e4:	e014      	b.n	8007310 <_svfiprintf_r+0x110>
 80072e6:	eba0 0308 	sub.w	r3, r0, r8
 80072ea:	fa09 f303 	lsl.w	r3, r9, r3
 80072ee:	4313      	orrs	r3, r2
 80072f0:	9304      	str	r3, [sp, #16]
 80072f2:	46a2      	mov	sl, r4
 80072f4:	e7d2      	b.n	800729c <_svfiprintf_r+0x9c>
 80072f6:	9b03      	ldr	r3, [sp, #12]
 80072f8:	1d19      	adds	r1, r3, #4
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	9103      	str	r1, [sp, #12]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	bfbb      	ittet	lt
 8007302:	425b      	neglt	r3, r3
 8007304:	f042 0202 	orrlt.w	r2, r2, #2
 8007308:	9307      	strge	r3, [sp, #28]
 800730a:	9307      	strlt	r3, [sp, #28]
 800730c:	bfb8      	it	lt
 800730e:	9204      	strlt	r2, [sp, #16]
 8007310:	7823      	ldrb	r3, [r4, #0]
 8007312:	2b2e      	cmp	r3, #46	; 0x2e
 8007314:	d10c      	bne.n	8007330 <_svfiprintf_r+0x130>
 8007316:	7863      	ldrb	r3, [r4, #1]
 8007318:	2b2a      	cmp	r3, #42	; 0x2a
 800731a:	d134      	bne.n	8007386 <_svfiprintf_r+0x186>
 800731c:	9b03      	ldr	r3, [sp, #12]
 800731e:	1d1a      	adds	r2, r3, #4
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	9203      	str	r2, [sp, #12]
 8007324:	2b00      	cmp	r3, #0
 8007326:	bfb8      	it	lt
 8007328:	f04f 33ff 	movlt.w	r3, #4294967295
 800732c:	3402      	adds	r4, #2
 800732e:	9305      	str	r3, [sp, #20]
 8007330:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80073f8 <_svfiprintf_r+0x1f8>
 8007334:	7821      	ldrb	r1, [r4, #0]
 8007336:	2203      	movs	r2, #3
 8007338:	4650      	mov	r0, sl
 800733a:	f7f8 ff49 	bl	80001d0 <memchr>
 800733e:	b138      	cbz	r0, 8007350 <_svfiprintf_r+0x150>
 8007340:	9b04      	ldr	r3, [sp, #16]
 8007342:	eba0 000a 	sub.w	r0, r0, sl
 8007346:	2240      	movs	r2, #64	; 0x40
 8007348:	4082      	lsls	r2, r0
 800734a:	4313      	orrs	r3, r2
 800734c:	3401      	adds	r4, #1
 800734e:	9304      	str	r3, [sp, #16]
 8007350:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007354:	4825      	ldr	r0, [pc, #148]	; (80073ec <_svfiprintf_r+0x1ec>)
 8007356:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800735a:	2206      	movs	r2, #6
 800735c:	f7f8 ff38 	bl	80001d0 <memchr>
 8007360:	2800      	cmp	r0, #0
 8007362:	d038      	beq.n	80073d6 <_svfiprintf_r+0x1d6>
 8007364:	4b22      	ldr	r3, [pc, #136]	; (80073f0 <_svfiprintf_r+0x1f0>)
 8007366:	bb1b      	cbnz	r3, 80073b0 <_svfiprintf_r+0x1b0>
 8007368:	9b03      	ldr	r3, [sp, #12]
 800736a:	3307      	adds	r3, #7
 800736c:	f023 0307 	bic.w	r3, r3, #7
 8007370:	3308      	adds	r3, #8
 8007372:	9303      	str	r3, [sp, #12]
 8007374:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007376:	4433      	add	r3, r6
 8007378:	9309      	str	r3, [sp, #36]	; 0x24
 800737a:	e768      	b.n	800724e <_svfiprintf_r+0x4e>
 800737c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007380:	460c      	mov	r4, r1
 8007382:	2001      	movs	r0, #1
 8007384:	e7a6      	b.n	80072d4 <_svfiprintf_r+0xd4>
 8007386:	2300      	movs	r3, #0
 8007388:	3401      	adds	r4, #1
 800738a:	9305      	str	r3, [sp, #20]
 800738c:	4619      	mov	r1, r3
 800738e:	f04f 0c0a 	mov.w	ip, #10
 8007392:	4620      	mov	r0, r4
 8007394:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007398:	3a30      	subs	r2, #48	; 0x30
 800739a:	2a09      	cmp	r2, #9
 800739c:	d903      	bls.n	80073a6 <_svfiprintf_r+0x1a6>
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d0c6      	beq.n	8007330 <_svfiprintf_r+0x130>
 80073a2:	9105      	str	r1, [sp, #20]
 80073a4:	e7c4      	b.n	8007330 <_svfiprintf_r+0x130>
 80073a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80073aa:	4604      	mov	r4, r0
 80073ac:	2301      	movs	r3, #1
 80073ae:	e7f0      	b.n	8007392 <_svfiprintf_r+0x192>
 80073b0:	ab03      	add	r3, sp, #12
 80073b2:	9300      	str	r3, [sp, #0]
 80073b4:	462a      	mov	r2, r5
 80073b6:	4b0f      	ldr	r3, [pc, #60]	; (80073f4 <_svfiprintf_r+0x1f4>)
 80073b8:	a904      	add	r1, sp, #16
 80073ba:	4638      	mov	r0, r7
 80073bc:	f7fc fc50 	bl	8003c60 <_printf_float>
 80073c0:	1c42      	adds	r2, r0, #1
 80073c2:	4606      	mov	r6, r0
 80073c4:	d1d6      	bne.n	8007374 <_svfiprintf_r+0x174>
 80073c6:	89ab      	ldrh	r3, [r5, #12]
 80073c8:	065b      	lsls	r3, r3, #25
 80073ca:	f53f af2d 	bmi.w	8007228 <_svfiprintf_r+0x28>
 80073ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 80073d0:	b01d      	add	sp, #116	; 0x74
 80073d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073d6:	ab03      	add	r3, sp, #12
 80073d8:	9300      	str	r3, [sp, #0]
 80073da:	462a      	mov	r2, r5
 80073dc:	4b05      	ldr	r3, [pc, #20]	; (80073f4 <_svfiprintf_r+0x1f4>)
 80073de:	a904      	add	r1, sp, #16
 80073e0:	4638      	mov	r0, r7
 80073e2:	f7fc fee1 	bl	80041a8 <_printf_i>
 80073e6:	e7eb      	b.n	80073c0 <_svfiprintf_r+0x1c0>
 80073e8:	08008711 	.word	0x08008711
 80073ec:	0800871b 	.word	0x0800871b
 80073f0:	08003c61 	.word	0x08003c61
 80073f4:	0800714d 	.word	0x0800714d
 80073f8:	08008717 	.word	0x08008717

080073fc <__sflush_r>:
 80073fc:	898a      	ldrh	r2, [r1, #12]
 80073fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007402:	4605      	mov	r5, r0
 8007404:	0710      	lsls	r0, r2, #28
 8007406:	460c      	mov	r4, r1
 8007408:	d458      	bmi.n	80074bc <__sflush_r+0xc0>
 800740a:	684b      	ldr	r3, [r1, #4]
 800740c:	2b00      	cmp	r3, #0
 800740e:	dc05      	bgt.n	800741c <__sflush_r+0x20>
 8007410:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007412:	2b00      	cmp	r3, #0
 8007414:	dc02      	bgt.n	800741c <__sflush_r+0x20>
 8007416:	2000      	movs	r0, #0
 8007418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800741c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800741e:	2e00      	cmp	r6, #0
 8007420:	d0f9      	beq.n	8007416 <__sflush_r+0x1a>
 8007422:	2300      	movs	r3, #0
 8007424:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007428:	682f      	ldr	r7, [r5, #0]
 800742a:	6a21      	ldr	r1, [r4, #32]
 800742c:	602b      	str	r3, [r5, #0]
 800742e:	d032      	beq.n	8007496 <__sflush_r+0x9a>
 8007430:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007432:	89a3      	ldrh	r3, [r4, #12]
 8007434:	075a      	lsls	r2, r3, #29
 8007436:	d505      	bpl.n	8007444 <__sflush_r+0x48>
 8007438:	6863      	ldr	r3, [r4, #4]
 800743a:	1ac0      	subs	r0, r0, r3
 800743c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800743e:	b10b      	cbz	r3, 8007444 <__sflush_r+0x48>
 8007440:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007442:	1ac0      	subs	r0, r0, r3
 8007444:	2300      	movs	r3, #0
 8007446:	4602      	mov	r2, r0
 8007448:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800744a:	6a21      	ldr	r1, [r4, #32]
 800744c:	4628      	mov	r0, r5
 800744e:	47b0      	blx	r6
 8007450:	1c43      	adds	r3, r0, #1
 8007452:	89a3      	ldrh	r3, [r4, #12]
 8007454:	d106      	bne.n	8007464 <__sflush_r+0x68>
 8007456:	6829      	ldr	r1, [r5, #0]
 8007458:	291d      	cmp	r1, #29
 800745a:	d82b      	bhi.n	80074b4 <__sflush_r+0xb8>
 800745c:	4a29      	ldr	r2, [pc, #164]	; (8007504 <__sflush_r+0x108>)
 800745e:	410a      	asrs	r2, r1
 8007460:	07d6      	lsls	r6, r2, #31
 8007462:	d427      	bmi.n	80074b4 <__sflush_r+0xb8>
 8007464:	2200      	movs	r2, #0
 8007466:	6062      	str	r2, [r4, #4]
 8007468:	04d9      	lsls	r1, r3, #19
 800746a:	6922      	ldr	r2, [r4, #16]
 800746c:	6022      	str	r2, [r4, #0]
 800746e:	d504      	bpl.n	800747a <__sflush_r+0x7e>
 8007470:	1c42      	adds	r2, r0, #1
 8007472:	d101      	bne.n	8007478 <__sflush_r+0x7c>
 8007474:	682b      	ldr	r3, [r5, #0]
 8007476:	b903      	cbnz	r3, 800747a <__sflush_r+0x7e>
 8007478:	6560      	str	r0, [r4, #84]	; 0x54
 800747a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800747c:	602f      	str	r7, [r5, #0]
 800747e:	2900      	cmp	r1, #0
 8007480:	d0c9      	beq.n	8007416 <__sflush_r+0x1a>
 8007482:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007486:	4299      	cmp	r1, r3
 8007488:	d002      	beq.n	8007490 <__sflush_r+0x94>
 800748a:	4628      	mov	r0, r5
 800748c:	f7fe fa1a 	bl	80058c4 <_free_r>
 8007490:	2000      	movs	r0, #0
 8007492:	6360      	str	r0, [r4, #52]	; 0x34
 8007494:	e7c0      	b.n	8007418 <__sflush_r+0x1c>
 8007496:	2301      	movs	r3, #1
 8007498:	4628      	mov	r0, r5
 800749a:	47b0      	blx	r6
 800749c:	1c41      	adds	r1, r0, #1
 800749e:	d1c8      	bne.n	8007432 <__sflush_r+0x36>
 80074a0:	682b      	ldr	r3, [r5, #0]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d0c5      	beq.n	8007432 <__sflush_r+0x36>
 80074a6:	2b1d      	cmp	r3, #29
 80074a8:	d001      	beq.n	80074ae <__sflush_r+0xb2>
 80074aa:	2b16      	cmp	r3, #22
 80074ac:	d101      	bne.n	80074b2 <__sflush_r+0xb6>
 80074ae:	602f      	str	r7, [r5, #0]
 80074b0:	e7b1      	b.n	8007416 <__sflush_r+0x1a>
 80074b2:	89a3      	ldrh	r3, [r4, #12]
 80074b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074b8:	81a3      	strh	r3, [r4, #12]
 80074ba:	e7ad      	b.n	8007418 <__sflush_r+0x1c>
 80074bc:	690f      	ldr	r7, [r1, #16]
 80074be:	2f00      	cmp	r7, #0
 80074c0:	d0a9      	beq.n	8007416 <__sflush_r+0x1a>
 80074c2:	0793      	lsls	r3, r2, #30
 80074c4:	680e      	ldr	r6, [r1, #0]
 80074c6:	bf08      	it	eq
 80074c8:	694b      	ldreq	r3, [r1, #20]
 80074ca:	600f      	str	r7, [r1, #0]
 80074cc:	bf18      	it	ne
 80074ce:	2300      	movne	r3, #0
 80074d0:	eba6 0807 	sub.w	r8, r6, r7
 80074d4:	608b      	str	r3, [r1, #8]
 80074d6:	f1b8 0f00 	cmp.w	r8, #0
 80074da:	dd9c      	ble.n	8007416 <__sflush_r+0x1a>
 80074dc:	6a21      	ldr	r1, [r4, #32]
 80074de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80074e0:	4643      	mov	r3, r8
 80074e2:	463a      	mov	r2, r7
 80074e4:	4628      	mov	r0, r5
 80074e6:	47b0      	blx	r6
 80074e8:	2800      	cmp	r0, #0
 80074ea:	dc06      	bgt.n	80074fa <__sflush_r+0xfe>
 80074ec:	89a3      	ldrh	r3, [r4, #12]
 80074ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074f2:	81a3      	strh	r3, [r4, #12]
 80074f4:	f04f 30ff 	mov.w	r0, #4294967295
 80074f8:	e78e      	b.n	8007418 <__sflush_r+0x1c>
 80074fa:	4407      	add	r7, r0
 80074fc:	eba8 0800 	sub.w	r8, r8, r0
 8007500:	e7e9      	b.n	80074d6 <__sflush_r+0xda>
 8007502:	bf00      	nop
 8007504:	dfbffffe 	.word	0xdfbffffe

08007508 <_fflush_r>:
 8007508:	b538      	push	{r3, r4, r5, lr}
 800750a:	690b      	ldr	r3, [r1, #16]
 800750c:	4605      	mov	r5, r0
 800750e:	460c      	mov	r4, r1
 8007510:	b913      	cbnz	r3, 8007518 <_fflush_r+0x10>
 8007512:	2500      	movs	r5, #0
 8007514:	4628      	mov	r0, r5
 8007516:	bd38      	pop	{r3, r4, r5, pc}
 8007518:	b118      	cbz	r0, 8007522 <_fflush_r+0x1a>
 800751a:	6a03      	ldr	r3, [r0, #32]
 800751c:	b90b      	cbnz	r3, 8007522 <_fflush_r+0x1a>
 800751e:	f7fd fa01 	bl	8004924 <__sinit>
 8007522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d0f3      	beq.n	8007512 <_fflush_r+0xa>
 800752a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800752c:	07d0      	lsls	r0, r2, #31
 800752e:	d404      	bmi.n	800753a <_fflush_r+0x32>
 8007530:	0599      	lsls	r1, r3, #22
 8007532:	d402      	bmi.n	800753a <_fflush_r+0x32>
 8007534:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007536:	f7fd fb40 	bl	8004bba <__retarget_lock_acquire_recursive>
 800753a:	4628      	mov	r0, r5
 800753c:	4621      	mov	r1, r4
 800753e:	f7ff ff5d 	bl	80073fc <__sflush_r>
 8007542:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007544:	07da      	lsls	r2, r3, #31
 8007546:	4605      	mov	r5, r0
 8007548:	d4e4      	bmi.n	8007514 <_fflush_r+0xc>
 800754a:	89a3      	ldrh	r3, [r4, #12]
 800754c:	059b      	lsls	r3, r3, #22
 800754e:	d4e1      	bmi.n	8007514 <_fflush_r+0xc>
 8007550:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007552:	f7fd fb33 	bl	8004bbc <__retarget_lock_release_recursive>
 8007556:	e7dd      	b.n	8007514 <_fflush_r+0xc>

08007558 <memmove>:
 8007558:	4288      	cmp	r0, r1
 800755a:	b510      	push	{r4, lr}
 800755c:	eb01 0402 	add.w	r4, r1, r2
 8007560:	d902      	bls.n	8007568 <memmove+0x10>
 8007562:	4284      	cmp	r4, r0
 8007564:	4623      	mov	r3, r4
 8007566:	d807      	bhi.n	8007578 <memmove+0x20>
 8007568:	1e43      	subs	r3, r0, #1
 800756a:	42a1      	cmp	r1, r4
 800756c:	d008      	beq.n	8007580 <memmove+0x28>
 800756e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007572:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007576:	e7f8      	b.n	800756a <memmove+0x12>
 8007578:	4402      	add	r2, r0
 800757a:	4601      	mov	r1, r0
 800757c:	428a      	cmp	r2, r1
 800757e:	d100      	bne.n	8007582 <memmove+0x2a>
 8007580:	bd10      	pop	{r4, pc}
 8007582:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007586:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800758a:	e7f7      	b.n	800757c <memmove+0x24>

0800758c <strncmp>:
 800758c:	b510      	push	{r4, lr}
 800758e:	b16a      	cbz	r2, 80075ac <strncmp+0x20>
 8007590:	3901      	subs	r1, #1
 8007592:	1884      	adds	r4, r0, r2
 8007594:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007598:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800759c:	429a      	cmp	r2, r3
 800759e:	d103      	bne.n	80075a8 <strncmp+0x1c>
 80075a0:	42a0      	cmp	r0, r4
 80075a2:	d001      	beq.n	80075a8 <strncmp+0x1c>
 80075a4:	2a00      	cmp	r2, #0
 80075a6:	d1f5      	bne.n	8007594 <strncmp+0x8>
 80075a8:	1ad0      	subs	r0, r2, r3
 80075aa:	bd10      	pop	{r4, pc}
 80075ac:	4610      	mov	r0, r2
 80075ae:	e7fc      	b.n	80075aa <strncmp+0x1e>

080075b0 <_sbrk_r>:
 80075b0:	b538      	push	{r3, r4, r5, lr}
 80075b2:	4d06      	ldr	r5, [pc, #24]	; (80075cc <_sbrk_r+0x1c>)
 80075b4:	2300      	movs	r3, #0
 80075b6:	4604      	mov	r4, r0
 80075b8:	4608      	mov	r0, r1
 80075ba:	602b      	str	r3, [r5, #0]
 80075bc:	f7fa f880 	bl	80016c0 <_sbrk>
 80075c0:	1c43      	adds	r3, r0, #1
 80075c2:	d102      	bne.n	80075ca <_sbrk_r+0x1a>
 80075c4:	682b      	ldr	r3, [r5, #0]
 80075c6:	b103      	cbz	r3, 80075ca <_sbrk_r+0x1a>
 80075c8:	6023      	str	r3, [r4, #0]
 80075ca:	bd38      	pop	{r3, r4, r5, pc}
 80075cc:	20000444 	.word	0x20000444

080075d0 <memcpy>:
 80075d0:	440a      	add	r2, r1
 80075d2:	4291      	cmp	r1, r2
 80075d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80075d8:	d100      	bne.n	80075dc <memcpy+0xc>
 80075da:	4770      	bx	lr
 80075dc:	b510      	push	{r4, lr}
 80075de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075e6:	4291      	cmp	r1, r2
 80075e8:	d1f9      	bne.n	80075de <memcpy+0xe>
 80075ea:	bd10      	pop	{r4, pc}
 80075ec:	0000      	movs	r0, r0
	...

080075f0 <nan>:
 80075f0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80075f8 <nan+0x8>
 80075f4:	4770      	bx	lr
 80075f6:	bf00      	nop
 80075f8:	00000000 	.word	0x00000000
 80075fc:	7ff80000 	.word	0x7ff80000

08007600 <__assert_func>:
 8007600:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007602:	4614      	mov	r4, r2
 8007604:	461a      	mov	r2, r3
 8007606:	4b09      	ldr	r3, [pc, #36]	; (800762c <__assert_func+0x2c>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4605      	mov	r5, r0
 800760c:	68d8      	ldr	r0, [r3, #12]
 800760e:	b14c      	cbz	r4, 8007624 <__assert_func+0x24>
 8007610:	4b07      	ldr	r3, [pc, #28]	; (8007630 <__assert_func+0x30>)
 8007612:	9100      	str	r1, [sp, #0]
 8007614:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007618:	4906      	ldr	r1, [pc, #24]	; (8007634 <__assert_func+0x34>)
 800761a:	462b      	mov	r3, r5
 800761c:	f000 fbca 	bl	8007db4 <fiprintf>
 8007620:	f000 fbda 	bl	8007dd8 <abort>
 8007624:	4b04      	ldr	r3, [pc, #16]	; (8007638 <__assert_func+0x38>)
 8007626:	461c      	mov	r4, r3
 8007628:	e7f3      	b.n	8007612 <__assert_func+0x12>
 800762a:	bf00      	nop
 800762c:	20000064 	.word	0x20000064
 8007630:	0800872a 	.word	0x0800872a
 8007634:	08008737 	.word	0x08008737
 8007638:	08008765 	.word	0x08008765

0800763c <_calloc_r>:
 800763c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800763e:	fba1 2402 	umull	r2, r4, r1, r2
 8007642:	b94c      	cbnz	r4, 8007658 <_calloc_r+0x1c>
 8007644:	4611      	mov	r1, r2
 8007646:	9201      	str	r2, [sp, #4]
 8007648:	f7fe f9b0 	bl	80059ac <_malloc_r>
 800764c:	9a01      	ldr	r2, [sp, #4]
 800764e:	4605      	mov	r5, r0
 8007650:	b930      	cbnz	r0, 8007660 <_calloc_r+0x24>
 8007652:	4628      	mov	r0, r5
 8007654:	b003      	add	sp, #12
 8007656:	bd30      	pop	{r4, r5, pc}
 8007658:	220c      	movs	r2, #12
 800765a:	6002      	str	r2, [r0, #0]
 800765c:	2500      	movs	r5, #0
 800765e:	e7f8      	b.n	8007652 <_calloc_r+0x16>
 8007660:	4621      	mov	r1, r4
 8007662:	f7fd fa2c 	bl	8004abe <memset>
 8007666:	e7f4      	b.n	8007652 <_calloc_r+0x16>

08007668 <rshift>:
 8007668:	6903      	ldr	r3, [r0, #16]
 800766a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800766e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007672:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007676:	f100 0414 	add.w	r4, r0, #20
 800767a:	dd45      	ble.n	8007708 <rshift+0xa0>
 800767c:	f011 011f 	ands.w	r1, r1, #31
 8007680:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007684:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007688:	d10c      	bne.n	80076a4 <rshift+0x3c>
 800768a:	f100 0710 	add.w	r7, r0, #16
 800768e:	4629      	mov	r1, r5
 8007690:	42b1      	cmp	r1, r6
 8007692:	d334      	bcc.n	80076fe <rshift+0x96>
 8007694:	1a9b      	subs	r3, r3, r2
 8007696:	009b      	lsls	r3, r3, #2
 8007698:	1eea      	subs	r2, r5, #3
 800769a:	4296      	cmp	r6, r2
 800769c:	bf38      	it	cc
 800769e:	2300      	movcc	r3, #0
 80076a0:	4423      	add	r3, r4
 80076a2:	e015      	b.n	80076d0 <rshift+0x68>
 80076a4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80076a8:	f1c1 0820 	rsb	r8, r1, #32
 80076ac:	40cf      	lsrs	r7, r1
 80076ae:	f105 0e04 	add.w	lr, r5, #4
 80076b2:	46a1      	mov	r9, r4
 80076b4:	4576      	cmp	r6, lr
 80076b6:	46f4      	mov	ip, lr
 80076b8:	d815      	bhi.n	80076e6 <rshift+0x7e>
 80076ba:	1a9a      	subs	r2, r3, r2
 80076bc:	0092      	lsls	r2, r2, #2
 80076be:	3a04      	subs	r2, #4
 80076c0:	3501      	adds	r5, #1
 80076c2:	42ae      	cmp	r6, r5
 80076c4:	bf38      	it	cc
 80076c6:	2200      	movcc	r2, #0
 80076c8:	18a3      	adds	r3, r4, r2
 80076ca:	50a7      	str	r7, [r4, r2]
 80076cc:	b107      	cbz	r7, 80076d0 <rshift+0x68>
 80076ce:	3304      	adds	r3, #4
 80076d0:	1b1a      	subs	r2, r3, r4
 80076d2:	42a3      	cmp	r3, r4
 80076d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80076d8:	bf08      	it	eq
 80076da:	2300      	moveq	r3, #0
 80076dc:	6102      	str	r2, [r0, #16]
 80076de:	bf08      	it	eq
 80076e0:	6143      	streq	r3, [r0, #20]
 80076e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80076e6:	f8dc c000 	ldr.w	ip, [ip]
 80076ea:	fa0c fc08 	lsl.w	ip, ip, r8
 80076ee:	ea4c 0707 	orr.w	r7, ip, r7
 80076f2:	f849 7b04 	str.w	r7, [r9], #4
 80076f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80076fa:	40cf      	lsrs	r7, r1
 80076fc:	e7da      	b.n	80076b4 <rshift+0x4c>
 80076fe:	f851 cb04 	ldr.w	ip, [r1], #4
 8007702:	f847 cf04 	str.w	ip, [r7, #4]!
 8007706:	e7c3      	b.n	8007690 <rshift+0x28>
 8007708:	4623      	mov	r3, r4
 800770a:	e7e1      	b.n	80076d0 <rshift+0x68>

0800770c <__hexdig_fun>:
 800770c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007710:	2b09      	cmp	r3, #9
 8007712:	d802      	bhi.n	800771a <__hexdig_fun+0xe>
 8007714:	3820      	subs	r0, #32
 8007716:	b2c0      	uxtb	r0, r0
 8007718:	4770      	bx	lr
 800771a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800771e:	2b05      	cmp	r3, #5
 8007720:	d801      	bhi.n	8007726 <__hexdig_fun+0x1a>
 8007722:	3847      	subs	r0, #71	; 0x47
 8007724:	e7f7      	b.n	8007716 <__hexdig_fun+0xa>
 8007726:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800772a:	2b05      	cmp	r3, #5
 800772c:	d801      	bhi.n	8007732 <__hexdig_fun+0x26>
 800772e:	3827      	subs	r0, #39	; 0x27
 8007730:	e7f1      	b.n	8007716 <__hexdig_fun+0xa>
 8007732:	2000      	movs	r0, #0
 8007734:	4770      	bx	lr
	...

08007738 <__gethex>:
 8007738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800773c:	4617      	mov	r7, r2
 800773e:	680a      	ldr	r2, [r1, #0]
 8007740:	b085      	sub	sp, #20
 8007742:	f102 0b02 	add.w	fp, r2, #2
 8007746:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800774a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800774e:	4681      	mov	r9, r0
 8007750:	468a      	mov	sl, r1
 8007752:	9302      	str	r3, [sp, #8]
 8007754:	32fe      	adds	r2, #254	; 0xfe
 8007756:	eb02 030b 	add.w	r3, r2, fp
 800775a:	46d8      	mov	r8, fp
 800775c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8007760:	9301      	str	r3, [sp, #4]
 8007762:	2830      	cmp	r0, #48	; 0x30
 8007764:	d0f7      	beq.n	8007756 <__gethex+0x1e>
 8007766:	f7ff ffd1 	bl	800770c <__hexdig_fun>
 800776a:	4604      	mov	r4, r0
 800776c:	2800      	cmp	r0, #0
 800776e:	d138      	bne.n	80077e2 <__gethex+0xaa>
 8007770:	49a7      	ldr	r1, [pc, #668]	; (8007a10 <__gethex+0x2d8>)
 8007772:	2201      	movs	r2, #1
 8007774:	4640      	mov	r0, r8
 8007776:	f7ff ff09 	bl	800758c <strncmp>
 800777a:	4606      	mov	r6, r0
 800777c:	2800      	cmp	r0, #0
 800777e:	d169      	bne.n	8007854 <__gethex+0x11c>
 8007780:	f898 0001 	ldrb.w	r0, [r8, #1]
 8007784:	465d      	mov	r5, fp
 8007786:	f7ff ffc1 	bl	800770c <__hexdig_fun>
 800778a:	2800      	cmp	r0, #0
 800778c:	d064      	beq.n	8007858 <__gethex+0x120>
 800778e:	465a      	mov	r2, fp
 8007790:	7810      	ldrb	r0, [r2, #0]
 8007792:	2830      	cmp	r0, #48	; 0x30
 8007794:	4690      	mov	r8, r2
 8007796:	f102 0201 	add.w	r2, r2, #1
 800779a:	d0f9      	beq.n	8007790 <__gethex+0x58>
 800779c:	f7ff ffb6 	bl	800770c <__hexdig_fun>
 80077a0:	2301      	movs	r3, #1
 80077a2:	fab0 f480 	clz	r4, r0
 80077a6:	0964      	lsrs	r4, r4, #5
 80077a8:	465e      	mov	r6, fp
 80077aa:	9301      	str	r3, [sp, #4]
 80077ac:	4642      	mov	r2, r8
 80077ae:	4615      	mov	r5, r2
 80077b0:	3201      	adds	r2, #1
 80077b2:	7828      	ldrb	r0, [r5, #0]
 80077b4:	f7ff ffaa 	bl	800770c <__hexdig_fun>
 80077b8:	2800      	cmp	r0, #0
 80077ba:	d1f8      	bne.n	80077ae <__gethex+0x76>
 80077bc:	4994      	ldr	r1, [pc, #592]	; (8007a10 <__gethex+0x2d8>)
 80077be:	2201      	movs	r2, #1
 80077c0:	4628      	mov	r0, r5
 80077c2:	f7ff fee3 	bl	800758c <strncmp>
 80077c6:	b978      	cbnz	r0, 80077e8 <__gethex+0xb0>
 80077c8:	b946      	cbnz	r6, 80077dc <__gethex+0xa4>
 80077ca:	1c6e      	adds	r6, r5, #1
 80077cc:	4632      	mov	r2, r6
 80077ce:	4615      	mov	r5, r2
 80077d0:	3201      	adds	r2, #1
 80077d2:	7828      	ldrb	r0, [r5, #0]
 80077d4:	f7ff ff9a 	bl	800770c <__hexdig_fun>
 80077d8:	2800      	cmp	r0, #0
 80077da:	d1f8      	bne.n	80077ce <__gethex+0x96>
 80077dc:	1b73      	subs	r3, r6, r5
 80077de:	009e      	lsls	r6, r3, #2
 80077e0:	e004      	b.n	80077ec <__gethex+0xb4>
 80077e2:	2400      	movs	r4, #0
 80077e4:	4626      	mov	r6, r4
 80077e6:	e7e1      	b.n	80077ac <__gethex+0x74>
 80077e8:	2e00      	cmp	r6, #0
 80077ea:	d1f7      	bne.n	80077dc <__gethex+0xa4>
 80077ec:	782b      	ldrb	r3, [r5, #0]
 80077ee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80077f2:	2b50      	cmp	r3, #80	; 0x50
 80077f4:	d13d      	bne.n	8007872 <__gethex+0x13a>
 80077f6:	786b      	ldrb	r3, [r5, #1]
 80077f8:	2b2b      	cmp	r3, #43	; 0x2b
 80077fa:	d02f      	beq.n	800785c <__gethex+0x124>
 80077fc:	2b2d      	cmp	r3, #45	; 0x2d
 80077fe:	d031      	beq.n	8007864 <__gethex+0x12c>
 8007800:	1c69      	adds	r1, r5, #1
 8007802:	f04f 0b00 	mov.w	fp, #0
 8007806:	7808      	ldrb	r0, [r1, #0]
 8007808:	f7ff ff80 	bl	800770c <__hexdig_fun>
 800780c:	1e42      	subs	r2, r0, #1
 800780e:	b2d2      	uxtb	r2, r2
 8007810:	2a18      	cmp	r2, #24
 8007812:	d82e      	bhi.n	8007872 <__gethex+0x13a>
 8007814:	f1a0 0210 	sub.w	r2, r0, #16
 8007818:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800781c:	f7ff ff76 	bl	800770c <__hexdig_fun>
 8007820:	f100 3cff 	add.w	ip, r0, #4294967295
 8007824:	fa5f fc8c 	uxtb.w	ip, ip
 8007828:	f1bc 0f18 	cmp.w	ip, #24
 800782c:	d91d      	bls.n	800786a <__gethex+0x132>
 800782e:	f1bb 0f00 	cmp.w	fp, #0
 8007832:	d000      	beq.n	8007836 <__gethex+0xfe>
 8007834:	4252      	negs	r2, r2
 8007836:	4416      	add	r6, r2
 8007838:	f8ca 1000 	str.w	r1, [sl]
 800783c:	b1dc      	cbz	r4, 8007876 <__gethex+0x13e>
 800783e:	9b01      	ldr	r3, [sp, #4]
 8007840:	2b00      	cmp	r3, #0
 8007842:	bf14      	ite	ne
 8007844:	f04f 0800 	movne.w	r8, #0
 8007848:	f04f 0806 	moveq.w	r8, #6
 800784c:	4640      	mov	r0, r8
 800784e:	b005      	add	sp, #20
 8007850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007854:	4645      	mov	r5, r8
 8007856:	4626      	mov	r6, r4
 8007858:	2401      	movs	r4, #1
 800785a:	e7c7      	b.n	80077ec <__gethex+0xb4>
 800785c:	f04f 0b00 	mov.w	fp, #0
 8007860:	1ca9      	adds	r1, r5, #2
 8007862:	e7d0      	b.n	8007806 <__gethex+0xce>
 8007864:	f04f 0b01 	mov.w	fp, #1
 8007868:	e7fa      	b.n	8007860 <__gethex+0x128>
 800786a:	230a      	movs	r3, #10
 800786c:	fb03 0002 	mla	r0, r3, r2, r0
 8007870:	e7d0      	b.n	8007814 <__gethex+0xdc>
 8007872:	4629      	mov	r1, r5
 8007874:	e7e0      	b.n	8007838 <__gethex+0x100>
 8007876:	eba5 0308 	sub.w	r3, r5, r8
 800787a:	3b01      	subs	r3, #1
 800787c:	4621      	mov	r1, r4
 800787e:	2b07      	cmp	r3, #7
 8007880:	dc0a      	bgt.n	8007898 <__gethex+0x160>
 8007882:	4648      	mov	r0, r9
 8007884:	f7fe f91e 	bl	8005ac4 <_Balloc>
 8007888:	4604      	mov	r4, r0
 800788a:	b940      	cbnz	r0, 800789e <__gethex+0x166>
 800788c:	4b61      	ldr	r3, [pc, #388]	; (8007a14 <__gethex+0x2dc>)
 800788e:	4602      	mov	r2, r0
 8007890:	21e4      	movs	r1, #228	; 0xe4
 8007892:	4861      	ldr	r0, [pc, #388]	; (8007a18 <__gethex+0x2e0>)
 8007894:	f7ff feb4 	bl	8007600 <__assert_func>
 8007898:	3101      	adds	r1, #1
 800789a:	105b      	asrs	r3, r3, #1
 800789c:	e7ef      	b.n	800787e <__gethex+0x146>
 800789e:	f100 0a14 	add.w	sl, r0, #20
 80078a2:	2300      	movs	r3, #0
 80078a4:	495a      	ldr	r1, [pc, #360]	; (8007a10 <__gethex+0x2d8>)
 80078a6:	f8cd a004 	str.w	sl, [sp, #4]
 80078aa:	469b      	mov	fp, r3
 80078ac:	45a8      	cmp	r8, r5
 80078ae:	d342      	bcc.n	8007936 <__gethex+0x1fe>
 80078b0:	9801      	ldr	r0, [sp, #4]
 80078b2:	f840 bb04 	str.w	fp, [r0], #4
 80078b6:	eba0 000a 	sub.w	r0, r0, sl
 80078ba:	1080      	asrs	r0, r0, #2
 80078bc:	6120      	str	r0, [r4, #16]
 80078be:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80078c2:	4658      	mov	r0, fp
 80078c4:	f7fe f9f0 	bl	8005ca8 <__hi0bits>
 80078c8:	683d      	ldr	r5, [r7, #0]
 80078ca:	eba8 0000 	sub.w	r0, r8, r0
 80078ce:	42a8      	cmp	r0, r5
 80078d0:	dd59      	ble.n	8007986 <__gethex+0x24e>
 80078d2:	eba0 0805 	sub.w	r8, r0, r5
 80078d6:	4641      	mov	r1, r8
 80078d8:	4620      	mov	r0, r4
 80078da:	f7fe fd7f 	bl	80063dc <__any_on>
 80078de:	4683      	mov	fp, r0
 80078e0:	b1b8      	cbz	r0, 8007912 <__gethex+0x1da>
 80078e2:	f108 33ff 	add.w	r3, r8, #4294967295
 80078e6:	1159      	asrs	r1, r3, #5
 80078e8:	f003 021f 	and.w	r2, r3, #31
 80078ec:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80078f0:	f04f 0b01 	mov.w	fp, #1
 80078f4:	fa0b f202 	lsl.w	r2, fp, r2
 80078f8:	420a      	tst	r2, r1
 80078fa:	d00a      	beq.n	8007912 <__gethex+0x1da>
 80078fc:	455b      	cmp	r3, fp
 80078fe:	dd06      	ble.n	800790e <__gethex+0x1d6>
 8007900:	f1a8 0102 	sub.w	r1, r8, #2
 8007904:	4620      	mov	r0, r4
 8007906:	f7fe fd69 	bl	80063dc <__any_on>
 800790a:	2800      	cmp	r0, #0
 800790c:	d138      	bne.n	8007980 <__gethex+0x248>
 800790e:	f04f 0b02 	mov.w	fp, #2
 8007912:	4641      	mov	r1, r8
 8007914:	4620      	mov	r0, r4
 8007916:	f7ff fea7 	bl	8007668 <rshift>
 800791a:	4446      	add	r6, r8
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	42b3      	cmp	r3, r6
 8007920:	da41      	bge.n	80079a6 <__gethex+0x26e>
 8007922:	4621      	mov	r1, r4
 8007924:	4648      	mov	r0, r9
 8007926:	f7fe f90d 	bl	8005b44 <_Bfree>
 800792a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800792c:	2300      	movs	r3, #0
 800792e:	6013      	str	r3, [r2, #0]
 8007930:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8007934:	e78a      	b.n	800784c <__gethex+0x114>
 8007936:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800793a:	2a2e      	cmp	r2, #46	; 0x2e
 800793c:	d014      	beq.n	8007968 <__gethex+0x230>
 800793e:	2b20      	cmp	r3, #32
 8007940:	d106      	bne.n	8007950 <__gethex+0x218>
 8007942:	9b01      	ldr	r3, [sp, #4]
 8007944:	f843 bb04 	str.w	fp, [r3], #4
 8007948:	f04f 0b00 	mov.w	fp, #0
 800794c:	9301      	str	r3, [sp, #4]
 800794e:	465b      	mov	r3, fp
 8007950:	7828      	ldrb	r0, [r5, #0]
 8007952:	9303      	str	r3, [sp, #12]
 8007954:	f7ff feda 	bl	800770c <__hexdig_fun>
 8007958:	9b03      	ldr	r3, [sp, #12]
 800795a:	f000 000f 	and.w	r0, r0, #15
 800795e:	4098      	lsls	r0, r3
 8007960:	ea4b 0b00 	orr.w	fp, fp, r0
 8007964:	3304      	adds	r3, #4
 8007966:	e7a1      	b.n	80078ac <__gethex+0x174>
 8007968:	45a8      	cmp	r8, r5
 800796a:	d8e8      	bhi.n	800793e <__gethex+0x206>
 800796c:	2201      	movs	r2, #1
 800796e:	4628      	mov	r0, r5
 8007970:	9303      	str	r3, [sp, #12]
 8007972:	f7ff fe0b 	bl	800758c <strncmp>
 8007976:	4926      	ldr	r1, [pc, #152]	; (8007a10 <__gethex+0x2d8>)
 8007978:	9b03      	ldr	r3, [sp, #12]
 800797a:	2800      	cmp	r0, #0
 800797c:	d1df      	bne.n	800793e <__gethex+0x206>
 800797e:	e795      	b.n	80078ac <__gethex+0x174>
 8007980:	f04f 0b03 	mov.w	fp, #3
 8007984:	e7c5      	b.n	8007912 <__gethex+0x1da>
 8007986:	da0b      	bge.n	80079a0 <__gethex+0x268>
 8007988:	eba5 0800 	sub.w	r8, r5, r0
 800798c:	4621      	mov	r1, r4
 800798e:	4642      	mov	r2, r8
 8007990:	4648      	mov	r0, r9
 8007992:	f7fe faf1 	bl	8005f78 <__lshift>
 8007996:	eba6 0608 	sub.w	r6, r6, r8
 800799a:	4604      	mov	r4, r0
 800799c:	f100 0a14 	add.w	sl, r0, #20
 80079a0:	f04f 0b00 	mov.w	fp, #0
 80079a4:	e7ba      	b.n	800791c <__gethex+0x1e4>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	42b3      	cmp	r3, r6
 80079aa:	dd73      	ble.n	8007a94 <__gethex+0x35c>
 80079ac:	1b9e      	subs	r6, r3, r6
 80079ae:	42b5      	cmp	r5, r6
 80079b0:	dc34      	bgt.n	8007a1c <__gethex+0x2e4>
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2b02      	cmp	r3, #2
 80079b6:	d023      	beq.n	8007a00 <__gethex+0x2c8>
 80079b8:	2b03      	cmp	r3, #3
 80079ba:	d025      	beq.n	8007a08 <__gethex+0x2d0>
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d115      	bne.n	80079ec <__gethex+0x2b4>
 80079c0:	42b5      	cmp	r5, r6
 80079c2:	d113      	bne.n	80079ec <__gethex+0x2b4>
 80079c4:	2d01      	cmp	r5, #1
 80079c6:	d10b      	bne.n	80079e0 <__gethex+0x2a8>
 80079c8:	9a02      	ldr	r2, [sp, #8]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6013      	str	r3, [r2, #0]
 80079ce:	2301      	movs	r3, #1
 80079d0:	6123      	str	r3, [r4, #16]
 80079d2:	f8ca 3000 	str.w	r3, [sl]
 80079d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079d8:	f04f 0862 	mov.w	r8, #98	; 0x62
 80079dc:	601c      	str	r4, [r3, #0]
 80079de:	e735      	b.n	800784c <__gethex+0x114>
 80079e0:	1e69      	subs	r1, r5, #1
 80079e2:	4620      	mov	r0, r4
 80079e4:	f7fe fcfa 	bl	80063dc <__any_on>
 80079e8:	2800      	cmp	r0, #0
 80079ea:	d1ed      	bne.n	80079c8 <__gethex+0x290>
 80079ec:	4621      	mov	r1, r4
 80079ee:	4648      	mov	r0, r9
 80079f0:	f7fe f8a8 	bl	8005b44 <_Bfree>
 80079f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079f6:	2300      	movs	r3, #0
 80079f8:	6013      	str	r3, [r2, #0]
 80079fa:	f04f 0850 	mov.w	r8, #80	; 0x50
 80079fe:	e725      	b.n	800784c <__gethex+0x114>
 8007a00:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1f2      	bne.n	80079ec <__gethex+0x2b4>
 8007a06:	e7df      	b.n	80079c8 <__gethex+0x290>
 8007a08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d1dc      	bne.n	80079c8 <__gethex+0x290>
 8007a0e:	e7ed      	b.n	80079ec <__gethex+0x2b4>
 8007a10:	080085bc 	.word	0x080085bc
 8007a14:	08008455 	.word	0x08008455
 8007a18:	08008766 	.word	0x08008766
 8007a1c:	f106 38ff 	add.w	r8, r6, #4294967295
 8007a20:	f1bb 0f00 	cmp.w	fp, #0
 8007a24:	d133      	bne.n	8007a8e <__gethex+0x356>
 8007a26:	f1b8 0f00 	cmp.w	r8, #0
 8007a2a:	d004      	beq.n	8007a36 <__gethex+0x2fe>
 8007a2c:	4641      	mov	r1, r8
 8007a2e:	4620      	mov	r0, r4
 8007a30:	f7fe fcd4 	bl	80063dc <__any_on>
 8007a34:	4683      	mov	fp, r0
 8007a36:	ea4f 1268 	mov.w	r2, r8, asr #5
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007a40:	f008 081f 	and.w	r8, r8, #31
 8007a44:	fa03 f308 	lsl.w	r3, r3, r8
 8007a48:	4213      	tst	r3, r2
 8007a4a:	4631      	mov	r1, r6
 8007a4c:	4620      	mov	r0, r4
 8007a4e:	bf18      	it	ne
 8007a50:	f04b 0b02 	orrne.w	fp, fp, #2
 8007a54:	1bad      	subs	r5, r5, r6
 8007a56:	f7ff fe07 	bl	8007668 <rshift>
 8007a5a:	687e      	ldr	r6, [r7, #4]
 8007a5c:	f04f 0802 	mov.w	r8, #2
 8007a60:	f1bb 0f00 	cmp.w	fp, #0
 8007a64:	d04a      	beq.n	8007afc <__gethex+0x3c4>
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2b02      	cmp	r3, #2
 8007a6a:	d016      	beq.n	8007a9a <__gethex+0x362>
 8007a6c:	2b03      	cmp	r3, #3
 8007a6e:	d018      	beq.n	8007aa2 <__gethex+0x36a>
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d109      	bne.n	8007a88 <__gethex+0x350>
 8007a74:	f01b 0f02 	tst.w	fp, #2
 8007a78:	d006      	beq.n	8007a88 <__gethex+0x350>
 8007a7a:	f8da 3000 	ldr.w	r3, [sl]
 8007a7e:	ea4b 0b03 	orr.w	fp, fp, r3
 8007a82:	f01b 0f01 	tst.w	fp, #1
 8007a86:	d10f      	bne.n	8007aa8 <__gethex+0x370>
 8007a88:	f048 0810 	orr.w	r8, r8, #16
 8007a8c:	e036      	b.n	8007afc <__gethex+0x3c4>
 8007a8e:	f04f 0b01 	mov.w	fp, #1
 8007a92:	e7d0      	b.n	8007a36 <__gethex+0x2fe>
 8007a94:	f04f 0801 	mov.w	r8, #1
 8007a98:	e7e2      	b.n	8007a60 <__gethex+0x328>
 8007a9a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a9c:	f1c3 0301 	rsb	r3, r3, #1
 8007aa0:	930f      	str	r3, [sp, #60]	; 0x3c
 8007aa2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d0ef      	beq.n	8007a88 <__gethex+0x350>
 8007aa8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007aac:	f104 0214 	add.w	r2, r4, #20
 8007ab0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8007ab4:	9301      	str	r3, [sp, #4]
 8007ab6:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8007aba:	2300      	movs	r3, #0
 8007abc:	4694      	mov	ip, r2
 8007abe:	f852 1b04 	ldr.w	r1, [r2], #4
 8007ac2:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007ac6:	d01e      	beq.n	8007b06 <__gethex+0x3ce>
 8007ac8:	3101      	adds	r1, #1
 8007aca:	f8cc 1000 	str.w	r1, [ip]
 8007ace:	f1b8 0f02 	cmp.w	r8, #2
 8007ad2:	f104 0214 	add.w	r2, r4, #20
 8007ad6:	d13d      	bne.n	8007b54 <__gethex+0x41c>
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	3b01      	subs	r3, #1
 8007adc:	42ab      	cmp	r3, r5
 8007ade:	d10b      	bne.n	8007af8 <__gethex+0x3c0>
 8007ae0:	1169      	asrs	r1, r5, #5
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	f005 051f 	and.w	r5, r5, #31
 8007ae8:	fa03 f505 	lsl.w	r5, r3, r5
 8007aec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007af0:	421d      	tst	r5, r3
 8007af2:	bf18      	it	ne
 8007af4:	f04f 0801 	movne.w	r8, #1
 8007af8:	f048 0820 	orr.w	r8, r8, #32
 8007afc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007afe:	601c      	str	r4, [r3, #0]
 8007b00:	9b02      	ldr	r3, [sp, #8]
 8007b02:	601e      	str	r6, [r3, #0]
 8007b04:	e6a2      	b.n	800784c <__gethex+0x114>
 8007b06:	4290      	cmp	r0, r2
 8007b08:	f842 3c04 	str.w	r3, [r2, #-4]
 8007b0c:	d8d6      	bhi.n	8007abc <__gethex+0x384>
 8007b0e:	68a2      	ldr	r2, [r4, #8]
 8007b10:	4593      	cmp	fp, r2
 8007b12:	db17      	blt.n	8007b44 <__gethex+0x40c>
 8007b14:	6861      	ldr	r1, [r4, #4]
 8007b16:	4648      	mov	r0, r9
 8007b18:	3101      	adds	r1, #1
 8007b1a:	f7fd ffd3 	bl	8005ac4 <_Balloc>
 8007b1e:	4682      	mov	sl, r0
 8007b20:	b918      	cbnz	r0, 8007b2a <__gethex+0x3f2>
 8007b22:	4b1b      	ldr	r3, [pc, #108]	; (8007b90 <__gethex+0x458>)
 8007b24:	4602      	mov	r2, r0
 8007b26:	2184      	movs	r1, #132	; 0x84
 8007b28:	e6b3      	b.n	8007892 <__gethex+0x15a>
 8007b2a:	6922      	ldr	r2, [r4, #16]
 8007b2c:	3202      	adds	r2, #2
 8007b2e:	f104 010c 	add.w	r1, r4, #12
 8007b32:	0092      	lsls	r2, r2, #2
 8007b34:	300c      	adds	r0, #12
 8007b36:	f7ff fd4b 	bl	80075d0 <memcpy>
 8007b3a:	4621      	mov	r1, r4
 8007b3c:	4648      	mov	r0, r9
 8007b3e:	f7fe f801 	bl	8005b44 <_Bfree>
 8007b42:	4654      	mov	r4, sl
 8007b44:	6922      	ldr	r2, [r4, #16]
 8007b46:	1c51      	adds	r1, r2, #1
 8007b48:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007b4c:	6121      	str	r1, [r4, #16]
 8007b4e:	2101      	movs	r1, #1
 8007b50:	6151      	str	r1, [r2, #20]
 8007b52:	e7bc      	b.n	8007ace <__gethex+0x396>
 8007b54:	6921      	ldr	r1, [r4, #16]
 8007b56:	4559      	cmp	r1, fp
 8007b58:	dd0b      	ble.n	8007b72 <__gethex+0x43a>
 8007b5a:	2101      	movs	r1, #1
 8007b5c:	4620      	mov	r0, r4
 8007b5e:	f7ff fd83 	bl	8007668 <rshift>
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	3601      	adds	r6, #1
 8007b66:	42b3      	cmp	r3, r6
 8007b68:	f6ff aedb 	blt.w	8007922 <__gethex+0x1ea>
 8007b6c:	f04f 0801 	mov.w	r8, #1
 8007b70:	e7c2      	b.n	8007af8 <__gethex+0x3c0>
 8007b72:	f015 051f 	ands.w	r5, r5, #31
 8007b76:	d0f9      	beq.n	8007b6c <__gethex+0x434>
 8007b78:	9b01      	ldr	r3, [sp, #4]
 8007b7a:	441a      	add	r2, r3
 8007b7c:	f1c5 0520 	rsb	r5, r5, #32
 8007b80:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8007b84:	f7fe f890 	bl	8005ca8 <__hi0bits>
 8007b88:	42a8      	cmp	r0, r5
 8007b8a:	dbe6      	blt.n	8007b5a <__gethex+0x422>
 8007b8c:	e7ee      	b.n	8007b6c <__gethex+0x434>
 8007b8e:	bf00      	nop
 8007b90:	08008455 	.word	0x08008455

08007b94 <L_shift>:
 8007b94:	f1c2 0208 	rsb	r2, r2, #8
 8007b98:	0092      	lsls	r2, r2, #2
 8007b9a:	b570      	push	{r4, r5, r6, lr}
 8007b9c:	f1c2 0620 	rsb	r6, r2, #32
 8007ba0:	6843      	ldr	r3, [r0, #4]
 8007ba2:	6804      	ldr	r4, [r0, #0]
 8007ba4:	fa03 f506 	lsl.w	r5, r3, r6
 8007ba8:	432c      	orrs	r4, r5
 8007baa:	40d3      	lsrs	r3, r2
 8007bac:	6004      	str	r4, [r0, #0]
 8007bae:	f840 3f04 	str.w	r3, [r0, #4]!
 8007bb2:	4288      	cmp	r0, r1
 8007bb4:	d3f4      	bcc.n	8007ba0 <L_shift+0xc>
 8007bb6:	bd70      	pop	{r4, r5, r6, pc}

08007bb8 <__match>:
 8007bb8:	b530      	push	{r4, r5, lr}
 8007bba:	6803      	ldr	r3, [r0, #0]
 8007bbc:	3301      	adds	r3, #1
 8007bbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007bc2:	b914      	cbnz	r4, 8007bca <__match+0x12>
 8007bc4:	6003      	str	r3, [r0, #0]
 8007bc6:	2001      	movs	r0, #1
 8007bc8:	bd30      	pop	{r4, r5, pc}
 8007bca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bce:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007bd2:	2d19      	cmp	r5, #25
 8007bd4:	bf98      	it	ls
 8007bd6:	3220      	addls	r2, #32
 8007bd8:	42a2      	cmp	r2, r4
 8007bda:	d0f0      	beq.n	8007bbe <__match+0x6>
 8007bdc:	2000      	movs	r0, #0
 8007bde:	e7f3      	b.n	8007bc8 <__match+0x10>

08007be0 <__hexnan>:
 8007be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007be4:	680b      	ldr	r3, [r1, #0]
 8007be6:	6801      	ldr	r1, [r0, #0]
 8007be8:	115e      	asrs	r6, r3, #5
 8007bea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007bee:	f013 031f 	ands.w	r3, r3, #31
 8007bf2:	b087      	sub	sp, #28
 8007bf4:	bf18      	it	ne
 8007bf6:	3604      	addne	r6, #4
 8007bf8:	2500      	movs	r5, #0
 8007bfa:	1f37      	subs	r7, r6, #4
 8007bfc:	4682      	mov	sl, r0
 8007bfe:	4690      	mov	r8, r2
 8007c00:	9301      	str	r3, [sp, #4]
 8007c02:	f846 5c04 	str.w	r5, [r6, #-4]
 8007c06:	46b9      	mov	r9, r7
 8007c08:	463c      	mov	r4, r7
 8007c0a:	9502      	str	r5, [sp, #8]
 8007c0c:	46ab      	mov	fp, r5
 8007c0e:	784a      	ldrb	r2, [r1, #1]
 8007c10:	1c4b      	adds	r3, r1, #1
 8007c12:	9303      	str	r3, [sp, #12]
 8007c14:	b342      	cbz	r2, 8007c68 <__hexnan+0x88>
 8007c16:	4610      	mov	r0, r2
 8007c18:	9105      	str	r1, [sp, #20]
 8007c1a:	9204      	str	r2, [sp, #16]
 8007c1c:	f7ff fd76 	bl	800770c <__hexdig_fun>
 8007c20:	2800      	cmp	r0, #0
 8007c22:	d14f      	bne.n	8007cc4 <__hexnan+0xe4>
 8007c24:	9a04      	ldr	r2, [sp, #16]
 8007c26:	9905      	ldr	r1, [sp, #20]
 8007c28:	2a20      	cmp	r2, #32
 8007c2a:	d818      	bhi.n	8007c5e <__hexnan+0x7e>
 8007c2c:	9b02      	ldr	r3, [sp, #8]
 8007c2e:	459b      	cmp	fp, r3
 8007c30:	dd13      	ble.n	8007c5a <__hexnan+0x7a>
 8007c32:	454c      	cmp	r4, r9
 8007c34:	d206      	bcs.n	8007c44 <__hexnan+0x64>
 8007c36:	2d07      	cmp	r5, #7
 8007c38:	dc04      	bgt.n	8007c44 <__hexnan+0x64>
 8007c3a:	462a      	mov	r2, r5
 8007c3c:	4649      	mov	r1, r9
 8007c3e:	4620      	mov	r0, r4
 8007c40:	f7ff ffa8 	bl	8007b94 <L_shift>
 8007c44:	4544      	cmp	r4, r8
 8007c46:	d950      	bls.n	8007cea <__hexnan+0x10a>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	f1a4 0904 	sub.w	r9, r4, #4
 8007c4e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007c52:	f8cd b008 	str.w	fp, [sp, #8]
 8007c56:	464c      	mov	r4, r9
 8007c58:	461d      	mov	r5, r3
 8007c5a:	9903      	ldr	r1, [sp, #12]
 8007c5c:	e7d7      	b.n	8007c0e <__hexnan+0x2e>
 8007c5e:	2a29      	cmp	r2, #41	; 0x29
 8007c60:	d155      	bne.n	8007d0e <__hexnan+0x12e>
 8007c62:	3102      	adds	r1, #2
 8007c64:	f8ca 1000 	str.w	r1, [sl]
 8007c68:	f1bb 0f00 	cmp.w	fp, #0
 8007c6c:	d04f      	beq.n	8007d0e <__hexnan+0x12e>
 8007c6e:	454c      	cmp	r4, r9
 8007c70:	d206      	bcs.n	8007c80 <__hexnan+0xa0>
 8007c72:	2d07      	cmp	r5, #7
 8007c74:	dc04      	bgt.n	8007c80 <__hexnan+0xa0>
 8007c76:	462a      	mov	r2, r5
 8007c78:	4649      	mov	r1, r9
 8007c7a:	4620      	mov	r0, r4
 8007c7c:	f7ff ff8a 	bl	8007b94 <L_shift>
 8007c80:	4544      	cmp	r4, r8
 8007c82:	d934      	bls.n	8007cee <__hexnan+0x10e>
 8007c84:	f1a8 0204 	sub.w	r2, r8, #4
 8007c88:	4623      	mov	r3, r4
 8007c8a:	f853 1b04 	ldr.w	r1, [r3], #4
 8007c8e:	f842 1f04 	str.w	r1, [r2, #4]!
 8007c92:	429f      	cmp	r7, r3
 8007c94:	d2f9      	bcs.n	8007c8a <__hexnan+0xaa>
 8007c96:	1b3b      	subs	r3, r7, r4
 8007c98:	f023 0303 	bic.w	r3, r3, #3
 8007c9c:	3304      	adds	r3, #4
 8007c9e:	3e03      	subs	r6, #3
 8007ca0:	3401      	adds	r4, #1
 8007ca2:	42a6      	cmp	r6, r4
 8007ca4:	bf38      	it	cc
 8007ca6:	2304      	movcc	r3, #4
 8007ca8:	4443      	add	r3, r8
 8007caa:	2200      	movs	r2, #0
 8007cac:	f843 2b04 	str.w	r2, [r3], #4
 8007cb0:	429f      	cmp	r7, r3
 8007cb2:	d2fb      	bcs.n	8007cac <__hexnan+0xcc>
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	b91b      	cbnz	r3, 8007cc0 <__hexnan+0xe0>
 8007cb8:	4547      	cmp	r7, r8
 8007cba:	d126      	bne.n	8007d0a <__hexnan+0x12a>
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	603b      	str	r3, [r7, #0]
 8007cc0:	2005      	movs	r0, #5
 8007cc2:	e025      	b.n	8007d10 <__hexnan+0x130>
 8007cc4:	3501      	adds	r5, #1
 8007cc6:	2d08      	cmp	r5, #8
 8007cc8:	f10b 0b01 	add.w	fp, fp, #1
 8007ccc:	dd06      	ble.n	8007cdc <__hexnan+0xfc>
 8007cce:	4544      	cmp	r4, r8
 8007cd0:	d9c3      	bls.n	8007c5a <__hexnan+0x7a>
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	f844 3c04 	str.w	r3, [r4, #-4]
 8007cd8:	2501      	movs	r5, #1
 8007cda:	3c04      	subs	r4, #4
 8007cdc:	6822      	ldr	r2, [r4, #0]
 8007cde:	f000 000f 	and.w	r0, r0, #15
 8007ce2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007ce6:	6020      	str	r0, [r4, #0]
 8007ce8:	e7b7      	b.n	8007c5a <__hexnan+0x7a>
 8007cea:	2508      	movs	r5, #8
 8007cec:	e7b5      	b.n	8007c5a <__hexnan+0x7a>
 8007cee:	9b01      	ldr	r3, [sp, #4]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d0df      	beq.n	8007cb4 <__hexnan+0xd4>
 8007cf4:	f1c3 0320 	rsb	r3, r3, #32
 8007cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8007cfc:	40da      	lsrs	r2, r3
 8007cfe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007d02:	4013      	ands	r3, r2
 8007d04:	f846 3c04 	str.w	r3, [r6, #-4]
 8007d08:	e7d4      	b.n	8007cb4 <__hexnan+0xd4>
 8007d0a:	3f04      	subs	r7, #4
 8007d0c:	e7d2      	b.n	8007cb4 <__hexnan+0xd4>
 8007d0e:	2004      	movs	r0, #4
 8007d10:	b007      	add	sp, #28
 8007d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007d16 <__ascii_mbtowc>:
 8007d16:	b082      	sub	sp, #8
 8007d18:	b901      	cbnz	r1, 8007d1c <__ascii_mbtowc+0x6>
 8007d1a:	a901      	add	r1, sp, #4
 8007d1c:	b142      	cbz	r2, 8007d30 <__ascii_mbtowc+0x1a>
 8007d1e:	b14b      	cbz	r3, 8007d34 <__ascii_mbtowc+0x1e>
 8007d20:	7813      	ldrb	r3, [r2, #0]
 8007d22:	600b      	str	r3, [r1, #0]
 8007d24:	7812      	ldrb	r2, [r2, #0]
 8007d26:	1e10      	subs	r0, r2, #0
 8007d28:	bf18      	it	ne
 8007d2a:	2001      	movne	r0, #1
 8007d2c:	b002      	add	sp, #8
 8007d2e:	4770      	bx	lr
 8007d30:	4610      	mov	r0, r2
 8007d32:	e7fb      	b.n	8007d2c <__ascii_mbtowc+0x16>
 8007d34:	f06f 0001 	mvn.w	r0, #1
 8007d38:	e7f8      	b.n	8007d2c <__ascii_mbtowc+0x16>

08007d3a <_realloc_r>:
 8007d3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d3e:	4680      	mov	r8, r0
 8007d40:	4614      	mov	r4, r2
 8007d42:	460e      	mov	r6, r1
 8007d44:	b921      	cbnz	r1, 8007d50 <_realloc_r+0x16>
 8007d46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d4a:	4611      	mov	r1, r2
 8007d4c:	f7fd be2e 	b.w	80059ac <_malloc_r>
 8007d50:	b92a      	cbnz	r2, 8007d5e <_realloc_r+0x24>
 8007d52:	f7fd fdb7 	bl	80058c4 <_free_r>
 8007d56:	4625      	mov	r5, r4
 8007d58:	4628      	mov	r0, r5
 8007d5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d5e:	f000 f842 	bl	8007de6 <_malloc_usable_size_r>
 8007d62:	4284      	cmp	r4, r0
 8007d64:	4607      	mov	r7, r0
 8007d66:	d802      	bhi.n	8007d6e <_realloc_r+0x34>
 8007d68:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007d6c:	d812      	bhi.n	8007d94 <_realloc_r+0x5a>
 8007d6e:	4621      	mov	r1, r4
 8007d70:	4640      	mov	r0, r8
 8007d72:	f7fd fe1b 	bl	80059ac <_malloc_r>
 8007d76:	4605      	mov	r5, r0
 8007d78:	2800      	cmp	r0, #0
 8007d7a:	d0ed      	beq.n	8007d58 <_realloc_r+0x1e>
 8007d7c:	42bc      	cmp	r4, r7
 8007d7e:	4622      	mov	r2, r4
 8007d80:	4631      	mov	r1, r6
 8007d82:	bf28      	it	cs
 8007d84:	463a      	movcs	r2, r7
 8007d86:	f7ff fc23 	bl	80075d0 <memcpy>
 8007d8a:	4631      	mov	r1, r6
 8007d8c:	4640      	mov	r0, r8
 8007d8e:	f7fd fd99 	bl	80058c4 <_free_r>
 8007d92:	e7e1      	b.n	8007d58 <_realloc_r+0x1e>
 8007d94:	4635      	mov	r5, r6
 8007d96:	e7df      	b.n	8007d58 <_realloc_r+0x1e>

08007d98 <__ascii_wctomb>:
 8007d98:	b149      	cbz	r1, 8007dae <__ascii_wctomb+0x16>
 8007d9a:	2aff      	cmp	r2, #255	; 0xff
 8007d9c:	bf85      	ittet	hi
 8007d9e:	238a      	movhi	r3, #138	; 0x8a
 8007da0:	6003      	strhi	r3, [r0, #0]
 8007da2:	700a      	strbls	r2, [r1, #0]
 8007da4:	f04f 30ff 	movhi.w	r0, #4294967295
 8007da8:	bf98      	it	ls
 8007daa:	2001      	movls	r0, #1
 8007dac:	4770      	bx	lr
 8007dae:	4608      	mov	r0, r1
 8007db0:	4770      	bx	lr
	...

08007db4 <fiprintf>:
 8007db4:	b40e      	push	{r1, r2, r3}
 8007db6:	b503      	push	{r0, r1, lr}
 8007db8:	4601      	mov	r1, r0
 8007dba:	ab03      	add	r3, sp, #12
 8007dbc:	4805      	ldr	r0, [pc, #20]	; (8007dd4 <fiprintf+0x20>)
 8007dbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dc2:	6800      	ldr	r0, [r0, #0]
 8007dc4:	9301      	str	r3, [sp, #4]
 8007dc6:	f000 f83f 	bl	8007e48 <_vfiprintf_r>
 8007dca:	b002      	add	sp, #8
 8007dcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007dd0:	b003      	add	sp, #12
 8007dd2:	4770      	bx	lr
 8007dd4:	20000064 	.word	0x20000064

08007dd8 <abort>:
 8007dd8:	b508      	push	{r3, lr}
 8007dda:	2006      	movs	r0, #6
 8007ddc:	f000 fa0c 	bl	80081f8 <raise>
 8007de0:	2001      	movs	r0, #1
 8007de2:	f7f9 fbf5 	bl	80015d0 <_exit>

08007de6 <_malloc_usable_size_r>:
 8007de6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dea:	1f18      	subs	r0, r3, #4
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	bfbc      	itt	lt
 8007df0:	580b      	ldrlt	r3, [r1, r0]
 8007df2:	18c0      	addlt	r0, r0, r3
 8007df4:	4770      	bx	lr

08007df6 <__sfputc_r>:
 8007df6:	6893      	ldr	r3, [r2, #8]
 8007df8:	3b01      	subs	r3, #1
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	b410      	push	{r4}
 8007dfe:	6093      	str	r3, [r2, #8]
 8007e00:	da08      	bge.n	8007e14 <__sfputc_r+0x1e>
 8007e02:	6994      	ldr	r4, [r2, #24]
 8007e04:	42a3      	cmp	r3, r4
 8007e06:	db01      	blt.n	8007e0c <__sfputc_r+0x16>
 8007e08:	290a      	cmp	r1, #10
 8007e0a:	d103      	bne.n	8007e14 <__sfputc_r+0x1e>
 8007e0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e10:	f000 b934 	b.w	800807c <__swbuf_r>
 8007e14:	6813      	ldr	r3, [r2, #0]
 8007e16:	1c58      	adds	r0, r3, #1
 8007e18:	6010      	str	r0, [r2, #0]
 8007e1a:	7019      	strb	r1, [r3, #0]
 8007e1c:	4608      	mov	r0, r1
 8007e1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e22:	4770      	bx	lr

08007e24 <__sfputs_r>:
 8007e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e26:	4606      	mov	r6, r0
 8007e28:	460f      	mov	r7, r1
 8007e2a:	4614      	mov	r4, r2
 8007e2c:	18d5      	adds	r5, r2, r3
 8007e2e:	42ac      	cmp	r4, r5
 8007e30:	d101      	bne.n	8007e36 <__sfputs_r+0x12>
 8007e32:	2000      	movs	r0, #0
 8007e34:	e007      	b.n	8007e46 <__sfputs_r+0x22>
 8007e36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e3a:	463a      	mov	r2, r7
 8007e3c:	4630      	mov	r0, r6
 8007e3e:	f7ff ffda 	bl	8007df6 <__sfputc_r>
 8007e42:	1c43      	adds	r3, r0, #1
 8007e44:	d1f3      	bne.n	8007e2e <__sfputs_r+0xa>
 8007e46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007e48 <_vfiprintf_r>:
 8007e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e4c:	460d      	mov	r5, r1
 8007e4e:	b09d      	sub	sp, #116	; 0x74
 8007e50:	4614      	mov	r4, r2
 8007e52:	4698      	mov	r8, r3
 8007e54:	4606      	mov	r6, r0
 8007e56:	b118      	cbz	r0, 8007e60 <_vfiprintf_r+0x18>
 8007e58:	6a03      	ldr	r3, [r0, #32]
 8007e5a:	b90b      	cbnz	r3, 8007e60 <_vfiprintf_r+0x18>
 8007e5c:	f7fc fd62 	bl	8004924 <__sinit>
 8007e60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e62:	07d9      	lsls	r1, r3, #31
 8007e64:	d405      	bmi.n	8007e72 <_vfiprintf_r+0x2a>
 8007e66:	89ab      	ldrh	r3, [r5, #12]
 8007e68:	059a      	lsls	r2, r3, #22
 8007e6a:	d402      	bmi.n	8007e72 <_vfiprintf_r+0x2a>
 8007e6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e6e:	f7fc fea4 	bl	8004bba <__retarget_lock_acquire_recursive>
 8007e72:	89ab      	ldrh	r3, [r5, #12]
 8007e74:	071b      	lsls	r3, r3, #28
 8007e76:	d501      	bpl.n	8007e7c <_vfiprintf_r+0x34>
 8007e78:	692b      	ldr	r3, [r5, #16]
 8007e7a:	b99b      	cbnz	r3, 8007ea4 <_vfiprintf_r+0x5c>
 8007e7c:	4629      	mov	r1, r5
 8007e7e:	4630      	mov	r0, r6
 8007e80:	f000 f93a 	bl	80080f8 <__swsetup_r>
 8007e84:	b170      	cbz	r0, 8007ea4 <_vfiprintf_r+0x5c>
 8007e86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e88:	07dc      	lsls	r4, r3, #31
 8007e8a:	d504      	bpl.n	8007e96 <_vfiprintf_r+0x4e>
 8007e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e90:	b01d      	add	sp, #116	; 0x74
 8007e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e96:	89ab      	ldrh	r3, [r5, #12]
 8007e98:	0598      	lsls	r0, r3, #22
 8007e9a:	d4f7      	bmi.n	8007e8c <_vfiprintf_r+0x44>
 8007e9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e9e:	f7fc fe8d 	bl	8004bbc <__retarget_lock_release_recursive>
 8007ea2:	e7f3      	b.n	8007e8c <_vfiprintf_r+0x44>
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	9309      	str	r3, [sp, #36]	; 0x24
 8007ea8:	2320      	movs	r3, #32
 8007eaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007eae:	f8cd 800c 	str.w	r8, [sp, #12]
 8007eb2:	2330      	movs	r3, #48	; 0x30
 8007eb4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008068 <_vfiprintf_r+0x220>
 8007eb8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ebc:	f04f 0901 	mov.w	r9, #1
 8007ec0:	4623      	mov	r3, r4
 8007ec2:	469a      	mov	sl, r3
 8007ec4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ec8:	b10a      	cbz	r2, 8007ece <_vfiprintf_r+0x86>
 8007eca:	2a25      	cmp	r2, #37	; 0x25
 8007ecc:	d1f9      	bne.n	8007ec2 <_vfiprintf_r+0x7a>
 8007ece:	ebba 0b04 	subs.w	fp, sl, r4
 8007ed2:	d00b      	beq.n	8007eec <_vfiprintf_r+0xa4>
 8007ed4:	465b      	mov	r3, fp
 8007ed6:	4622      	mov	r2, r4
 8007ed8:	4629      	mov	r1, r5
 8007eda:	4630      	mov	r0, r6
 8007edc:	f7ff ffa2 	bl	8007e24 <__sfputs_r>
 8007ee0:	3001      	adds	r0, #1
 8007ee2:	f000 80a9 	beq.w	8008038 <_vfiprintf_r+0x1f0>
 8007ee6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ee8:	445a      	add	r2, fp
 8007eea:	9209      	str	r2, [sp, #36]	; 0x24
 8007eec:	f89a 3000 	ldrb.w	r3, [sl]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	f000 80a1 	beq.w	8008038 <_vfiprintf_r+0x1f0>
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8007efc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f00:	f10a 0a01 	add.w	sl, sl, #1
 8007f04:	9304      	str	r3, [sp, #16]
 8007f06:	9307      	str	r3, [sp, #28]
 8007f08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f0c:	931a      	str	r3, [sp, #104]	; 0x68
 8007f0e:	4654      	mov	r4, sl
 8007f10:	2205      	movs	r2, #5
 8007f12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f16:	4854      	ldr	r0, [pc, #336]	; (8008068 <_vfiprintf_r+0x220>)
 8007f18:	f7f8 f95a 	bl	80001d0 <memchr>
 8007f1c:	9a04      	ldr	r2, [sp, #16]
 8007f1e:	b9d8      	cbnz	r0, 8007f58 <_vfiprintf_r+0x110>
 8007f20:	06d1      	lsls	r1, r2, #27
 8007f22:	bf44      	itt	mi
 8007f24:	2320      	movmi	r3, #32
 8007f26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f2a:	0713      	lsls	r3, r2, #28
 8007f2c:	bf44      	itt	mi
 8007f2e:	232b      	movmi	r3, #43	; 0x2b
 8007f30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f34:	f89a 3000 	ldrb.w	r3, [sl]
 8007f38:	2b2a      	cmp	r3, #42	; 0x2a
 8007f3a:	d015      	beq.n	8007f68 <_vfiprintf_r+0x120>
 8007f3c:	9a07      	ldr	r2, [sp, #28]
 8007f3e:	4654      	mov	r4, sl
 8007f40:	2000      	movs	r0, #0
 8007f42:	f04f 0c0a 	mov.w	ip, #10
 8007f46:	4621      	mov	r1, r4
 8007f48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f4c:	3b30      	subs	r3, #48	; 0x30
 8007f4e:	2b09      	cmp	r3, #9
 8007f50:	d94d      	bls.n	8007fee <_vfiprintf_r+0x1a6>
 8007f52:	b1b0      	cbz	r0, 8007f82 <_vfiprintf_r+0x13a>
 8007f54:	9207      	str	r2, [sp, #28]
 8007f56:	e014      	b.n	8007f82 <_vfiprintf_r+0x13a>
 8007f58:	eba0 0308 	sub.w	r3, r0, r8
 8007f5c:	fa09 f303 	lsl.w	r3, r9, r3
 8007f60:	4313      	orrs	r3, r2
 8007f62:	9304      	str	r3, [sp, #16]
 8007f64:	46a2      	mov	sl, r4
 8007f66:	e7d2      	b.n	8007f0e <_vfiprintf_r+0xc6>
 8007f68:	9b03      	ldr	r3, [sp, #12]
 8007f6a:	1d19      	adds	r1, r3, #4
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	9103      	str	r1, [sp, #12]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	bfbb      	ittet	lt
 8007f74:	425b      	neglt	r3, r3
 8007f76:	f042 0202 	orrlt.w	r2, r2, #2
 8007f7a:	9307      	strge	r3, [sp, #28]
 8007f7c:	9307      	strlt	r3, [sp, #28]
 8007f7e:	bfb8      	it	lt
 8007f80:	9204      	strlt	r2, [sp, #16]
 8007f82:	7823      	ldrb	r3, [r4, #0]
 8007f84:	2b2e      	cmp	r3, #46	; 0x2e
 8007f86:	d10c      	bne.n	8007fa2 <_vfiprintf_r+0x15a>
 8007f88:	7863      	ldrb	r3, [r4, #1]
 8007f8a:	2b2a      	cmp	r3, #42	; 0x2a
 8007f8c:	d134      	bne.n	8007ff8 <_vfiprintf_r+0x1b0>
 8007f8e:	9b03      	ldr	r3, [sp, #12]
 8007f90:	1d1a      	adds	r2, r3, #4
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	9203      	str	r2, [sp, #12]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	bfb8      	it	lt
 8007f9a:	f04f 33ff 	movlt.w	r3, #4294967295
 8007f9e:	3402      	adds	r4, #2
 8007fa0:	9305      	str	r3, [sp, #20]
 8007fa2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008078 <_vfiprintf_r+0x230>
 8007fa6:	7821      	ldrb	r1, [r4, #0]
 8007fa8:	2203      	movs	r2, #3
 8007faa:	4650      	mov	r0, sl
 8007fac:	f7f8 f910 	bl	80001d0 <memchr>
 8007fb0:	b138      	cbz	r0, 8007fc2 <_vfiprintf_r+0x17a>
 8007fb2:	9b04      	ldr	r3, [sp, #16]
 8007fb4:	eba0 000a 	sub.w	r0, r0, sl
 8007fb8:	2240      	movs	r2, #64	; 0x40
 8007fba:	4082      	lsls	r2, r0
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	3401      	adds	r4, #1
 8007fc0:	9304      	str	r3, [sp, #16]
 8007fc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fc6:	4829      	ldr	r0, [pc, #164]	; (800806c <_vfiprintf_r+0x224>)
 8007fc8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007fcc:	2206      	movs	r2, #6
 8007fce:	f7f8 f8ff 	bl	80001d0 <memchr>
 8007fd2:	2800      	cmp	r0, #0
 8007fd4:	d03f      	beq.n	8008056 <_vfiprintf_r+0x20e>
 8007fd6:	4b26      	ldr	r3, [pc, #152]	; (8008070 <_vfiprintf_r+0x228>)
 8007fd8:	bb1b      	cbnz	r3, 8008022 <_vfiprintf_r+0x1da>
 8007fda:	9b03      	ldr	r3, [sp, #12]
 8007fdc:	3307      	adds	r3, #7
 8007fde:	f023 0307 	bic.w	r3, r3, #7
 8007fe2:	3308      	adds	r3, #8
 8007fe4:	9303      	str	r3, [sp, #12]
 8007fe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fe8:	443b      	add	r3, r7
 8007fea:	9309      	str	r3, [sp, #36]	; 0x24
 8007fec:	e768      	b.n	8007ec0 <_vfiprintf_r+0x78>
 8007fee:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ff2:	460c      	mov	r4, r1
 8007ff4:	2001      	movs	r0, #1
 8007ff6:	e7a6      	b.n	8007f46 <_vfiprintf_r+0xfe>
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	3401      	adds	r4, #1
 8007ffc:	9305      	str	r3, [sp, #20]
 8007ffe:	4619      	mov	r1, r3
 8008000:	f04f 0c0a 	mov.w	ip, #10
 8008004:	4620      	mov	r0, r4
 8008006:	f810 2b01 	ldrb.w	r2, [r0], #1
 800800a:	3a30      	subs	r2, #48	; 0x30
 800800c:	2a09      	cmp	r2, #9
 800800e:	d903      	bls.n	8008018 <_vfiprintf_r+0x1d0>
 8008010:	2b00      	cmp	r3, #0
 8008012:	d0c6      	beq.n	8007fa2 <_vfiprintf_r+0x15a>
 8008014:	9105      	str	r1, [sp, #20]
 8008016:	e7c4      	b.n	8007fa2 <_vfiprintf_r+0x15a>
 8008018:	fb0c 2101 	mla	r1, ip, r1, r2
 800801c:	4604      	mov	r4, r0
 800801e:	2301      	movs	r3, #1
 8008020:	e7f0      	b.n	8008004 <_vfiprintf_r+0x1bc>
 8008022:	ab03      	add	r3, sp, #12
 8008024:	9300      	str	r3, [sp, #0]
 8008026:	462a      	mov	r2, r5
 8008028:	4b12      	ldr	r3, [pc, #72]	; (8008074 <_vfiprintf_r+0x22c>)
 800802a:	a904      	add	r1, sp, #16
 800802c:	4630      	mov	r0, r6
 800802e:	f7fb fe17 	bl	8003c60 <_printf_float>
 8008032:	4607      	mov	r7, r0
 8008034:	1c78      	adds	r0, r7, #1
 8008036:	d1d6      	bne.n	8007fe6 <_vfiprintf_r+0x19e>
 8008038:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800803a:	07d9      	lsls	r1, r3, #31
 800803c:	d405      	bmi.n	800804a <_vfiprintf_r+0x202>
 800803e:	89ab      	ldrh	r3, [r5, #12]
 8008040:	059a      	lsls	r2, r3, #22
 8008042:	d402      	bmi.n	800804a <_vfiprintf_r+0x202>
 8008044:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008046:	f7fc fdb9 	bl	8004bbc <__retarget_lock_release_recursive>
 800804a:	89ab      	ldrh	r3, [r5, #12]
 800804c:	065b      	lsls	r3, r3, #25
 800804e:	f53f af1d 	bmi.w	8007e8c <_vfiprintf_r+0x44>
 8008052:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008054:	e71c      	b.n	8007e90 <_vfiprintf_r+0x48>
 8008056:	ab03      	add	r3, sp, #12
 8008058:	9300      	str	r3, [sp, #0]
 800805a:	462a      	mov	r2, r5
 800805c:	4b05      	ldr	r3, [pc, #20]	; (8008074 <_vfiprintf_r+0x22c>)
 800805e:	a904      	add	r1, sp, #16
 8008060:	4630      	mov	r0, r6
 8008062:	f7fc f8a1 	bl	80041a8 <_printf_i>
 8008066:	e7e4      	b.n	8008032 <_vfiprintf_r+0x1ea>
 8008068:	08008711 	.word	0x08008711
 800806c:	0800871b 	.word	0x0800871b
 8008070:	08003c61 	.word	0x08003c61
 8008074:	08007e25 	.word	0x08007e25
 8008078:	08008717 	.word	0x08008717

0800807c <__swbuf_r>:
 800807c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800807e:	460e      	mov	r6, r1
 8008080:	4614      	mov	r4, r2
 8008082:	4605      	mov	r5, r0
 8008084:	b118      	cbz	r0, 800808e <__swbuf_r+0x12>
 8008086:	6a03      	ldr	r3, [r0, #32]
 8008088:	b90b      	cbnz	r3, 800808e <__swbuf_r+0x12>
 800808a:	f7fc fc4b 	bl	8004924 <__sinit>
 800808e:	69a3      	ldr	r3, [r4, #24]
 8008090:	60a3      	str	r3, [r4, #8]
 8008092:	89a3      	ldrh	r3, [r4, #12]
 8008094:	071a      	lsls	r2, r3, #28
 8008096:	d525      	bpl.n	80080e4 <__swbuf_r+0x68>
 8008098:	6923      	ldr	r3, [r4, #16]
 800809a:	b31b      	cbz	r3, 80080e4 <__swbuf_r+0x68>
 800809c:	6823      	ldr	r3, [r4, #0]
 800809e:	6922      	ldr	r2, [r4, #16]
 80080a0:	1a98      	subs	r0, r3, r2
 80080a2:	6963      	ldr	r3, [r4, #20]
 80080a4:	b2f6      	uxtb	r6, r6
 80080a6:	4283      	cmp	r3, r0
 80080a8:	4637      	mov	r7, r6
 80080aa:	dc04      	bgt.n	80080b6 <__swbuf_r+0x3a>
 80080ac:	4621      	mov	r1, r4
 80080ae:	4628      	mov	r0, r5
 80080b0:	f7ff fa2a 	bl	8007508 <_fflush_r>
 80080b4:	b9e0      	cbnz	r0, 80080f0 <__swbuf_r+0x74>
 80080b6:	68a3      	ldr	r3, [r4, #8]
 80080b8:	3b01      	subs	r3, #1
 80080ba:	60a3      	str	r3, [r4, #8]
 80080bc:	6823      	ldr	r3, [r4, #0]
 80080be:	1c5a      	adds	r2, r3, #1
 80080c0:	6022      	str	r2, [r4, #0]
 80080c2:	701e      	strb	r6, [r3, #0]
 80080c4:	6962      	ldr	r2, [r4, #20]
 80080c6:	1c43      	adds	r3, r0, #1
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d004      	beq.n	80080d6 <__swbuf_r+0x5a>
 80080cc:	89a3      	ldrh	r3, [r4, #12]
 80080ce:	07db      	lsls	r3, r3, #31
 80080d0:	d506      	bpl.n	80080e0 <__swbuf_r+0x64>
 80080d2:	2e0a      	cmp	r6, #10
 80080d4:	d104      	bne.n	80080e0 <__swbuf_r+0x64>
 80080d6:	4621      	mov	r1, r4
 80080d8:	4628      	mov	r0, r5
 80080da:	f7ff fa15 	bl	8007508 <_fflush_r>
 80080de:	b938      	cbnz	r0, 80080f0 <__swbuf_r+0x74>
 80080e0:	4638      	mov	r0, r7
 80080e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080e4:	4621      	mov	r1, r4
 80080e6:	4628      	mov	r0, r5
 80080e8:	f000 f806 	bl	80080f8 <__swsetup_r>
 80080ec:	2800      	cmp	r0, #0
 80080ee:	d0d5      	beq.n	800809c <__swbuf_r+0x20>
 80080f0:	f04f 37ff 	mov.w	r7, #4294967295
 80080f4:	e7f4      	b.n	80080e0 <__swbuf_r+0x64>
	...

080080f8 <__swsetup_r>:
 80080f8:	b538      	push	{r3, r4, r5, lr}
 80080fa:	4b2a      	ldr	r3, [pc, #168]	; (80081a4 <__swsetup_r+0xac>)
 80080fc:	4605      	mov	r5, r0
 80080fe:	6818      	ldr	r0, [r3, #0]
 8008100:	460c      	mov	r4, r1
 8008102:	b118      	cbz	r0, 800810c <__swsetup_r+0x14>
 8008104:	6a03      	ldr	r3, [r0, #32]
 8008106:	b90b      	cbnz	r3, 800810c <__swsetup_r+0x14>
 8008108:	f7fc fc0c 	bl	8004924 <__sinit>
 800810c:	89a3      	ldrh	r3, [r4, #12]
 800810e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008112:	0718      	lsls	r0, r3, #28
 8008114:	d422      	bmi.n	800815c <__swsetup_r+0x64>
 8008116:	06d9      	lsls	r1, r3, #27
 8008118:	d407      	bmi.n	800812a <__swsetup_r+0x32>
 800811a:	2309      	movs	r3, #9
 800811c:	602b      	str	r3, [r5, #0]
 800811e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008122:	81a3      	strh	r3, [r4, #12]
 8008124:	f04f 30ff 	mov.w	r0, #4294967295
 8008128:	e034      	b.n	8008194 <__swsetup_r+0x9c>
 800812a:	0758      	lsls	r0, r3, #29
 800812c:	d512      	bpl.n	8008154 <__swsetup_r+0x5c>
 800812e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008130:	b141      	cbz	r1, 8008144 <__swsetup_r+0x4c>
 8008132:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008136:	4299      	cmp	r1, r3
 8008138:	d002      	beq.n	8008140 <__swsetup_r+0x48>
 800813a:	4628      	mov	r0, r5
 800813c:	f7fd fbc2 	bl	80058c4 <_free_r>
 8008140:	2300      	movs	r3, #0
 8008142:	6363      	str	r3, [r4, #52]	; 0x34
 8008144:	89a3      	ldrh	r3, [r4, #12]
 8008146:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800814a:	81a3      	strh	r3, [r4, #12]
 800814c:	2300      	movs	r3, #0
 800814e:	6063      	str	r3, [r4, #4]
 8008150:	6923      	ldr	r3, [r4, #16]
 8008152:	6023      	str	r3, [r4, #0]
 8008154:	89a3      	ldrh	r3, [r4, #12]
 8008156:	f043 0308 	orr.w	r3, r3, #8
 800815a:	81a3      	strh	r3, [r4, #12]
 800815c:	6923      	ldr	r3, [r4, #16]
 800815e:	b94b      	cbnz	r3, 8008174 <__swsetup_r+0x7c>
 8008160:	89a3      	ldrh	r3, [r4, #12]
 8008162:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008166:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800816a:	d003      	beq.n	8008174 <__swsetup_r+0x7c>
 800816c:	4621      	mov	r1, r4
 800816e:	4628      	mov	r0, r5
 8008170:	f000 f884 	bl	800827c <__smakebuf_r>
 8008174:	89a0      	ldrh	r0, [r4, #12]
 8008176:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800817a:	f010 0301 	ands.w	r3, r0, #1
 800817e:	d00a      	beq.n	8008196 <__swsetup_r+0x9e>
 8008180:	2300      	movs	r3, #0
 8008182:	60a3      	str	r3, [r4, #8]
 8008184:	6963      	ldr	r3, [r4, #20]
 8008186:	425b      	negs	r3, r3
 8008188:	61a3      	str	r3, [r4, #24]
 800818a:	6923      	ldr	r3, [r4, #16]
 800818c:	b943      	cbnz	r3, 80081a0 <__swsetup_r+0xa8>
 800818e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008192:	d1c4      	bne.n	800811e <__swsetup_r+0x26>
 8008194:	bd38      	pop	{r3, r4, r5, pc}
 8008196:	0781      	lsls	r1, r0, #30
 8008198:	bf58      	it	pl
 800819a:	6963      	ldrpl	r3, [r4, #20]
 800819c:	60a3      	str	r3, [r4, #8]
 800819e:	e7f4      	b.n	800818a <__swsetup_r+0x92>
 80081a0:	2000      	movs	r0, #0
 80081a2:	e7f7      	b.n	8008194 <__swsetup_r+0x9c>
 80081a4:	20000064 	.word	0x20000064

080081a8 <_raise_r>:
 80081a8:	291f      	cmp	r1, #31
 80081aa:	b538      	push	{r3, r4, r5, lr}
 80081ac:	4604      	mov	r4, r0
 80081ae:	460d      	mov	r5, r1
 80081b0:	d904      	bls.n	80081bc <_raise_r+0x14>
 80081b2:	2316      	movs	r3, #22
 80081b4:	6003      	str	r3, [r0, #0]
 80081b6:	f04f 30ff 	mov.w	r0, #4294967295
 80081ba:	bd38      	pop	{r3, r4, r5, pc}
 80081bc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80081be:	b112      	cbz	r2, 80081c6 <_raise_r+0x1e>
 80081c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80081c4:	b94b      	cbnz	r3, 80081da <_raise_r+0x32>
 80081c6:	4620      	mov	r0, r4
 80081c8:	f000 f830 	bl	800822c <_getpid_r>
 80081cc:	462a      	mov	r2, r5
 80081ce:	4601      	mov	r1, r0
 80081d0:	4620      	mov	r0, r4
 80081d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081d6:	f000 b817 	b.w	8008208 <_kill_r>
 80081da:	2b01      	cmp	r3, #1
 80081dc:	d00a      	beq.n	80081f4 <_raise_r+0x4c>
 80081de:	1c59      	adds	r1, r3, #1
 80081e0:	d103      	bne.n	80081ea <_raise_r+0x42>
 80081e2:	2316      	movs	r3, #22
 80081e4:	6003      	str	r3, [r0, #0]
 80081e6:	2001      	movs	r0, #1
 80081e8:	e7e7      	b.n	80081ba <_raise_r+0x12>
 80081ea:	2400      	movs	r4, #0
 80081ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80081f0:	4628      	mov	r0, r5
 80081f2:	4798      	blx	r3
 80081f4:	2000      	movs	r0, #0
 80081f6:	e7e0      	b.n	80081ba <_raise_r+0x12>

080081f8 <raise>:
 80081f8:	4b02      	ldr	r3, [pc, #8]	; (8008204 <raise+0xc>)
 80081fa:	4601      	mov	r1, r0
 80081fc:	6818      	ldr	r0, [r3, #0]
 80081fe:	f7ff bfd3 	b.w	80081a8 <_raise_r>
 8008202:	bf00      	nop
 8008204:	20000064 	.word	0x20000064

08008208 <_kill_r>:
 8008208:	b538      	push	{r3, r4, r5, lr}
 800820a:	4d07      	ldr	r5, [pc, #28]	; (8008228 <_kill_r+0x20>)
 800820c:	2300      	movs	r3, #0
 800820e:	4604      	mov	r4, r0
 8008210:	4608      	mov	r0, r1
 8008212:	4611      	mov	r1, r2
 8008214:	602b      	str	r3, [r5, #0]
 8008216:	f7f9 f9cb 	bl	80015b0 <_kill>
 800821a:	1c43      	adds	r3, r0, #1
 800821c:	d102      	bne.n	8008224 <_kill_r+0x1c>
 800821e:	682b      	ldr	r3, [r5, #0]
 8008220:	b103      	cbz	r3, 8008224 <_kill_r+0x1c>
 8008222:	6023      	str	r3, [r4, #0]
 8008224:	bd38      	pop	{r3, r4, r5, pc}
 8008226:	bf00      	nop
 8008228:	20000444 	.word	0x20000444

0800822c <_getpid_r>:
 800822c:	f7f9 b9b8 	b.w	80015a0 <_getpid>

08008230 <__swhatbuf_r>:
 8008230:	b570      	push	{r4, r5, r6, lr}
 8008232:	460c      	mov	r4, r1
 8008234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008238:	2900      	cmp	r1, #0
 800823a:	b096      	sub	sp, #88	; 0x58
 800823c:	4615      	mov	r5, r2
 800823e:	461e      	mov	r6, r3
 8008240:	da0d      	bge.n	800825e <__swhatbuf_r+0x2e>
 8008242:	89a3      	ldrh	r3, [r4, #12]
 8008244:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008248:	f04f 0100 	mov.w	r1, #0
 800824c:	bf0c      	ite	eq
 800824e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008252:	2340      	movne	r3, #64	; 0x40
 8008254:	2000      	movs	r0, #0
 8008256:	6031      	str	r1, [r6, #0]
 8008258:	602b      	str	r3, [r5, #0]
 800825a:	b016      	add	sp, #88	; 0x58
 800825c:	bd70      	pop	{r4, r5, r6, pc}
 800825e:	466a      	mov	r2, sp
 8008260:	f000 f848 	bl	80082f4 <_fstat_r>
 8008264:	2800      	cmp	r0, #0
 8008266:	dbec      	blt.n	8008242 <__swhatbuf_r+0x12>
 8008268:	9901      	ldr	r1, [sp, #4]
 800826a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800826e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008272:	4259      	negs	r1, r3
 8008274:	4159      	adcs	r1, r3
 8008276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800827a:	e7eb      	b.n	8008254 <__swhatbuf_r+0x24>

0800827c <__smakebuf_r>:
 800827c:	898b      	ldrh	r3, [r1, #12]
 800827e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008280:	079d      	lsls	r5, r3, #30
 8008282:	4606      	mov	r6, r0
 8008284:	460c      	mov	r4, r1
 8008286:	d507      	bpl.n	8008298 <__smakebuf_r+0x1c>
 8008288:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800828c:	6023      	str	r3, [r4, #0]
 800828e:	6123      	str	r3, [r4, #16]
 8008290:	2301      	movs	r3, #1
 8008292:	6163      	str	r3, [r4, #20]
 8008294:	b002      	add	sp, #8
 8008296:	bd70      	pop	{r4, r5, r6, pc}
 8008298:	ab01      	add	r3, sp, #4
 800829a:	466a      	mov	r2, sp
 800829c:	f7ff ffc8 	bl	8008230 <__swhatbuf_r>
 80082a0:	9900      	ldr	r1, [sp, #0]
 80082a2:	4605      	mov	r5, r0
 80082a4:	4630      	mov	r0, r6
 80082a6:	f7fd fb81 	bl	80059ac <_malloc_r>
 80082aa:	b948      	cbnz	r0, 80082c0 <__smakebuf_r+0x44>
 80082ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082b0:	059a      	lsls	r2, r3, #22
 80082b2:	d4ef      	bmi.n	8008294 <__smakebuf_r+0x18>
 80082b4:	f023 0303 	bic.w	r3, r3, #3
 80082b8:	f043 0302 	orr.w	r3, r3, #2
 80082bc:	81a3      	strh	r3, [r4, #12]
 80082be:	e7e3      	b.n	8008288 <__smakebuf_r+0xc>
 80082c0:	89a3      	ldrh	r3, [r4, #12]
 80082c2:	6020      	str	r0, [r4, #0]
 80082c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082c8:	81a3      	strh	r3, [r4, #12]
 80082ca:	9b00      	ldr	r3, [sp, #0]
 80082cc:	6163      	str	r3, [r4, #20]
 80082ce:	9b01      	ldr	r3, [sp, #4]
 80082d0:	6120      	str	r0, [r4, #16]
 80082d2:	b15b      	cbz	r3, 80082ec <__smakebuf_r+0x70>
 80082d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082d8:	4630      	mov	r0, r6
 80082da:	f000 f81d 	bl	8008318 <_isatty_r>
 80082de:	b128      	cbz	r0, 80082ec <__smakebuf_r+0x70>
 80082e0:	89a3      	ldrh	r3, [r4, #12]
 80082e2:	f023 0303 	bic.w	r3, r3, #3
 80082e6:	f043 0301 	orr.w	r3, r3, #1
 80082ea:	81a3      	strh	r3, [r4, #12]
 80082ec:	89a3      	ldrh	r3, [r4, #12]
 80082ee:	431d      	orrs	r5, r3
 80082f0:	81a5      	strh	r5, [r4, #12]
 80082f2:	e7cf      	b.n	8008294 <__smakebuf_r+0x18>

080082f4 <_fstat_r>:
 80082f4:	b538      	push	{r3, r4, r5, lr}
 80082f6:	4d07      	ldr	r5, [pc, #28]	; (8008314 <_fstat_r+0x20>)
 80082f8:	2300      	movs	r3, #0
 80082fa:	4604      	mov	r4, r0
 80082fc:	4608      	mov	r0, r1
 80082fe:	4611      	mov	r1, r2
 8008300:	602b      	str	r3, [r5, #0]
 8008302:	f7f9 f9b4 	bl	800166e <_fstat>
 8008306:	1c43      	adds	r3, r0, #1
 8008308:	d102      	bne.n	8008310 <_fstat_r+0x1c>
 800830a:	682b      	ldr	r3, [r5, #0]
 800830c:	b103      	cbz	r3, 8008310 <_fstat_r+0x1c>
 800830e:	6023      	str	r3, [r4, #0]
 8008310:	bd38      	pop	{r3, r4, r5, pc}
 8008312:	bf00      	nop
 8008314:	20000444 	.word	0x20000444

08008318 <_isatty_r>:
 8008318:	b538      	push	{r3, r4, r5, lr}
 800831a:	4d06      	ldr	r5, [pc, #24]	; (8008334 <_isatty_r+0x1c>)
 800831c:	2300      	movs	r3, #0
 800831e:	4604      	mov	r4, r0
 8008320:	4608      	mov	r0, r1
 8008322:	602b      	str	r3, [r5, #0]
 8008324:	f7f9 f9b3 	bl	800168e <_isatty>
 8008328:	1c43      	adds	r3, r0, #1
 800832a:	d102      	bne.n	8008332 <_isatty_r+0x1a>
 800832c:	682b      	ldr	r3, [r5, #0]
 800832e:	b103      	cbz	r3, 8008332 <_isatty_r+0x1a>
 8008330:	6023      	str	r3, [r4, #0]
 8008332:	bd38      	pop	{r3, r4, r5, pc}
 8008334:	20000444 	.word	0x20000444

08008338 <_init>:
 8008338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800833a:	bf00      	nop
 800833c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800833e:	bc08      	pop	{r3}
 8008340:	469e      	mov	lr, r3
 8008342:	4770      	bx	lr

08008344 <_fini>:
 8008344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008346:	bf00      	nop
 8008348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800834a:	bc08      	pop	{r3}
 800834c:	469e      	mov	lr, r3
 800834e:	4770      	bx	lr
