$date
  Mon Nov  9 21:11:04 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_incrementeurs $end
$var reg 5 ! sig_in[4:0] $end
$var reg 5 " sig_out[4:0] $end
$scope module dut $end
$var reg 5 # x[4:0] $end
$var integer 32 $ c $end
$var reg 5 % xplus1[4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUUU !
b00001 "
bUUUUU #
b1 $
b00001 %
#10000000
b00000 !
b00000 #
#25000000
b00011 !
b00100 "
b00011 #
b00100 %
#40000000
b10001 !
b10010 "
b10001 #
b10010 %
#50000000
b00000 !
b00001 "
b00000 #
b00001 %
#60000000
b11100 !
b11101 "
b11100 #
b11101 %
#70000000
b00000 !
b00001 "
b00000 #
b00001 %
