<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="RCSS_PCR" id="RCSS_PCR">
  
  
  <register acronym="PMPROTSET0" description="Set-only register to protect PCS frames 0 to 31" id="PMPROTSET0" offset="0x0" width="32">
    
  <bitfield begin="31" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="31" id="PCS31_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="30" id="PCS30_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="29" id="PCS29_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="28" id="PCS28_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="27" id="PCS27_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="26" id="PCS26_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="25" id="PCS25_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="24" id="PCS24_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="23" id="PCS23_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="22" id="PCS22_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="21" id="PCS21_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="20" id="PCS20_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="19" id="PCS19_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="18" id="PCS18_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="17" id="PCS17_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PCS16_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="15" id="PCS15_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="14" id="PCS14_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="13" id="PCS13_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="12" id="PCS12_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="11" id="PCS11_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="10" id="PCS10_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="9" id="PCS9_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="8" id="PCS8_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="7" id="PCS7_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="6" id="PCS6_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="5" id="PCS5_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="4" id="PCS4_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="3" id="PCS3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="2" id="PCS2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="1" id="PCS1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes.  Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET0 and PMPROTCLR0 registers 0 = Has no effect Only those bits which have a slave at the corresponding bit position are implemented. Hence, the size of this register is device dependent. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PCS0_PROT_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PMPROTSET1" description="Set-only register to protect PCS frames 32 to 63" id="PMPROTSET1" offset="0x4" width="32">
    
  <bitfield begin="31" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="31" id="PCS63_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="30" id="PCS62_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="29" id="PCS61_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="28" id="PCS60_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="27" id="PCS59_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="26" id="PCS58_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="25" id="PCS57_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="24" id="PCS56_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="23" id="PCS55_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="22" id="PCS54_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="21" id="PCS53_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="20" id="PCS52_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="19" id="PCS51_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="18" id="PCS50_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="17" id="PCS49_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="16" id="PCS48_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="15" id="PCS47_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="14" id="PCS46_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="13" id="PCS45_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="12" id="PCS44_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="11" id="PCS43_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="10" id="PCS42_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="9" id="PCS41_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="8" id="PCS40_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="7" id="PCS39_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="6" id="PCS38_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="5" id="PCS37_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="4" id="PCS36_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="3" id="PCS35_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="2" id="PCS34_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="1" id="PCS33_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PMPROTSET1 and PMPROTCLR1 registers 0 = Has no effect" end="0" id="PCS32_PROT_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PMPROTCLR0" description="Clear-only register to protect PCS frames 0 to 31" id="PMPROTCLR0" offset="0x10" width="32">
    
  <bitfield begin="31" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="31" id="PCS31_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="30" id="PCS30_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="29" id="PCS29_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="28" id="PCS28_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="27" id="PCS27_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="26" id="PCS26_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="25" id="PCS25_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="24" id="PCS24_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="23" id="PCS23_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="22" id="PCS22_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="21" id="PCS21_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="20" id="PCS20_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="19" id="PCS19_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="18" id="PCS18_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="17" id="PCS17_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="16" id="PCS16_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="15" id="PCS15_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="14" id="PCS14_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="13" id="PCS13_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="12" id="PCS12_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="11" id="PCS11_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="10" id="PCS10_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="9" id="PCS9_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="8" id="PCS8_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="7" id="PCS7_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="6" id="PCS6_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="5" id="PCS5_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="4" id="PCS4_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="3" id="PCS3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="2" id="PCS2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="1" id="PCS1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR0 and PMPROTSET0 registers 0 = Has no effect" end="0" id="PCS0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PMPROTCLR1" description="Clear-only register to protect PCS frames 32 to 63" id="PMPROTCLR1" offset="0x14" width="32">
    
  <bitfield begin="31" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="31" id="PCS63_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="30" id="PCS62_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="29" id="PCS61_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="28" id="PCS60_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="27" id="PCS59_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="26" id="PCS58_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="25" id="PCS57_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="24" id="PCS56_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="23" id="PCS55_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="22" id="PCS54_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="21" id="PCS53_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="20" id="PCS52_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="19" id="PCS51_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="18" id="PCS50_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="17" id="PCS49_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="16" id="PCS48_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="15" id="PCS47_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="14" id="PCS46_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="13" id="PCS45_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="12" id="PCS44_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="11" id="PCS43_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="10" id="PCS42_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="9" id="PCS41_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="8" id="PCS40_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="7" id="PCS39_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="6" id="PCS38_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="5" id="PCS37_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="4" id="PCS36_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="3" id="PCS35_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="2" id="PCS34_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="1" id="PCS33_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory frame can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PMPROTCLR1 and PMPROTSET1 registers 0 = Has no effect" end="0" id="PCS32_PROT_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PPROTSET_0" description="Set-only register to protect the 32 quadrants of PS0 to PS7" id="PPROTSET_0" offset="0x20" width="32">
    
  <bitfield begin="31" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="31" id="PS7_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="30" id="PS7_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="29" id="PS7_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="28" id="PS7_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="27" id="PS6_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="26" id="PS6_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="25" id="PS6_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="24" id="PS6_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="23" id="PS5_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="22" id="PS5_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="21" id="PS5_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="20" id="PS5_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="19" id="PS4_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="18" id="PS4_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="17" id="PS4_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="16" id="PS4_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="15" id="PS3_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="14" id="PS3_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="13" id="PS3_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="12" id="PS3_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="11" id="PS2_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="10" id="PS2_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="9" id="PS2_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="8" id="PS2_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="7" id="PS1_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="6" id="PS1_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="5" id="PS1_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="4" id="PS1_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="3" id="PS0_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="2" id="PS0_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="1" id="PS0_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="0" id="PS0_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PPROTSET_1" description="Set-only register to protect the 32 quadrants of PS8 to PS15" id="PPROTSET_1" offset="0x24" width="32">
    
  <bitfield begin="31" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="31" id="PS15_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="30" id="PS15_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="29" id="PS15_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="28" id="PS15_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="27" id="PS14_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="26" id="PS14_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="25" id="PS14_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="24" id="PS14_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="23" id="PS13_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="22" id="PS13_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="21" id="PS13_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="20" id="PS13_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="19" id="PS12_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="18" id="PS12_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="17" id="PS12_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="16" id="PS12_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="15" id="PS11_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="14" id="PS11_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="13" id="PS11_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="12" id="PS11_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="11" id="PS10_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="10" id="PS10_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="9" id="PS10_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="8" id="PS10_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="7" id="PS9_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="6" id="PS9_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="5" id="PS9_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="4" id="PS9_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="3" id="PS8_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="2" id="PS8_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="1" id="PS8_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="0" id="PS8_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PPROTSET_2" description="Set-only register to protect the 32 quadrants of PS16 to PS23" id="PPROTSET_2" offset="0x28" width="32">
    
  <bitfield begin="31" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="31" id="PS23_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="30" id="PS23_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="29" id="PS23_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="28" id="PS23_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="27" id="PS22_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="26" id="PS22_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="25" id="PS22_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="24" id="PS22_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="23" id="PS21_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="22" id="PS21_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="21" id="PS21_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="20" id="PS21_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="19" id="PS20_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="18" id="PS20_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="17" id="PS20_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="16" id="PS20_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="15" id="PS19_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="14" id="PS19_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="13" id="PS19_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="12" id="PS19_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="11" id="PS18_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="10" id="PS18_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="9" id="PS18_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="8" id="PS18_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="7" id="PS17_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="6" id="PS17_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="5" id="PS17_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="4" id="PS17_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="3" id="PS16_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="2" id="PS16_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="1" id="PS16_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="0" id="PS16_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PPROTSET_3" description="Set-only register to protect the 32 quadrants of PS24 to PS31" id="PPROTSET_3" offset="0x2C" width="32">
    
  <bitfield begin="31" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="31" id="PS31_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="30" id="PS31_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="29" id="PS31_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="28" id="PS31_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="27" id="PS30_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="26" id="PS30_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="25" id="PS30_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="24" id="PS30_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="23" id="PS29_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="22" id="PS29_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="21" id="PS29_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="20" id="PS29_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="19" id="PS28_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="18" id="PS28_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="17" id="PS28_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="16" id="PS28_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="15" id="PS27_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="14" id="PS27_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="13" id="PS27_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="12" id="PS27_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="11" id="PS26_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="10" id="PS26_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="9" id="PS26_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="8" id="PS26_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="7" id="PS25_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="6" id="PS25_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="5" id="PS25_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="4" id="PS25_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="3" id="PS24_QUAD3_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="2" id="PS24_QUAD2_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="1" id="PS24_QUAD1_PROT_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Sets the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="0" id="PS24_QUAD0_PROT_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PPROTCLR0" description="Clear-only register to protect the 32 quadrants of PS0 to PS7" id="PPROTCLR0" offset="0x40" width="32">
    
  <bitfield begin="31" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="31" id="PS7_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="30" id="PS7_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="29" id="PS7_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="28" id="PS7_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="27" id="PS6_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="26" id="PS6_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="25" id="PS6_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="24" id="PS6_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="23" id="PS5_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="22" id="PS5_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="21" id="PS5_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="20" id="PS5_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="19" id="PS4_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="18" id="PS4_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="17" id="PS4_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="16" id="PS4_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="15" id="PS3_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="14" id="PS3_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="13" id="PS3_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="12" id="PS3_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="11" id="PS2_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="10" id="PS2_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="9" id="PS2_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="8" id="PS2_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="7" id="PS1_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="6" id="PS1_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="5" id="PS1_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="4" id="PS1_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="3" id="PS0_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="2" id="PS0_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="1" id="PS0_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET0 and PPROTCLR0 registers 0 = Has no effect" end="0" id="PS0_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PPROTCLR1" description="Clear-only register to protect the 32 quadrants of PS8 to PS15" id="PPROTCLR1" offset="0x44" width="32">
    
  <bitfield begin="31" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="31" id="PS15_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="30" id="PS15_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="29" id="PS15_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="28" id="PS15_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="27" id="PS14_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="26" id="PS14_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="25" id="PS14_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="24" id="PS14_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="23" id="PS13_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="22" id="PS13_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="21" id="PS13_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="20" id="PS13_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="19" id="PS12_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="18" id="PS12_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="17" id="PS12_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="16" id="PS12_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="15" id="PS11_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="14" id="PS11_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="13" id="PS11_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="12" id="PS11_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="11" id="PS10_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="10" id="PS10_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="9" id="PS10_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="8" id="PS10_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="7" id="PS9_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="6" id="PS9_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="5" id="PS9_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="4" id="PS9_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="3" id="PS8_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="2" id="PS8_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="1" id="PS8_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET1 and PPROTCLR1 registers 0 = Has no effect" end="0" id="PS8_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PPROTCLR2" description="Clear-only register to protect the 32 quadrants of PS16 to PS23" id="PPROTCLR2" offset="0x48" width="32">
    
  <bitfield begin="31" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="31" id="PS23_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="30" id="PS23_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="29" id="PS23_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="28" id="PS23_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="27" id="PS22_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="26" id="PS22_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="25" id="PS22_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="24" id="PS22_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="23" id="PS21_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="22" id="PS21_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="21" id="PS21_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="20" id="PS21_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="19" id="PS20_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="18" id="PS20_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="17" id="PS20_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="16" id="PS20_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="15" id="PS19_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="14" id="PS19_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="13" id="PS19_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="12" id="PS19_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="11" id="PS18_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="10" id="PS18_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="9" id="PS18_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="8" id="PS18_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="7" id="PS17_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="6" id="PS17_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="5" id="PS17_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="4" id="PS17_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="3" id="PS16_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="2" id="PS16_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="1" id="PS16_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET2 and PPROTCLR2 registers 0 = Has no effect" end="0" id="PS16_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PPROTCLR3" description="Clear-only register to protect the 32 quadrants of PS24 to PS31" id="PPROTCLR3" offset="0x4C" width="32">
    
  <bitfield begin="31" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="31" id="PS31_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="30" id="PS31_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="29" id="PS31_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="28" id="PS31_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="27" id="PS30_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="26" id="PS30_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="25" id="PS30_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="24" id="PS30_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="23" id="PS29_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="22" id="PS29_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="21" id="PS29_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="20" id="PS29_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="19" id="PS28_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="18" id="PS28_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="17" id="PS28_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="16" id="PS28_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="15" id="PS27_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="14" id="PS27_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="13" id="PS27_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="12" id="PS27_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="11" id="PS26_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="10" id="PS26_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="9" id="PS26_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="8" id="PS26_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="7" id="PS25_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="6" id="PS25_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="5" id="PS25_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="4" id="PS25_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="3" id="PS24_QUAD3_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="2" id="PS24_QUAD2_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="1" id="PS24_QUAD1_PROT_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The quadrant ‘m’ of the peripheral frame ‘n’ can be written to only in privileged mode but can be read in both user and privileged modes. 0 = The corresponding peripheral memory frame can be written to and read from in both user and privileged modes. Writable only in privileged mode 1 = Clears the corresponding bit in PPROTSET3 and PPROTCLR3 registers 0 = Has no effect" end="0" id="PS24_QUAD0_PROT_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PCSPWRDWNSET0" description="Set-only register to powerdown independent (non-shared) PCS frames 0 to 31" id="PCSPWRDWNSET0" offset="0x60" width="32">
    
  <bitfield begin="31" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="31" id="PCS31_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="30" id="PCS30_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="29" id="PCS29_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="28" id="PCS28_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="27" id="PCS27_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="26" id="PCS26_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="25" id="PCS25_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="24" id="PCS24_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="23" id="PCS23_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="22" id="PCS22_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="21" id="PCS21_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="20" id="PCS20_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="19" id="PCS19_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="18" id="PCS18_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="17" id="PCS17_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="16" id="PCS16_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="15" id="PCS15_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="14" id="PCS14_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="13" id="PCS13_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="12" id="PCS12_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="11" id="PCS11_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="10" id="PCS10_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="9" id="PCS9_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="8" id="PCS8_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="7" id="PCS7_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="6" id="PCS6_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="5" id="PCS5_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="4" id="PCS4_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="3" id="PCS3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="2" id="PCS2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="1" id="PCS1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="0" id="PCS0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PCSPWRDWNSET1" description="Set-only register to powerdown independent (non-shared) PCS frames 32 to 63" id="PCSPWRDWNSET1" offset="0x64" width="32">
    
  <bitfield begin="31" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="31" id="PCS63_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="30" id="PCS62_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="29" id="PCS61_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="28" id="PCS60_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="27" id="PCS59_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="26" id="PCS58_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="25" id="PCS57_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="24" id="PCS56_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="23" id="PCS55_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="22" id="PCS54_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="21" id="PCS53_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="20" id="PCS52_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="19" id="PCS51_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="18" id="PCS50_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="17" id="PCS49_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="16" id="PCS48_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="15" id="PCS47_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="14" id="PCS46_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="13" id="PCS45_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="12" id="PCS44_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="11" id="PCS43_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="10" id="PCS42_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="9" id="PCS41_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="8" id="PCS40_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="7" id="PCS39_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="6" id="PCS38_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="5" id="PCS37_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="4" id="PCS36_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="3" id="PCS35_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="2" id="PCS34_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="1" id="PCS33_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Sets the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="0" id="PCS32_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PCSPWRDWNCLR0" description="Clear-only register to deassert powerdown bits of independent (non-shared) PCS frames 0 to 31" id="PCSPWRDWNCLR0" offset="0x70" width="32">
    
  <bitfield begin="31" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="31" id="PCS31_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="30" id="PCS30_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="29" id="PCS29_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="28" id="PCS28_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="27" id="PCS27_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="26" id="PCS26_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="25" id="PCS25_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="24" id="PCS24_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="23" id="PCS23_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="22" id="PCS22_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="21" id="PCS21_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="20" id="PCS20_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="19" id="PCS19_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="18" id="PCS18_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="17" id="PCS17_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="16" id="PCS16_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="15" id="PCS15_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="14" id="PCS14_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="13" id="PCS13_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="12" id="PCS12_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="11" id="PCS11_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="10" id="PCS10_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="9" id="PCS9_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="8" id="PCS8_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="7" id="PCS7_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="6" id="PCS6_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="5" id="PCS5_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="4" id="PCS4_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="3" id="PCS3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="2" id="PCS2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="1" id="PCS1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET0 and PCSPWRDWNCLR0 registers 0 = Has no effect" end="0" id="PCS0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PCSPWRDWNCLR1" description="Clear-only register to deassert powerdown bits of independent (non-shared) PCS frames 32 to 63" id="PCSPWRDWNCLR1" offset="0x74" width="32">
    
  <bitfield begin="31" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="31" id="PCS63_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="30" id="PCS62_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="29" id="PCS61_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="28" id="PCS60_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="27" id="PCS59_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="26" id="PCS58_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="25" id="PCS57_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="24" id="PCS56_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="23" id="PCS55_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="22" id="PCS54_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="21" id="PCS53_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="20" id="PCS52_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="19" id="PCS51_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="18" id="PCS50_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="17" id="PCS49_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="16" id="PCS48_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="15" id="PCS47_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="14" id="PCS46_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="13" id="PCS45_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="12" id="PCS44_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="11" id="PCS43_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="10" id="PCS42_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="9" id="PCS41_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="8" id="PCS40_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="7" id="PCS39_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="6" id="PCS38_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="5" id="PCS37_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="4" id="PCS36_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="3" id="PCS35_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="2" id="PCS34_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="1" id="PCS33_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in user and privileged modes 1 = The corresponding peripheral memory clock needs to be powered down. 0 = The corresponding peripheral memory clock is not to be powered down. Writable only in privileged mode 1 = Clears the corresponding bit in PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers 0 = Has no effect" end="0" id="PCS32_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PSPWRDWNSET0" description="Set-only register to powerdown the applicable peripherals in the 32 quadrants of PS0 to PS7" id="PSPWRDWNSET0" offset="0x80" width="32">
    
  <bitfield begin="31" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="31" id="PS7_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="30" id="PS7_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="29" id="PS7_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="28" id="PS7_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="27" id="PS6_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="26" id="PS6_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="25" id="PS6_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="24" id="PS6_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="23" id="PS5_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="22" id="PS5_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="21" id="PS5_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="20" id="PS5_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="19" id="PS4_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="18" id="PS4_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="17" id="PS4_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="16" id="PS4_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="15" id="PS3_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="14" id="PS3_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="13" id="PS3_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="12" id="PS3_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="11" id="PS2_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="10" id="PS2_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="9" id="PS2_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="8" id="PS2_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="7" id="PS1_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="6" id="PS1_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="5" id="PS1_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="4" id="PS1_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="3" id="PS0_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="2" id="PS0_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="1" id="PS0_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="0" id="PS0_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PSPWRDWNSET1" description="Set-only register to powerdown the applicable peripherals in the 32 quadrants of PS8 to PS15" id="PSPWRDWNSET1" offset="0x84" width="32">
    
  <bitfield begin="31" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="31" id="PS15_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="30" id="PS15_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="29" id="PS15_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="28" id="PS15_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="27" id="PS14_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="26" id="PS14_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="25" id="PS14_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="24" id="PS14_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="23" id="PS13_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="22" id="PS13_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="21" id="PS13_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="20" id="PS13_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="19" id="PS12_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="18" id="PS12_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="17" id="PS12_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="16" id="PS12_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="15" id="PS11_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="14" id="PS11_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="13" id="PS11_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="12" id="PS11_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="11" id="PS10_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="10" id="PS10_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="9" id="PS10_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="8" id="PS10_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="7" id="PS9_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="6" id="PS9_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="5" id="PS9_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="4" id="PS9_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="3" id="PS8_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="2" id="PS8_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="1" id="PS8_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="0" id="PS8_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PSPWRDWNSET2" description="Set-only register to powerdown the applicable peripherals in the 32 quadrants of PS16 to PS23" id="PSPWRDWNSET2" offset="0x88" width="32">
    
  <bitfield begin="31" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="31" id="PS23_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="30" id="PS23_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="29" id="PS23_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="28" id="PS23_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="27" id="PS22_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="26" id="PS22_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="25" id="PS22_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="24" id="PS22_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="23" id="PS21_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="22" id="PS21_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="21" id="PS21_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="20" id="PS21_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="19" id="PS20_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="18" id="PS20_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="17" id="PS20_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="16" id="PS20_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="15" id="PS19_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="14" id="PS19_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="13" id="PS19_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="12" id="PS19_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="11" id="PS18_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="10" id="PS18_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="9" id="PS18_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="8" id="PS18_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="7" id="PS17_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="6" id="PS17_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="5" id="PS17_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="4" id="PS17_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="3" id="PS16_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="2" id="PS16_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="1" id="PS16_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="0" id="PS16_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PSPWRDWNSET3" description="Set-only register to powerdown the applicable peripherals in the 32 quadrants of PS24 to PS31" id="PSPWRDWNSET3" offset="0x8C" width="32">
    
  <bitfield begin="31" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="31" id="PS31_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="30" id="PS31_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="29" id="PS31_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="28" id="PS31_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="27" id="PS30_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="26" id="PS30_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="25" id="PS30_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="24" id="PS30_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="23" id="PS29_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="22" id="PS29_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="21" id="PS29_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="20" id="PS29_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="19" id="PS28_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="18" id="PS28_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="17" id="PS28_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="16" id="PS28_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="15" id="PS27_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="14" id="PS27_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="13" id="PS27_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="12" id="PS27_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="11" id="PS26_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="10" id="PS26_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="9" id="PS26_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="8" id="PS26_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="7" id="PS25_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="6" id="PS25_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="5" id="PS25_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="4" id="PS25_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="3" id="PS24_QUAD3_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="2" id="PS24_QUAD2_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="1" id="PS24_QUAD1_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Sets the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="0" id="PS24_QUAD0_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PSPWRDWNCLR0" description="Clear-only register to deassert powerdown bits of the applicable peripherals in the 32 quadrants of PS0 to PS7" id="PSPWRDWNCLR0" offset="0xA0" width="32">
    
  <bitfield begin="31" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="31" id="PS7_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="30" id="PS7_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="29" id="PS7_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="28" id="PS7_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="27" id="PS6_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="26" id="PS6_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="25" id="PS6_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="24" id="PS6_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="23" id="PS5_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="22" id="PS5_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="21" id="PS5_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="20" id="PS5_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="19" id="PS4_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="18" id="PS4_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="17" id="PS4_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="16" id="PS4_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="15" id="PS3_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="14" id="PS3_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="13" id="PS3_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="12" id="PS3_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="11" id="PS2_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="10" id="PS2_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="9" id="PS2_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="8" id="PS2_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="7" id="PS1_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="6" id="PS1_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="5" id="PS1_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="4" id="PS1_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="3" id="PS0_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="2" id="PS0_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="1" id="PS0_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect" end="0" id="PS0_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PSPWRDWNCLR1" description="Clear-only register to deassert powerdown bits of the applicable peripherals in the 32 quadrants of PS8 to PS15" id="PSPWRDWNCLR1" offset="0xA4" width="32">
    
  <bitfield begin="31" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="31" id="PS15_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="30" id="PS15_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="29" id="PS15_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="28" id="PS15_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="27" id="PS14_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="26" id="PS14_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="25" id="PS14_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="24" id="PS14_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="23" id="PS13_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="22" id="PS13_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="21" id="PS13_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="20" id="PS13_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="19" id="PS12_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="18" id="PS12_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="17" id="PS12_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="16" id="PS12_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="15" id="PS11_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="14" id="PS11_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="13" id="PS11_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="12" id="PS11_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="11" id="PS10_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="10" id="PS10_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="9" id="PS10_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="8" id="PS10_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="7" id="PS9_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="6" id="PS9_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="5" id="PS9_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="4" id="PS9_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="3" id="PS8_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="2" id="PS8_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="1" id="PS8_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNCLR1 and PSPWRDWNCLR1 registers 0 = Has no effect" end="0" id="PS8_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PSPWRDWNCLR2" description="Clear-only register to deassert powerdown bits of the applicable peripherals in the 32 quadrants of PS16 to PS23" id="PSPWRDWNCLR2" offset="0xA8" width="32">
    
  <bitfield begin="31" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="31" id="PS23_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="30" id="PS23_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="29" id="PS23_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="28" id="PS23_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="27" id="PS22_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="26" id="PS22_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="25" id="PS22_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="24" id="PS22_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="23" id="PS21_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="22" id="PS21_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="21" id="PS21_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="20" id="PS21_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="19" id="PS20_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="18" id="PS20_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="17" id="PS20_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="16" id="PS20_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="15" id="PS19_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="14" id="PS19_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="13" id="PS19_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="12" id="PS19_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="11" id="PS18_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="10" id="PS18_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="9" id="PS18_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="8" id="PS18_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="7" id="PS17_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="6" id="PS17_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="5" id="PS17_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="4" id="PS17_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="3" id="PS16_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="2" id="PS16_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="1" id="PS16_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET2 and PSPWRDWNCLR2 registers 0 = Has no effect" end="0" id="PS16_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PSPWRDWNCLR3" description="Clear-only register to deassert powerdown bits of the applicable peripherals in the 32 quadrants of PS24 to PS31" id="PSPWRDWNCLR3" offset="0xAC" width="32">
    
  <bitfield begin="31" description="" end="31" id="PS31_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="30" id="PS31_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="29" id="PS31_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="28" id="PS31_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="27" id="PS30_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="26" id="PS30_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="25" id="PS30_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="24" id="PS30_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="23" id="PS29_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="22" id="PS29_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="21" id="PS29_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="20" id="PS29_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="19" id="PS28_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="18" id="PS28_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="17" id="PS28_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="16" id="PS28_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="15" id="PS27_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="14" id="PS27_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="13" id="PS27_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="12" id="PS27_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="11" id="PS26_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="10" id="PS26_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="9" id="PS26_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="8" id="PS26_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="7" id="PS25_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="6" id="PS25_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="5" id="PS25_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="4" id="PS25_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="3" id="PS24_QUAD3_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="2" id="PS24_QUAD2_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="1" id="PS24_QUAD1_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ‘m’ of the peripheral frame ‘n’ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers 0 = Has no effect" end="0" id="PS24_QUAD0_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PDPWRDWNSET" description="Set-only register to powerdown the debug frame" id="PDPWRDWNSET" offset="0xC0" width="32">
    
  <bitfield begin="31" description="Reserved" end="1" id="Reserved" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = Clock to the debug frame needs to be powered down. 0 = Clock to the debug frame needs to be powered up. Writable only in privileged mode 1 = Bit 0 when written 1, will get set in both PDPWRDWNSET and PDPWRDWNCLR registers. The other bits are not affected. 0 = Has no effect" end="0" id="PD_PWRDWN_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PDPWRDWNCLR" description="Clear-only register to deassert the debug frame’s powerdown bit" id="PDPWRDWNCLR" offset="0xC4" width="32">
    
  <bitfield begin="31" description="Reserved" end="1" id="Reserved" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="Readable in both user and privileged modes. 1 = The clock to the debug frame needs to be powered down. 0 = The clock to the debug frame needs to be powered up. Writable only in privileged mode 1 = Bit 0 when written 1, will get cleared in both PDPWRDWNSET and PDPWRDWNCLR registers. The other bits are not affected. 0 = Has no effect" end="0" id="PD_PWRDWN_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="MSTIDWRENA" description="MasterID Protection Write Enable Register" id="MSTIDWRENA" offset="0x200" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="Reserved" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. 1010 = All master-id registers are unlocked and available for write. others = Writes to all master-id registers are locked. Writable only in privileged mode 1010 = Writes to master-id registers are unlocked. others = Writes to master-id registers are locked." end="0" id="MSTIDREG_WRENA" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="MSTIDENA" description="MasterID Protection Enable Register" id="MSTIDENA" offset="0x204" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="Reserved" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="Readable in both user and privileged modes. Writable only in privileged mode 1010 = Enable the master-id feature check. others = Master-id check is disabled." end="0" id="MSTID_CHK_EN" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="MSTIDDIAGCTRL" description="MasterID Diagnostic Control Register" id="MSTIDDIAGCTRL" offset="0x208" width="32">
    
  <bitfield begin="31" description="Reserved" end="12" id="Reserved2" rwaccess="R" width="20"></bitfield>
    
  <bitfield begin="11" description="MasterID diagnostic mode control register bits; 4-bit data which is compared with the master-id register of all defined frames during diagnostic mode. Any error in compare logic is indicated through AERROR output from PCR. Readable in both user and privileged modes. Reads the programmed value in diagnostic compare value field. Writable only in privileged mode" end="8" id="DIAG_CMP_VALUE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="4" id="Reserved1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="3" description="MasterID compare logic diagnostic mode enable bits; 4-bit key for enabling the master-id registers compare logic. Readable in both user and privileged modes. Writable only in privileged mode 1010 = Master-id compare diagnostic mode is enabled. others = Master-id compare diagnostic mode is disabled." end="0" id="DIAG_MODE_EN" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="PS0MSTID_L" description="Peripheral Frame Master-ID Protection Register0_L" id="PS0MSTID_L" offset="0x300" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS0_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS0_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS0MSTID_H" description="Peripheral Frame Master-ID Protection Register0_H" id="PS0MSTID_H" offset="0x304" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS0_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS0_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS1MSTID_L" description="Peripheral Frame Master-ID Protection Register1_L" id="PS1MSTID_L" offset="0x308" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS1_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS1_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS1MSTID_H" description="Peripheral Frame Master-ID Protection Register1_H" id="PS1MSTID_H" offset="0x30C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS1_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS1_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS2MSTID_L" description="Peripheral Frame Master-ID Protection Register2_L" id="PS2MSTID_L" offset="0x310" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS2_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS2_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS2MSTID_H" description="Peripheral Frame Master-ID Protection Register2_H" id="PS2MSTID_H" offset="0x314" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS2_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS2_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS3MSTID_L" description="Peripheral Frame Master-ID Protection Register3_L" id="PS3MSTID_L" offset="0x318" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS3_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS3_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS3MSTID_H" description="Peripheral Frame Master-ID Protection Register3_H" id="PS3MSTID_H" offset="0x31C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS3_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS3_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS4MSTID_L" description="Peripheral Frame Master-ID Protection Register4_L" id="PS4MSTID_L" offset="0x320" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS4_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS4_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS4MSTID_H" description="Peripheral Frame Master-ID Protection Register4_H" id="PS4MSTID_H" offset="0x324" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS4_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS4_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS5MSTID_L" description="Peripheral Frame Master-ID Protection Register5_L" id="PS5MSTID_L" offset="0x328" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS5_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS5_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS5MSTID_H" description="Peripheral Frame Master-ID Protection Register5_H" id="PS5MSTID_H" offset="0x32C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS5_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS5_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS6MSTID_L" description="Peripheral Frame Master-ID Protection Register6_L" id="PS6MSTID_L" offset="0x330" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS6_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS6_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS6MSTID_H" description="Peripheral Frame Master-ID Protection Register6_H" id="PS6MSTID_H" offset="0x334" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS6_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS6_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS7MSTID_L" description="Peripheral Frame Master-ID Protection Register7_L" id="PS7MSTID_L" offset="0x338" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS7_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS7_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS7MSTID_H" description="Peripheral Frame Master-ID Protection Register7_H" id="PS7MSTID_H" offset="0x33C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS7_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS7_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS8MSTID_L" description="Peripheral Frame Master-ID Protection Register8_L" id="PS8MSTID_L" offset="0x340" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS8_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS8_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS8MSTID_H" description="Peripheral Frame Master-ID Protection Register8_H" id="PS8MSTID_H" offset="0x344" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS8_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS8_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS9MSTID_L" description="Peripheral Frame Master-ID Protection Register9_L" id="PS9MSTID_L" offset="0x348" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS9_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS9_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS9MSTID_H" description="Peripheral Frame Master-ID Protection Register9_H" id="PS9MSTID_H" offset="0x34C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS9_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS9_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS10MSTID_L" description="Peripheral Frame Master-ID Protection Register10_L" id="PS10MSTID_L" offset="0x350" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS10_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS10_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS10MSTID_H" description="Peripheral Frame Master-ID Protection Register10_H" id="PS10MSTID_H" offset="0x354" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS10_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS10_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS11MSTID_L" description="Peripheral Frame Master-ID Protection Register11_L" id="PS11MSTID_L" offset="0x358" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS11_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS11_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS11MSTID_H" description="Peripheral Frame Master-ID Protection Register11_H" id="PS11MSTID_H" offset="0x35C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS11_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS11_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS12MSTID_L" description="Peripheral Frame Master-ID Protection Register12_L" id="PS12MSTID_L" offset="0x360" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS12_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS12_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS12MSTID_H" description="Peripheral Frame Master-ID Protection Register12_H" id="PS12MSTID_H" offset="0x364" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS12_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS12_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS13MSTID_L" description="Peripheral Frame Master-ID Protection Register13_L" id="PS13MSTID_L" offset="0x368" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS13_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS13_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS13MSTID_H" description="Peripheral Frame Master-ID Protection Register13_H" id="PS13MSTID_H" offset="0x36C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS13_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS13_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS14MSTID_L" description="Peripheral Frame Master-ID Protection Register14_L" id="PS14MSTID_L" offset="0x370" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS14_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS14_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS14MSTID_H" description="Peripheral Frame Master-ID Protection Register14_H" id="PS14MSTID_H" offset="0x374" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS14_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS14_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS15MSTID_L" description="Peripheral Frame Master-ID Protection Register15_L" id="PS15MSTID_L" offset="0x378" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS15_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS15_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS15MSTID_H" description="Peripheral Frame Master-ID Protection Register15_H" id="PS15MSTID_H" offset="0x37C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS15_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS15_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS16MSTID_L" description="Peripheral Frame Master-ID Protection Register16_L" id="PS16MSTID_L" offset="0x380" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS16_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS16_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS16MSTID_H" description="Peripheral Frame Master-ID Protection Register16_H" id="PS16MSTID_H" offset="0x384" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS16_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS16_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS17MSTID_L" description="Peripheral Frame Master-ID Protection Register17_L" id="PS17MSTID_L" offset="0x388" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS17_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS17_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS17MSTID_H" description="Peripheral Frame Master-ID Protection Register17_H" id="PS17MSTID_H" offset="0x38C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS17_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS17_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS18MSTID_L" description="Peripheral Frame Master-ID Protection Register18_L" id="PS18MSTID_L" offset="0x390" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS18_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS18_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS18MSTID_H" description="Peripheral Frame Master-ID Protection Register18_H" id="PS18MSTID_H" offset="0x394" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS18_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS18_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS19MSTID_L" description="Peripheral Frame Master-ID Protection Register19_L" id="PS19MSTID_L" offset="0x398" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS19_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS19_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS19MSTID_H" description="Peripheral Frame Master-ID Protection Register19_H" id="PS19MSTID_H" offset="0x39C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS19_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS19_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS20MSTID_L" description="Peripheral Frame Master-ID Protection Register20_L" id="PS20MSTID_L" offset="0x3A0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS20_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS20_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS20MSTID_H" description="Peripheral Frame Master-ID Protection Register20_H" id="PS20MSTID_H" offset="0x3A4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS20_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS20_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS21MSTID_L" description="Peripheral Frame Master-ID Protection Register21_L" id="PS21MSTID_L" offset="0x3A8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS21_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS21_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS21MSTID_H" description="Peripheral Frame Master-ID Protection Register21_H" id="PS21MSTID_H" offset="0x3AC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS21_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS21_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS22MSTID_L" description="Peripheral Frame Master-ID Protection Register22_L" id="PS22MSTID_L" offset="0x3B0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS22_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS22_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS22MSTID_H" description="Peripheral Frame Master-ID Protection Register22_H" id="PS22MSTID_H" offset="0x3B4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS22_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS22_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS23MSTID_L" description="Peripheral Frame Master-ID Protection Register23_L" id="PS23MSTID_L" offset="0x3B8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS23_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS23_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS23MSTID_H" description="Peripheral Frame Master-ID Protection Register23_H" id="PS23MSTID_H" offset="0x3BC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS23_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS23_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS24MSTID_L" description="Peripheral Frame Master-ID Protection Register24_L" id="PS24MSTID_L" offset="0x3C0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS24_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS24_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS24MSTID_H" description="Peripheral Frame Master-ID Protection Register24_H" id="PS24MSTID_H" offset="0x3C4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS24_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS24_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS25MSTID_L" description="Peripheral Frame Master-ID Protection Register25_L" id="PS25MSTID_L" offset="0x3C8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS25_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS25_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS25MSTID_H" description="Peripheral Frame Master-ID Protection Register25_H" id="PS25MSTID_H" offset="0x3CC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS25_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS25_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS26MSTID_L" description="Peripheral Frame Master-ID Protection Register26_L" id="PS26MSTID_L" offset="0x3D0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS26_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS26_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS26MSTID_H" description="Peripheral Frame Master-ID Protection Register26_H" id="PS26MSTID_H" offset="0x3D4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS26_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS26_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS27MSTID_L" description="Peripheral Frame Master-ID Protection Register27_L" id="PS27MSTID_L" offset="0x3D8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS27_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS27_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS27MSTID_H" description="Peripheral Frame Master-ID Protection Register27_H" id="PS27MSTID_H" offset="0x3DC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS27_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS27_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS28MSTID_L" description="Peripheral Frame Master-ID Protection Register28_L" id="PS28MSTID_L" offset="0x3E0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS28_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS28_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS28MSTID_H" description="Peripheral Frame Master-ID Protection Register28_H" id="PS28MSTID_H" offset="0x3E4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS28_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS28_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS29MSTID_L" description="Peripheral Frame Master-ID Protection Register29_L" id="PS29MSTID_L" offset="0x3E8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS29_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS29_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS29MSTID_H" description="Peripheral Frame Master-ID Protection Register29_H" id="PS29MSTID_H" offset="0x3EC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS29_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS29_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS30MSTID_L" description="Peripheral Frame Master-ID Protection Register30_L" id="PS30MSTID_L" offset="0x3F0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS30_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS30_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS30MSTID_H" description="Peripheral Frame Master-ID Protection Register30_H" id="PS30MSTID_H" offset="0x3F4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS30_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS30_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS31MSTID_L" description="Peripheral Frame Master-ID Protection Register31_L" id="PS31MSTID_L" offset="0x3F8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS31_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS31_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PS31MSTID_H" description="Peripheral Frame Master-ID Protection Register31_H" id="PS31MSTID_H" offset="0x3FC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PS31_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PS frame. These bits sets the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, peripheral mapped in Quad0 can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15 (b) If bits 31:16 is 1100_1100_1100_1100, peripheral mapped in Quad1 can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15 Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by masters with matching Master-ID. 0 = The peipheral is locked for masters with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PS31_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS0MSTID_L" description="Privileged Peripheral Frame Master-ID Protection Register0_L" id="PPS0MSTID_L" offset="0x400" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS0_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS0_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS0MSTID_H" description="Privileged Peripheral Frame Master-ID Protection Register0_H" id="PPS0MSTID_H" offset="0x404" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS0_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS0_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS1MSTID_L" description="Privileged Peripheral Frame Master-ID Protection Register1_L" id="PPS1MSTID_L" offset="0x408" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS1_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS1_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS1MSTID_H" description="Privileged Peripheral Frame Master-ID Protection Register1_H" id="PPS1MSTID_H" offset="0x40C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS1_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS1_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS2MSTID_L" description="Privileged Peripheral Frame Master-ID Protection Register2_L" id="PPS2MSTID_L" offset="0x410" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS2_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS2_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS2MSTID_H" description="Privileged Peripheral Frame Master-ID Protection Register2_H" id="PPS2MSTID_H" offset="0x414" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS2_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS2_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS3MSTID_L" description="Privileged Peripheral Frame Master-ID Protection Register3_L" id="PPS3MSTID_L" offset="0x418" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS3_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS3_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS3MSTID_H" description="Privileged Peripheral Frame Master-ID Protection Register3_H" id="PPS3MSTID_H" offset="0x41C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS3_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS3_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS4MSTID_L" description="Privileged Peripheral Frame Master-ID Protection Register4_L" id="PPS4MSTID_L" offset="0x420" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS4_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS4_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS4MSTID_H" description="Privileged Peripheral Frame Master-ID Protection Register4_H" id="PPS4MSTID_H" offset="0x424" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS4_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS4_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS5MSTID_L" description="Privileged Peripheral Frame Master-ID Protection Register5_L" id="PPS5MSTID_L" offset="0x428" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS5_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS5_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS5MSTID_H" description="Privileged Peripheral Frame Master-ID Protection Register5_H" id="PPS5MSTID_H" offset="0x42C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS5_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS5_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS6MSTID_L" description="Privileged Peripheral Frame Master-ID Protection Register6_L" id="PPS6MSTID_L" offset="0x430" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS6_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS6_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS6MSTID_H" description="Privileged Peripheral Frame Master-ID Protection Register6_H" id="PPS6MSTID_H" offset="0x434" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS6_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS6_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS7MSTID_L" description="Privileged Peripheral Frame Master-ID Protection Register7_L" id="PPS7MSTID_L" offset="0x438" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS7_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS7_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPS7MSTID_H" description="Privileged Peripheral Frame Master-ID Protection Register7_H" id="PPS7MSTID_H" offset="0x43C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPS7_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPS frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID register in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPS7_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE0MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register0_L" id="PPSE0MSTID_L" offset="0x440" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE0_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE0_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE0MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register0_H" id="PPSE0MSTID_H" offset="0x444" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE0_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE0_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE1MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register1_L" id="PPSE1MSTID_L" offset="0x448" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE1_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE1_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE1MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register1_H" id="PPSE1MSTID_H" offset="0x44C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE1_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE1_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE2MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register2_L" id="PPSE2MSTID_L" offset="0x450" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE2_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE2_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE2MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register2_H" id="PPSE2MSTID_H" offset="0x454" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE2_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE2_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE3MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register3_L" id="PPSE3MSTID_L" offset="0x458" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE3_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE3_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE3MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register3_H" id="PPSE3MSTID_H" offset="0x45C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE3_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE3_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE4MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register4_L" id="PPSE4MSTID_L" offset="0x460" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE4_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE4_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE4MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register4_H" id="PPSE4MSTID_H" offset="0x464" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE4_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE4_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE5MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register5_L" id="PPSE5MSTID_L" offset="0x468" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE5_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE5_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE5MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register5_H" id="PPSE5MSTID_H" offset="0x46C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE5_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE5_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE6MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register6_L" id="PPSE6MSTID_L" offset="0x470" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE6_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE6_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE6MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register6_H" id="PPSE6MSTID_H" offset="0x474" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE6_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE6_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE7MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register7_L" id="PPSE7MSTID_L" offset="0x478" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE7_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE7_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE7MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register7_H" id="PPSE7MSTID_H" offset="0x47C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE7_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE7_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE8MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register8_L" id="PPSE8MSTID_L" offset="0x480" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE8_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE8_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE8MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register8_H" id="PPSE8MSTID_H" offset="0x484" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE8_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE8_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE9MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register9_L" id="PPSE9MSTID_L" offset="0x488" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE9_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE9_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE9MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register9_H" id="PPSE9MSTID_H" offset="0x48C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE9_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE9_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE10MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register10_L" id="PPSE10MSTID_L" offset="0x490" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE10_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE10_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE10MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register10_H" id="PPSE10MSTID_H" offset="0x494" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE10_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE10_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE11MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register11_L" id="PPSE11MSTID_L" offset="0x498" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE11_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE11_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE11MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register11_H" id="PPSE11MSTID_H" offset="0x49C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE11_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE11_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE12MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register12_L" id="PPSE12MSTID_L" offset="0x4A0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE12_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE12_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE12MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register12_H" id="PPSE12MSTID_H" offset="0x4A4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE12_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE12_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE13MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register13_L" id="PPSE13MSTID_L" offset="0x4A8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE13_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE13_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE13MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register13_H" id="PPSE13MSTID_H" offset="0x4AC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE13_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE13_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE14MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register14_L" id="PPSE14MSTID_L" offset="0x4B0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE14_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE14_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE14MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register14_H" id="PPSE14MSTID_H" offset="0x4B4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE14_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE14_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE15MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register15_L" id="PPSE15MSTID_L" offset="0x4B8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE15_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE15_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE15MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register15_H" id="PPSE15MSTID_H" offset="0x4BC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE15_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE15_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE16MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register16_L" id="PPSE16MSTID_L" offset="0x4C0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE16_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE16_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE16MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register16_H" id="PPSE16MSTID_H" offset="0x4C4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE16_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE16_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE17MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register17_L" id="PPSE17MSTID_L" offset="0x4C8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE17_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE17_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE17MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register17_H" id="PPSE17MSTID_H" offset="0x4CC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE17_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE17_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE18MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register18_L" id="PPSE18MSTID_L" offset="0x4D0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE18_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE18_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE18MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register18_H" id="PPSE18MSTID_H" offset="0x4D4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE18_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE18_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE19MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register19_L" id="PPSE19MSTID_L" offset="0x4D8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE19_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE19_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE19MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register19_H" id="PPSE19MSTID_H" offset="0x4DC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE19_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE19_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE20MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register20_L" id="PPSE20MSTID_L" offset="0x4E0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE20_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE20_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE20MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register20_H" id="PPSE20MSTID_H" offset="0x4E4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE20_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE20_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE21MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register21_L" id="PPSE21MSTID_L" offset="0x4E8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE21_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE21_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE21MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register21_H" id="PPSE21MSTID_H" offset="0x4EC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE21_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE21_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE22MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register22_L" id="PPSE22MSTID_L" offset="0x4F0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE22_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE22_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE22MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register22_H" id="PPSE22MSTID_H" offset="0x4F4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE22_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE22_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE23MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register23_L" id="PPSE23MSTID_L" offset="0x4F8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE23_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE23_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE23MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register23_H" id="PPSE23MSTID_H" offset="0x4FC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE23_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE23_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE24MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register24_L" id="PPSE24MSTID_L" offset="0x500" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE24_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE24_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE24MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register24_H" id="PPSE24MSTID_H" offset="0x504" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE24_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE24_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE25MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register25_L" id="PPSE25MSTID_L" offset="0x508" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE25_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE25_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE25MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register25_H" id="PPSE25MSTID_H" offset="0x50C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE25_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE25_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE26MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register26_L" id="PPSE26MSTID_L" offset="0x510" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE26_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE26_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE26MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register26_H" id="PPSE26MSTID_H" offset="0x514" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE26_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE26_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE27MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register27_L" id="PPSE27MSTID_L" offset="0x518" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE27_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE27_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE27MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register27_H" id="PPSE27MSTID_H" offset="0x51C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE27_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE27_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE28MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register28_L" id="PPSE28MSTID_L" offset="0x520" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE28_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE28_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE28MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register28_H" id="PPSE28MSTID_H" offset="0x524" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE28_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE28_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE29MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register29_L" id="PPSE29MSTID_L" offset="0x528" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE29_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE29_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE29MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register29_H" id="PPSE29MSTID_H" offset="0x52C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE29_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE29_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE30MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register30_L" id="PPSE30MSTID_L" offset="0x530" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE30_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE30_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE30MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register30_H" id="PPSE30MSTID_H" offset="0x534" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE30_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE30_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE31MSTID_L" description="Privileged Peripheral Extended Frame Master-ID Protection Register31_L" id="PPSE31MSTID_L" offset="0x538" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE31_QUAD1_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE31_QUAD0_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPSE31MSTID_H" description="Privileged Peripheral Extended Frame Master-ID Protection Register31_H" id="PPSE31MSTID_H" offset="0x53C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPSE31_QUAD3_MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each quadrant in PPSE frame. These bits set the permission for maximum of 16 masters to address the peripheral mapped in each of the quadrant. The scheme is similar to the one described for PS MSTID in section 1.7.30. Readable in both user and privileged modes. 1 = The peripheral mapped in the quadrant can be addressed by master with matching Master-ID. 0 = The peripheral is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPSE31_QUAD2_MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS0MSTID" description="Memory Frame Master ID Protection Register0" id="PCS0MSTID" offset="0x540" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS1MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS0MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS1MSTID" description="Memory Frame Master ID Protection Register1" id="PCS1MSTID" offset="0x544" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS3MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS2MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS2MSTID" description="Memory Frame Master ID Protection Register2" id="PCS2MSTID" offset="0x548" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS5MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS4MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS3MSTID" description="Memory Frame Master ID Protection Register3" id="PCS3MSTID" offset="0x54C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS7MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS6MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS4MSTID" description="Memory Frame Master ID Protection Register4" id="PCS4MSTID" offset="0x550" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS9MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS8MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS5MSTID" description="Memory Frame Master ID Protection Register5" id="PCS5MSTID" offset="0x554" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS11MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS10MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS6MSTID" description="Memory Frame Master ID Protection Register6" id="PCS6MSTID" offset="0x558" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS13MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS12MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS7MSTID" description="Memory Frame Master ID Protection Register7" id="PCS7MSTID" offset="0x55C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS15MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS14MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS8MSTID" description="Memory Frame Master ID Protection Register8" id="PCS8MSTID" offset="0x560" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS17MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS16MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS9MSTID" description="Memory Frame Master ID Protection Register9" id="PCS9MSTID" offset="0x564" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS19MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS18MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS10MSTID" description="Memory Frame Master ID Protection Register10" id="PCS10MSTID" offset="0x568" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS21MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS20MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS11MSTID" description="Memory Frame Master ID Protection Register11" id="PCS11MSTID" offset="0x56C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS23MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS22MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS12MSTID" description="Memory Frame Master ID Protection Register12" id="PCS12MSTID" offset="0x570" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS25MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS24MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS13MSTID" description="Memory Frame Master ID Protection Register13" id="PCS13MSTID" offset="0x574" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS27MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS26MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS14MSTID" description="Memory Frame Master ID Protection Register14" id="PCS14MSTID" offset="0x578" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS29MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS28MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS15MSTID" description="Memory Frame Master ID Protection Register15" id="PCS15MSTID" offset="0x57C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS31MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS30MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS16MSTID" description="Memory Frame Master ID Protection Register16" id="PCS16MSTID" offset="0x580" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS33MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS32MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS17MSTID" description="Memory Frame Master ID Protection Register17" id="PCS17MSTID" offset="0x584" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS35MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS34MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS18MSTID" description="Memory Frame Master ID Protection Register18" id="PCS18MSTID" offset="0x588" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS37MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS36MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS19MSTID" description="Memory Frame Master ID Protection Register19" id="PCS19MSTID" offset="0x58C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS39MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS38MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS20MSTID" description="Memory Frame Master ID Protection Register20" id="PCS20MSTID" offset="0x590" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS41MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS40MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS21MSTID" description="Memory Frame Master ID Protection Register21" id="PCS21MSTID" offset="0x594" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS43MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS42MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS22MSTID" description="Memory Frame Master ID Protection Register22" id="PCS22MSTID" offset="0x598" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS45MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS44MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS23MSTID" description="Memory Frame Master ID Protection Register23" id="PCS23MSTID" offset="0x59C" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS47MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS46MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS24MSTID" description="Memory Frame Master ID Protection Register24" id="PCS24MSTID" offset="0x5A0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS49MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS48MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS25MSTID" description="Memory Frame Master ID Protection Register25" id="PCS25MSTID" offset="0x5A4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS51MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS50MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS26MSTID" description="Memory Frame Master ID Protection Register26" id="PCS26MSTID" offset="0x5A8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS53MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS52MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS27MSTID" description="Memory Frame Master ID Protection Register27" id="PCS27MSTID" offset="0x5AC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS55MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS54MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS28MSTID" description="Memory Frame Master ID Protection Register28" id="PCS28MSTID" offset="0x5B0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS57MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS56MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS29MSTID" description="Memory Frame Master ID Protection Register29" id="PCS29MSTID" offset="0x5B4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS59MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS58MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS30MSTID" description="Memory Frame Master ID Protection Register30" id="PCS30MSTID" offset="0x5B8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS61MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS60MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCS31MSTID" description="Memory Frame Master ID Protection Register31" id="PCS31MSTID" offset="0x5BC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="16" id="PCS63MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The following examples shows the usage of these register bits. (a) If bits 15:0 is 1010_1010_1010_1010, memory frame mapped to PCSm can be addressed by Masters with Master-ID equals 1,3,5,7,9,11,13,15. (b) If bits 31:24 is 1100_1100_1100_1100, memory frame mapped to PCS(m+1) can be addressed by Masters with Master-ID equals 2,3,6,7,10,11,14,15. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERRORr. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0" end="0" id="PCS62MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPCS0MSTID" description="Memory Frame Master ID Protection Register32" id="PPCS0MSTID" offset="0x5C0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPCS1MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPCS0MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPCS1MSTID" description="Memory Frame Master ID Protection Register33" id="PPCS1MSTID" offset="0x5C4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPCS3MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPCS2MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPCS2MSTID" description="Memory Frame Master ID Protection Register34" id="PPCS2MSTID" offset="0x5C8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPCS5MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPCS4MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPCS3MSTID" description="Memory Frame Master ID Protection Register35" id="PPCS3MSTID" offset="0x5CC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPCS7MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPCS6MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPCS4MSTID" description="Memory Frame Master ID Protection Register36" id="PPCS4MSTID" offset="0x5D0" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPCS9MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPCS8MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPCS5MSTID" description="Memory Frame Master ID Protection Register37" id="PPCS5MSTID" offset="0x5D4" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPCS11MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPCS10MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPCS6MSTID" description="Memory Frame Master ID Protection Register38" id="PPCS6MSTID" offset="0x5D8" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPCS13MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPCS12MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PPCS7MSTID" description="Memory Frame Master ID Protection Register39" id="PPCS7MSTID" offset="0x5DC" width="32">
    
  <bitfield begin="31" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="16" id="PPCS15MSTID" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="There are 16 bits for each frame in PPCS. These bits sets the permission for maximum of 16 masters to address the memory mapped in each of the frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PPCS14MSTID" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PCREXTMSTID" description="Master-ID Protection Register for external PCR" id="PCREXTMSTID" offset="0x5E0" width="32">
    
  <bitfield begin="31" description="These bits sets the permission for maximum of 16 masters to address the external PCR frame. The scheme is similar to the one described for PCSm MSTID in section 1.7.33. Readable in both user and privileged modes. 1 = The memory mapped in respective frames can be addressed by master with matching Master-ID. 0 = The memory is locked for master with matching Master-ID. PCR responds with AERROR. Writable only in privileged mode 1 = Sets the corresponding bit. 0 = Clears the corresponding bit. Writes to unimplemented bits have no effect and reads yield 0." end="0" id="PCREXT_MSTID" rwaccess="RW" width="32"></bitfield>
  </register>
</module>
