#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5584f07bb720 .scope module, "Processor_testbench" "Processor_testbench" 2 3;
 .timescale -9 -12;
v0x5584f07f4590_0 .var "clk", 0 0;
v0x5584f07f4630_0 .var/i "iterator", 31 0;
v0x5584f07f4710_0 .var/i "iterator2", 31 0;
v0x5584f07f47d0 .array "regBankState", 0 31, 31 0;
v0x5584f07f4890_0 .var "reset", 0 0;
S_0x5584f07bc6a0 .scope module, "uut" "Processor" 2 12, 3 3 0, S_0x5584f07bb720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x5584f07f4cc0 .functor AND 1, v0x5584f07eb440_0, L_0x5584f0806e10, C4<1>, C4<1>;
v0x5584f07f2360_0 .net "ALUOperation", 3 0, L_0x5584f08061c0;  1 drivers
v0x5584f07f2470_0 .net "ALUResult", 31 0, v0x5584f07e9d60_0;  1 drivers
v0x5584f07f2530_0 .net "ALUSrc", 0 0, v0x5584f07eb210_0;  1 drivers
v0x5584f07f2620_0 .net "ALUZero", 0 0, L_0x5584f0806e10;  1 drivers
v0x5584f07f26c0_0 .net "ALUinputB", 31 0, L_0x5584f0806b60;  1 drivers
v0x5584f07f2800_0 .net "ALUop", 1 0, L_0x5584f08056c0;  1 drivers
v0x5584f07f28f0_0 .var "PC", 31 0;
v0x5584f07f2a00_0 .net "PCSrc", 0 0, L_0x5584f07f4cc0;  1 drivers
v0x5584f07f2aa0_0 .net "RAMOut", 31 0, L_0x5584f0807630;  1 drivers
v0x5584f07f2b40_0 .net "ReadData1", 31 0, L_0x5584f0805e30;  1 drivers
v0x5584f07f2c50_0 .net "ReadData2", 31 0, L_0x5584f0806150;  1 drivers
v0x5584f07f2d10_0 .net "ReadRegister1", 4 0, L_0x5584f07f49d0;  1 drivers
v0x5584f07f2dd0_0 .net "ReadRegister2", 4 0, L_0x5584f07f4b30;  1 drivers
v0x5584f07f2e70_0 .net "WriteRegister", 4 0, L_0x5584f0805990;  1 drivers
L_0x7f20e5c8d408 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5584f07f2f60_0 .net/2u *"_ivl_18", 5 0, L_0x7f20e5c8d408;  1 drivers
v0x5584f07f3040_0 .net *"_ivl_23", 3 0, L_0x5584f0807f70;  1 drivers
v0x5584f07f3120_0 .net *"_ivl_25", 27 0, L_0x5584f0808070;  1 drivers
v0x5584f07f3310_0 .net "beqOrPCPlus4", 31 0, L_0x5584f08072d0;  1 drivers
v0x5584f07f3420_0 .net "branch", 0 0, v0x5584f07eb440_0;  1 drivers
v0x5584f07f34c0_0 .net "branchAddr", 31 0, L_0x5584f0807130;  1 drivers
v0x5584f07f35b0_0 .net "clk", 0 0, v0x5584f07f4590_0;  1 drivers
v0x5584f07f36a0_0 .net "extendedShifted", 31 0, L_0x5584f0806ff0;  1 drivers
v0x5584f07f37b0_0 .net "instruction", 31 0, L_0x5584f07f50e0;  1 drivers
v0x5584f07f3870_0 .net "jump", 0 0, v0x5584f07eb500_0;  1 drivers
v0x5584f07f3960_0 .net "jumpAddr_mid", 31 0, L_0x5584f0807a90;  1 drivers
v0x5584f07f3a00_0 .net "jumpIMM", 25 0, L_0x5584f07f4c20;  1 drivers
v0x5584f07f3ac0_0 .net "memRead", 0 0, v0x5584f07eb5c0_0;  1 drivers
v0x5584f07f3bb0_0 .net "memToReg", 0 0, v0x5584f07eb680_0;  1 drivers
v0x5584f07f3ca0_0 .net "memWrite", 0 0, L_0x5584f0805530;  1 drivers
v0x5584f07f3d90_0 .net "nextPC", 31 0, L_0x5584f08051b0;  1 drivers
v0x5584f07f3e50_0 .net "regDst", 0 0, v0x5584f07eb800_0;  1 drivers
v0x5584f07f3f40_0 .net "regWrite", 0 0, L_0x5584f0805650;  1 drivers
v0x5584f07f4030_0 .net "reset", 0 0, v0x5584f07f4890_0;  1 drivers
v0x5584f07f42e0_0 .net "signExtended", 31 0, L_0x5584f08068d0;  1 drivers
v0x5584f07f4380_0 .net "waitingPCAddr", 31 0, L_0x5584f0807d60;  1 drivers
v0x5584f07f4440_0 .net "writeData", 31 0, L_0x5584f0807870;  1 drivers
L_0x5584f07f49d0 .part L_0x5584f07f50e0, 21, 5;
L_0x5584f07f4b30 .part L_0x5584f07f50e0, 16, 5;
L_0x5584f07f4c20 .part L_0x5584f07f50e0, 0, 26;
L_0x5584f08057f0 .part L_0x5584f07f50e0, 26, 6;
L_0x5584f0805a30 .part L_0x5584f07f50e0, 16, 5;
L_0x5584f0805b20 .part L_0x5584f07f50e0, 11, 5;
L_0x5584f0806230 .part L_0x5584f07f50e0, 0, 6;
L_0x5584f0806970 .part L_0x5584f07f50e0, 0, 16;
L_0x5584f0807bd0 .concat [ 26 6 0 0], L_0x5584f07f4c20, L_0x7f20e5c8d408;
L_0x5584f0807f70 .part L_0x5584f08051b0, 28, 4;
L_0x5584f0808070 .part L_0x5584f0807a90, 0, 28;
L_0x5584f0808110 .concat [ 28 4 0 0], L_0x5584f0808070, L_0x5584f0807f70;
S_0x5584f07bab80 .scope module, "ADD4_0" "Add4" 3 53, 4 1 0, S_0x5584f07bc6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0x7f20e5c8d060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5584f07d5270_0 .net/2u *"_ivl_0", 31 0, L_0x7f20e5c8d060;  1 drivers
v0x5584f07d20b0_0 .net "in", 31 0, v0x5584f07f28f0_0;  1 drivers
v0x5584f07d2150_0 .net "out", 31 0, L_0x5584f08051b0;  alias, 1 drivers
L_0x5584f08051b0 .arith/sum 32, v0x5584f07f28f0_0, L_0x7f20e5c8d060;
S_0x5584f07baf60 .scope module, "ALU0" "ALU" 3 98, 5 1 0, S_0x5584f07bc6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOperation";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5584f07d2600_0 .net "A", 31 0, L_0x5584f0805e30;  alias, 1 drivers
v0x5584f07e9c80_0 .net "ALUOperation", 3 0, L_0x5584f08061c0;  alias, 1 drivers
v0x5584f07e9d60_0 .var "ALUResult", 31 0;
v0x5584f07e9e20_0 .net "B", 31 0, L_0x5584f0806b60;  alias, 1 drivers
v0x5584f07e9f00_0 .net "Zero", 0 0, L_0x5584f0806e10;  alias, 1 drivers
L_0x7f20e5c8d1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5584f07ea010_0 .net/2u *"_ivl_0", 31 0, L_0x7f20e5c8d1c8;  1 drivers
v0x5584f07ea0f0_0 .net *"_ivl_2", 0 0, L_0x5584f0806c50;  1 drivers
L_0x7f20e5c8d210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5584f07ea1b0_0 .net/2u *"_ivl_4", 0 0, L_0x7f20e5c8d210;  1 drivers
L_0x7f20e5c8d258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5584f07ea290_0 .net/2u *"_ivl_6", 0 0, L_0x7f20e5c8d258;  1 drivers
E_0x5584f0779bd0 .event anyedge, v0x5584f07e9c80_0, v0x5584f07d2600_0, v0x5584f07e9e20_0;
L_0x5584f0806c50 .cmp/eq 32, v0x5584f07e9d60_0, L_0x7f20e5c8d1c8;
L_0x5584f0806e10 .functor MUXZ 1, L_0x7f20e5c8d258, L_0x7f20e5c8d210, L_0x5584f0806c50, C4<>;
S_0x5584f07bb340 .scope module, "ALUControlUnit" "ALUControl" 3 84, 6 3 0, S_0x5584f07bc6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUop";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALUOperation";
L_0x5584f08061c0 .functor BUFZ 4, v0x5584f07ea640_0, C4<0000>, C4<0000>, C4<0000>;
v0x5584f07ea4a0_0 .net "ALUOperation", 3 0, L_0x5584f08061c0;  alias, 1 drivers
v0x5584f07ea580_0 .net "ALUop", 1 0, L_0x5584f08056c0;  alias, 1 drivers
v0x5584f07ea640_0 .var "funcaoIntermediaria", 3 0;
v0x5584f07ea700_0 .net "funct", 5 0, L_0x5584f0806230;  1 drivers
E_0x5584f07644b0 .event anyedge, v0x5584f07ea580_0, v0x5584f07ea700_0;
S_0x5584f07ea860 .scope module, "ControlUnit" "Control" 3 55, 7 1 0, S_0x5584f07bc6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opCode";
    .port_info 1 /OUTPUT 1 "regDst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memRead";
    .port_info 4 /OUTPUT 1 "memToReg";
    .port_info 5 /OUTPUT 2 "ALUop";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "regWrite";
    .port_info 9 /OUTPUT 1 "jump";
L_0x5584f0805530 .functor BUFZ 1, v0x5584f07eb740_0, C4<0>, C4<0>, C4<0>;
L_0x5584f0805650 .functor BUFZ 1, v0x5584f07eb8c0_0, C4<0>, C4<0>, C4<0>;
L_0x5584f08056c0 .functor BUFZ 2, v0x5584f07eb360_0, C4<00>, C4<00>, C4<00>;
v0x5584f07eab60_0 .net "ALUSrc", 0 0, v0x5584f07eb210_0;  alias, 1 drivers
v0x5584f07eac40_0 .net "ALUop", 1 0, L_0x5584f08056c0;  alias, 1 drivers
v0x5584f07ead30_0 .net "branch", 0 0, v0x5584f07eb440_0;  alias, 1 drivers
v0x5584f07eae00_0 .net "jump", 0 0, v0x5584f07eb500_0;  alias, 1 drivers
v0x5584f07eaea0_0 .net "memRead", 0 0, v0x5584f07eb5c0_0;  alias, 1 drivers
v0x5584f07eafb0_0 .net "memToReg", 0 0, v0x5584f07eb680_0;  alias, 1 drivers
v0x5584f07eb070_0 .net "memWrite", 0 0, L_0x5584f0805530;  alias, 1 drivers
v0x5584f07eb130_0 .net "opCode", 5 0, L_0x5584f08057f0;  1 drivers
v0x5584f07eb210_0 .var "r_ALUSrc", 0 0;
v0x5584f07eb360_0 .var "r_ALUop", 1 0;
v0x5584f07eb440_0 .var "r_branch", 0 0;
v0x5584f07eb500_0 .var "r_jump", 0 0;
v0x5584f07eb5c0_0 .var "r_memRead", 0 0;
v0x5584f07eb680_0 .var "r_memToReg", 0 0;
v0x5584f07eb740_0 .var "r_memWrite", 0 0;
v0x5584f07eb800_0 .var "r_regDst", 0 0;
v0x5584f07eb8c0_0 .var "r_regWrite", 0 0;
v0x5584f07eb980_0 .net "regDst", 0 0, v0x5584f07eb800_0;  alias, 1 drivers
v0x5584f07eba40_0 .net "regWrite", 0 0, L_0x5584f0805650;  alias, 1 drivers
E_0x5584f07d49e0 .event anyedge, v0x5584f07eb130_0;
S_0x5584f07ebca0 .scope module, "RAM" "DataMemory" 3 119, 8 1 0, S_0x5584f07bc6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v0x5584f07ebfa0_0 .net "MemRead", 0 0, v0x5584f07eb5c0_0;  alias, 1 drivers
v0x5584f07ec060_0 .net "MemWrite", 0 0, L_0x5584f0805530;  alias, 1 drivers
v0x5584f07ec100_0 .net *"_ivl_0", 31 0, L_0x5584f0807400;  1 drivers
v0x5584f07ec1d0_0 .net *"_ivl_3", 7 0, L_0x5584f08074a0;  1 drivers
v0x5584f07ec290_0 .net *"_ivl_4", 9 0, L_0x5584f0807540;  1 drivers
L_0x7f20e5c8d2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5584f07ec3c0_0 .net *"_ivl_7", 1 0, L_0x7f20e5c8d2e8;  1 drivers
L_0x7f20e5c8d330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5584f07ec4a0_0 .net/2u *"_ivl_8", 31 0, L_0x7f20e5c8d330;  1 drivers
v0x5584f07ec580_0 .net "address", 31 0, v0x5584f07e9d60_0;  alias, 1 drivers
v0x5584f07ec640_0 .net "clk", 0 0, v0x5584f07f4590_0;  alias, 1 drivers
v0x5584f07ec6e0 .array "memory", 0 255, 31 0;
v0x5584f07ec7a0_0 .net "readData", 31 0, L_0x5584f0807630;  alias, 1 drivers
v0x5584f07ec880_0 .net "writeData", 31 0, L_0x5584f0806150;  alias, 1 drivers
E_0x5584f07ebf20 .event posedge, v0x5584f07ec640_0;
L_0x5584f0807400 .array/port v0x5584f07ec6e0, L_0x5584f0807540;
L_0x5584f08074a0 .part v0x5584f07e9d60_0, 2, 8;
L_0x5584f0807540 .concat [ 8 2 0 0], L_0x5584f08074a0, L_0x7f20e5c8d2e8;
L_0x5584f0807630 .functor MUXZ 32, L_0x7f20e5c8d330, L_0x5584f0807400, v0x5584f07eb5c0_0, C4<>;
S_0x5584f07eca60 .scope module, "adder32_0" "Adder32" 3 107, 9 1 0, S_0x5584f07bc6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x5584f07ecc60_0 .net "a", 31 0, L_0x5584f08051b0;  alias, 1 drivers
v0x5584f07ecd70_0 .net "b", 31 0, L_0x5584f0806ff0;  alias, 1 drivers
v0x5584f07ece30_0 .net "sum", 31 0, L_0x5584f0807130;  alias, 1 drivers
L_0x5584f0807130 .arith/sum 32, L_0x5584f08051b0, L_0x5584f0806ff0;
S_0x5584f07ecfa0 .scope module, "instMem0" "InstructionMemory" 3 51, 10 3 0, S_0x5584f07bc6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x5584f07f50e0 .functor BUFZ 32, L_0x5584f07f4df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5584f07ed180_0 .net *"_ivl_0", 31 0, L_0x5584f07f4df0;  1 drivers
v0x5584f07ed280_0 .net *"_ivl_3", 7 0, L_0x5584f07f4eb0;  1 drivers
v0x5584f07ed360_0 .net *"_ivl_4", 9 0, L_0x5584f07f4f50;  1 drivers
L_0x7f20e5c8d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5584f07ed450_0 .net *"_ivl_7", 1 0, L_0x7f20e5c8d018;  1 drivers
v0x5584f07ed530_0 .net "addr", 31 0, v0x5584f07f28f0_0;  alias, 1 drivers
v0x5584f07ed640_0 .var/i "i", 31 0;
v0x5584f07ed700_0 .net "instruction", 31 0, L_0x5584f07f50e0;  alias, 1 drivers
v0x5584f07ed7e0 .array "memory", 0 255, 31 0;
L_0x5584f07f4df0 .array/port v0x5584f07ed7e0, L_0x5584f07f4f50;
L_0x5584f07f4eb0 .part v0x5584f07f28f0_0, 2, 8;
L_0x5584f07f4f50 .concat [ 8 2 0 0], L_0x5584f07f4eb0, L_0x7f20e5c8d018;
S_0x5584f07ed900 .scope module, "mux0" "regMUX" 3 67, 11 3 0, S_0x5584f07bc6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 1 "regDst";
    .port_info 3 /OUTPUT 5 "wReg";
L_0x7f20e5c8d0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5584f0805890 .functor XNOR 1, v0x5584f07eb800_0, L_0x7f20e5c8d0a8, C4<0>, C4<0>;
v0x5584f07edb10_0 .net/2u *"_ivl_0", 0 0, L_0x7f20e5c8d0a8;  1 drivers
v0x5584f07edbf0_0 .net *"_ivl_2", 0 0, L_0x5584f0805890;  1 drivers
v0x5584f07edcb0_0 .net "rd", 4 0, L_0x5584f0805b20;  1 drivers
v0x5584f07edda0_0 .net "regDst", 0 0, v0x5584f07eb800_0;  alias, 1 drivers
v0x5584f07ede70_0 .net "rt", 4 0, L_0x5584f0805a30;  1 drivers
v0x5584f07edf80_0 .net "wReg", 4 0, L_0x5584f0805990;  alias, 1 drivers
L_0x5584f0805990 .functor MUXZ 5, L_0x5584f0805a30, L_0x5584f0805b20, L_0x5584f0805890, C4<>;
S_0x5584f07ee0e0 .scope module, "mux1" "ALUMUX" 3 92, 12 3 0, S_0x5584f07bc6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "regData";
    .port_info 1 /INPUT 32 "instantData";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "ALUData";
L_0x7f20e5c8d180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5584f0806a60 .functor XNOR 1, v0x5584f07eb210_0, L_0x7f20e5c8d180, C4<0>, C4<0>;
v0x5584f07ee350_0 .net "ALUData", 31 0, L_0x5584f0806b60;  alias, 1 drivers
v0x5584f07ee460_0 .net "ALUSrc", 0 0, v0x5584f07eb210_0;  alias, 1 drivers
v0x5584f07ee530_0 .net/2u *"_ivl_0", 0 0, L_0x7f20e5c8d180;  1 drivers
v0x5584f07ee600_0 .net *"_ivl_2", 0 0, L_0x5584f0806a60;  1 drivers
v0x5584f07ee6a0_0 .net "instantData", 31 0, L_0x5584f08068d0;  alias, 1 drivers
v0x5584f07ee780_0 .net "regData", 31 0, L_0x5584f0806150;  alias, 1 drivers
L_0x5584f0806b60 .functor MUXZ 32, L_0x5584f0806150, L_0x5584f08068d0, L_0x5584f0806a60, C4<>;
S_0x5584f07ee8d0 .scope module, "mux2" "beqPcMUX" 3 111, 13 3 0, S_0x5584f07bc6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "PCSrc";
    .port_info 1 /INPUT 32 "nextPC";
    .port_info 2 /INPUT 32 "beqPC";
    .port_info 3 /OUTPUT 32 "PCAddress";
v0x5584f07eeab0_0 .net "PCAddress", 31 0, L_0x5584f08072d0;  alias, 1 drivers
v0x5584f07eebb0_0 .net "PCSrc", 0 0, L_0x5584f07f4cc0;  alias, 1 drivers
v0x5584f07eec70_0 .net "beqPC", 31 0, L_0x5584f0807130;  alias, 1 drivers
v0x5584f07eed70_0 .net "nextPC", 31 0, L_0x5584f08051b0;  alias, 1 drivers
L_0x5584f08072d0 .functor MUXZ 32, L_0x5584f08051b0, L_0x5584f0807130, L_0x5584f07f4cc0, C4<>;
S_0x5584f07eeee0 .scope module, "mux3" "memMUX" 3 127, 14 3 0, S_0x5584f07bc6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "memToReg";
    .port_info 1 /INPUT 32 "readData";
    .port_info 2 /INPUT 32 "ALUData";
    .port_info 3 /OUTPUT 32 "writeData";
L_0x7f20e5c8d378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5584f08071d0 .functor XNOR 1, v0x5584f07eb680_0, L_0x7f20e5c8d378, C4<0>, C4<0>;
v0x5584f07ef130_0 .net "ALUData", 31 0, v0x5584f07e9d60_0;  alias, 1 drivers
v0x5584f07ef260_0 .net/2u *"_ivl_0", 0 0, L_0x7f20e5c8d378;  1 drivers
v0x5584f07ef340_0 .net *"_ivl_2", 0 0, L_0x5584f08071d0;  1 drivers
v0x5584f07ef3e0_0 .net "memToReg", 0 0, v0x5584f07eb680_0;  alias, 1 drivers
v0x5584f07ef4b0_0 .net "readData", 31 0, L_0x5584f0807630;  alias, 1 drivers
v0x5584f07ef5a0_0 .net "writeData", 31 0, L_0x5584f0807870;  alias, 1 drivers
L_0x5584f0807870 .functor MUXZ 32, v0x5584f07e9d60_0, L_0x5584f0807630, L_0x5584f08071d0, C4<>;
S_0x5584f07ef710 .scope module, "mux4" "inconJMUX" 3 139, 15 3 0, S_0x5584f07bc6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "jump";
    .port_info 1 /INPUT 32 "jumpAddr";
    .port_info 2 /INPUT 32 "beqPC";
    .port_info 3 /OUTPUT 32 "PCAddress";
v0x5584f07ef960_0 .net "PCAddress", 31 0, L_0x5584f0807d60;  alias, 1 drivers
v0x5584f07efa60_0 .net "beqPC", 31 0, L_0x5584f08072d0;  alias, 1 drivers
v0x5584f07efb50_0 .net "jump", 0 0, v0x5584f07eb500_0;  alias, 1 drivers
v0x5584f07efc50_0 .net "jumpAddr", 31 0, L_0x5584f0808110;  1 drivers
L_0x5584f0807d60 .functor MUXZ 32, L_0x5584f08072d0, L_0x5584f0808110, v0x5584f07eb500_0, C4<>;
S_0x5584f07efd80 .scope module, "regBank" "Registradores" 3 73, 16 3 0, S_0x5584f07bc6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ReadRegister1";
    .port_info 1 /INPUT 5 "ReadRegister2";
    .port_info 2 /INPUT 5 "WriteRegister";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
L_0x5584f0805e30 .functor BUFZ 32, L_0x5584f0805c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5584f0806150 .functor BUFZ 32, L_0x5584f0805ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5584f07f0110_0 .net "ReadData1", 31 0, L_0x5584f0805e30;  alias, 1 drivers
v0x5584f07f01f0_0 .net "ReadData2", 31 0, L_0x5584f0806150;  alias, 1 drivers
v0x5584f07f02e0_0 .net "ReadRegister1", 4 0, L_0x5584f07f49d0;  alias, 1 drivers
v0x5584f07f03a0_0 .net "ReadRegister2", 4 0, L_0x5584f07f4b30;  alias, 1 drivers
v0x5584f07f0480_0 .net "RegWrite", 0 0, L_0x5584f0805650;  alias, 1 drivers
v0x5584f07f0570_0 .net "WriteData", 31 0, L_0x5584f0807870;  alias, 1 drivers
v0x5584f07f0640_0 .net "WriteRegister", 4 0, L_0x5584f0805990;  alias, 1 drivers
v0x5584f07f0710_0 .net *"_ivl_0", 31 0, L_0x5584f0805c50;  1 drivers
v0x5584f07f07d0_0 .net *"_ivl_10", 6 0, L_0x5584f0805f90;  1 drivers
L_0x7f20e5c8d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5584f07f0940_0 .net *"_ivl_13", 1 0, L_0x7f20e5c8d138;  1 drivers
v0x5584f07f0a20_0 .net *"_ivl_2", 6 0, L_0x5584f0805cf0;  1 drivers
L_0x7f20e5c8d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5584f07f0b00_0 .net *"_ivl_5", 1 0, L_0x7f20e5c8d0f0;  1 drivers
v0x5584f07f0be0_0 .net *"_ivl_8", 31 0, L_0x5584f0805ef0;  1 drivers
v0x5584f07f0cc0_0 .net "clk", 0 0, v0x5584f07f4590_0;  alias, 1 drivers
v0x5584f07f0d90_0 .var/i "j", 31 0;
v0x5584f07f0e50 .array "registers", 0 31, 31 0;
v0x5584f07f0f10_0 .net "reset", 0 0, v0x5584f07f4890_0;  alias, 1 drivers
E_0x5584f07f0090 .event posedge, v0x5584f07f0f10_0, v0x5584f07ec640_0;
L_0x5584f0805c50 .array/port v0x5584f07f0e50, L_0x5584f0805cf0;
L_0x5584f0805cf0 .concat [ 5 2 0 0], L_0x5584f07f49d0, L_0x7f20e5c8d0f0;
L_0x5584f0805ef0 .array/port v0x5584f07f0e50, L_0x5584f0805f90;
L_0x5584f0805f90 .concat [ 5 2 0 0], L_0x5584f07f4b30, L_0x7f20e5c8d138;
S_0x5584f07f10f0 .scope module, "shift0" "ShiftLeft2" 3 105, 17 1 0, S_0x5584f07bc6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x5584f07f12e0_0 .net *"_ivl_2", 29 0, L_0x5584f0806f50;  1 drivers
L_0x7f20e5c8d2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5584f07f13e0_0 .net *"_ivl_4", 1 0, L_0x7f20e5c8d2a0;  1 drivers
v0x5584f07f14c0_0 .net "in", 31 0, L_0x5584f08068d0;  alias, 1 drivers
v0x5584f07f15c0_0 .net "out", 31 0, L_0x5584f0806ff0;  alias, 1 drivers
L_0x5584f0806f50 .part L_0x5584f08068d0, 0, 30;
L_0x5584f0806ff0 .concat [ 2 30 0 0], L_0x7f20e5c8d2a0, L_0x5584f0806f50;
S_0x5584f07f16d0 .scope module, "shift1" "ShiftLeft2" 3 133, 17 1 0, S_0x5584f07bc6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x5584f07f18f0_0 .net *"_ivl_2", 29 0, L_0x5584f08079f0;  1 drivers
L_0x7f20e5c8d3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5584f07f19f0_0 .net *"_ivl_4", 1 0, L_0x7f20e5c8d3c0;  1 drivers
v0x5584f07f1ad0_0 .net "in", 31 0, L_0x5584f0807bd0;  1 drivers
v0x5584f07f1bc0_0 .net "out", 31 0, L_0x5584f0807a90;  alias, 1 drivers
L_0x5584f08079f0 .part L_0x5584f0807bd0, 0, 30;
L_0x5584f0807a90 .concat [ 2 30 0 0], L_0x7f20e5c8d3c0, L_0x5584f08079f0;
S_0x5584f07f1d00 .scope module, "sigExt0" "SignalExtend" 3 90, 18 1 0, S_0x5584f07bc6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x5584f07f1f20_0 .net *"_ivl_1", 0 0, L_0x5584f08062d0;  1 drivers
v0x5584f07f2020_0 .net *"_ivl_2", 15 0, L_0x5584f0806370;  1 drivers
v0x5584f07f2100_0 .net "in", 15 0, L_0x5584f0806970;  1 drivers
v0x5584f07f21f0_0 .net "out", 31 0, L_0x5584f08068d0;  alias, 1 drivers
L_0x5584f08062d0 .part L_0x5584f0806970, 15, 1;
LS_0x5584f0806370_0_0 .concat [ 1 1 1 1], L_0x5584f08062d0, L_0x5584f08062d0, L_0x5584f08062d0, L_0x5584f08062d0;
LS_0x5584f0806370_0_4 .concat [ 1 1 1 1], L_0x5584f08062d0, L_0x5584f08062d0, L_0x5584f08062d0, L_0x5584f08062d0;
LS_0x5584f0806370_0_8 .concat [ 1 1 1 1], L_0x5584f08062d0, L_0x5584f08062d0, L_0x5584f08062d0, L_0x5584f08062d0;
LS_0x5584f0806370_0_12 .concat [ 1 1 1 1], L_0x5584f08062d0, L_0x5584f08062d0, L_0x5584f08062d0, L_0x5584f08062d0;
L_0x5584f0806370 .concat [ 4 4 4 4], LS_0x5584f0806370_0_0, LS_0x5584f0806370_0_4, LS_0x5584f0806370_0_8, LS_0x5584f0806370_0_12;
L_0x5584f08068d0 .concat [ 16 16 0 0], L_0x5584f0806970, L_0x5584f0806370;
    .scope S_0x5584f07ecfa0;
T_0 ;
    %vpi_call 10 22 "$readmemb", "programbin.bin", v0x5584f07ed7e0 {0 0 0};
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0x5584f07ed640_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5584f07ed640_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5584f07ed640_0;
    %store/vec4a v0x5584f07ed7e0, 4, 0;
    %load/vec4 v0x5584f07ed640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5584f07ed640_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x5584f07ea860;
T_1 ;
    %wait E_0x5584f07d49e0;
    %load/vec4 v0x5584f07eb130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5584f07eb360_0, 0;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5584f07eb800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5584f07eb8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb500_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5584f07eb360_0, 0;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5584f07eb210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5584f07eb680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5584f07eb8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5584f07eb5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5584f07eb360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb500_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5584f07eb210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5584f07eb740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5584f07eb360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb500_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5584f07eb440_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5584f07eb360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb500_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5584f07eb360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5584f07eb500_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5584f07eb210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5584f07eb8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5584f07eb360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5584f07eb500_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5584f07efd80;
T_2 ;
    %wait E_0x5584f07f0090;
    %load/vec4 v0x5584f07f0480_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v0x5584f07f0640_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x5584f07f0cc0_0;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5584f07f0570_0;
    %load/vec4 v0x5584f07f0640_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5584f07f0e50, 0, 4;
T_2.0 ;
    %load/vec4 v0x5584f07f0f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5584f07f0d90_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x5584f07f0d90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5584f07f0d90_0;
    %store/vec4a v0x5584f07f0e50, 4, 0;
    %load/vec4 v0x5584f07f0d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5584f07f0d90_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
T_2.4 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5584f07bb340;
T_3 ;
    %wait E_0x5584f07644b0;
    %load/vec4 v0x5584f07ea580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5584f07ea640_0, 0, 4;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5584f07ea640_0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5584f07ea700_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5584f07ea640_0, 0, 4;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5584f07ea640_0, 0, 4;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5584f07ea640_0, 0, 4;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5584f07ea640_0, 0, 4;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5584f07ea640_0, 0, 4;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5584f07baf60;
T_4 ;
    %wait E_0x5584f0779bd0;
    %load/vec4 v0x5584f07e9c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5584f07e9d60_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x5584f07d2600_0;
    %load/vec4 v0x5584f07e9e20_0;
    %and;
    %store/vec4 v0x5584f07e9d60_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x5584f07d2600_0;
    %load/vec4 v0x5584f07e9e20_0;
    %or;
    %store/vec4 v0x5584f07e9d60_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x5584f07d2600_0;
    %load/vec4 v0x5584f07e9e20_0;
    %add;
    %store/vec4 v0x5584f07e9d60_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x5584f07d2600_0;
    %load/vec4 v0x5584f07e9e20_0;
    %sub;
    %store/vec4 v0x5584f07e9d60_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x5584f07d2600_0;
    %load/vec4 v0x5584f07e9e20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x5584f07e9d60_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5584f07d2600_0;
    %load/vec4 v0x5584f07e9e20_0;
    %or;
    %inv;
    %store/vec4 v0x5584f07e9d60_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5584f07ebca0;
T_5 ;
    %wait E_0x5584f07ebf20;
    %load/vec4 v0x5584f07ec060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5584f07ec880_0;
    %load/vec4 v0x5584f07ec580_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5584f07ec6e0, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5584f07bc6a0;
T_6 ;
    %wait E_0x5584f07f0090;
    %load/vec4 v0x5584f07f4030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5584f07f28f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5584f07f4380_0;
    %assign/vec4 v0x5584f07f28f0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5584f07bc6a0;
T_7 ;
    %wait E_0x5584f07ebf20;
    %vpi_call 3 157 "$display", "PC: %d", v0x5584f07f28f0_0 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x5584f07bb720;
T_8 ;
    %vpi_call 2 18 "$dumpfile", "Processor_testbench.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5584f07f4710_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5584f07f4710_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x5584f07f47d0, v0x5584f07f4710_0 > {0 0 0};
    %load/vec4 v0x5584f07f4710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5584f07f4710_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5584f07f4710_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x5584f07f4710_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.3, 5;
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x5584f07ec6e0, v0x5584f07f4710_0 > {0 0 0};
    %load/vec4 v0x5584f07f4710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5584f07f4710_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584f07f4590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5584f07f4890_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584f07f4890_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_8.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.5, 5;
    %jmp/1 T_8.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5584f07f4590_0;
    %inv;
    %store/vec4 v0x5584f07f4590_0, 0, 1;
    %delay 10000, 0;
    %jmp T_8.4;
T_8.5 ;
    %pop/vec4 1;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5584f07bb720;
T_9 ;
    %wait E_0x5584f07ebf20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5584f07f4630_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x5584f07f4630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0x5584f07f4630_0;
    %load/vec4a v0x5584f07f0e50, 4;
    %ix/getv/s 4, v0x5584f07f4630_0;
    %store/vec4a v0x5584f07f47d0, 4, 0;
    %load/vec4 v0x5584f07f4630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5584f07f4630_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "./Processor_testbench.v";
    "./Processor.v";
    "./PC/Add4.v";
    "./ALU/ALU.v";
    "./ALU/ALUControl.v";
    "./CONTROL/Control.v";
    "./DATAMEMORY/DataMemory.v";
    "./PC/Adder32.v";
    "./INSTRUCTIONMEMORY/InstructionMemory.v";
    "./MUX/regMUX.v";
    "./MUX/ALUMUX.v";
    "./MUX/beqPcMUX.v";
    "./MUX/memMUX.v";
    "./MUX/incondJMUX.v";
    "./REGISTERS/Registradores.v";
    "./PC/ShiftLeft2.v";
    "./PC/SignalExtend.v";
