<?xml version="1.0"?>
<Checkpoint Version="4" Minor="0">
	<BUILD_NUMBER Name="1071353"/>
	<FULL_BUILD Name="SW Build 1071353 on Tue Nov 18 18:06:20 MST 2014"/>
	<Part Name="xc7z020clg484-1"/>
	<Top Name="vga_fifo"/>
	<DisableAutoIOBuffers Name="1"/>
	<OutOfContext Name="1"/>
	<File Type="XDC_EARLY" Name="vga_fifo_early.xdc" ModTime="1463421076"/>
	<File Type="XDC_LATE" Name="vga_fifo_late.xdc" ModTime="1463421076"/>
	<File Type="EDIF" Name="vga_fifo.edf" ModTime="1463421076"/>
	<File Type="VERILOG_STUB" Name="vga_fifo_stub.v" ModTime="1463421076"/>
	<File Type="VHDL_STUB" Name="vga_fifo_stub.vhdl" ModTime="1463421076"/>
	<File Type="INCR" Name="vga_fifo.incr" ModTime="1463421076"/>
	<File Type="PSR" Name="vga_fifo.psr" ModTime="1463421076"/>
	<File Type="WDF" Name="vga_fifo.wdf" ModTime="1463421076"/>
</Checkpoint>

