# do add4bit.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module add4bit
# 
# Top level modules:
# 	add4bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module add4bit_vlg_sample_tst
# -- Compiling module add4bit_vlg_check_tst
# -- Compiling module add4bit_vlg_vec_tst
# 
# Top level modules:
# 	add4bit_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.add4bit_vlg_vec_tst 
# Loading work.add4bit_vlg_vec_tst
# Loading work.add4bit
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.add4bit_vlg_sample_tst
# Loading work.add4bit_vlg_check_tst
# ERROR! Vector Mismatch for output port cout :: @time = 200000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port somme[1] :: @time = 200000.000 ps
#      Expected value = 0000
#      Real value = 0010
# ERROR! Vector Mismatch for output port somme[0] :: @time = 210000.000 ps
#      Expected value = 0000
#      Real value = 0011
# ERROR! Vector Mismatch for output port somme[2] :: @time = 220000.000 ps
#      Expected value = 0000
#      Real value = 0100
# ERROR! Vector Mismatch for output port somme[3] :: @time = 260000.000 ps
#      Expected value = 0000
#      Real value = 1001
#           5 mismatched vectors : Simulation failed !
# ** Note: $finish    : add4bit.vt(237)
#    Time: 1 us  Iteration: 0  Instance: /add4bit_vlg_vec_tst/tb_out
