// Seed: 1479092953
module module_0 (
    input  uwire   id_0,
    input  supply0 id_1,
    output supply0 id_2
);
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wor id_5
);
  always_latch @(posedge 1 / id_4 * 1) for (id_0 = 1; 1'h0; id_5 = 1) id_5 = 1'b0;
  module_0(
      id_2, id_4, id_0
  );
endmodule
module module_2 (
    input  tri0 id_0,
    output tri0 id_1
);
  wire id_3;
  module_0(
      id_0, id_0, id_1
  );
endmodule
