#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2690f70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2691100 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x26832d0 .functor NOT 1, L_0x26e2840, C4<0>, C4<0>, C4<0>;
L_0x26e2620 .functor XOR 2, L_0x26e24c0, L_0x26e2580, C4<00>, C4<00>;
L_0x26e2730 .functor XOR 2, L_0x26e2620, L_0x26e2690, C4<00>, C4<00>;
v0x26dd4e0_0 .net *"_ivl_10", 1 0, L_0x26e2690;  1 drivers
v0x26dd5e0_0 .net *"_ivl_12", 1 0, L_0x26e2730;  1 drivers
v0x26dd6c0_0 .net *"_ivl_2", 1 0, L_0x26e08a0;  1 drivers
v0x26dd780_0 .net *"_ivl_4", 1 0, L_0x26e24c0;  1 drivers
v0x26dd860_0 .net *"_ivl_6", 1 0, L_0x26e2580;  1 drivers
v0x26dd990_0 .net *"_ivl_8", 1 0, L_0x26e2620;  1 drivers
v0x26dda70_0 .net "a", 0 0, v0x26d9d50_0;  1 drivers
v0x26ddb10_0 .net "b", 0 0, v0x26d9df0_0;  1 drivers
v0x26ddbb0_0 .net "c", 0 0, v0x26d9e90_0;  1 drivers
v0x26ddc50_0 .var "clk", 0 0;
v0x26ddcf0_0 .net "d", 0 0, v0x26d9fd0_0;  1 drivers
v0x26ddd90_0 .net "out_pos_dut", 0 0, L_0x26e2340;  1 drivers
v0x26dde30_0 .net "out_pos_ref", 0 0, L_0x26df360;  1 drivers
v0x26dded0_0 .net "out_sop_dut", 0 0, L_0x26e0580;  1 drivers
v0x26ddf70_0 .net "out_sop_ref", 0 0, L_0x26b4500;  1 drivers
v0x26de010_0 .var/2u "stats1", 223 0;
v0x26de0b0_0 .var/2u "strobe", 0 0;
v0x26de150_0 .net "tb_match", 0 0, L_0x26e2840;  1 drivers
v0x26de220_0 .net "tb_mismatch", 0 0, L_0x26832d0;  1 drivers
v0x26de2c0_0 .net "wavedrom_enable", 0 0, v0x26da2a0_0;  1 drivers
v0x26de390_0 .net "wavedrom_title", 511 0, v0x26da340_0;  1 drivers
L_0x26e08a0 .concat [ 1 1 0 0], L_0x26df360, L_0x26b4500;
L_0x26e24c0 .concat [ 1 1 0 0], L_0x26df360, L_0x26b4500;
L_0x26e2580 .concat [ 1 1 0 0], L_0x26e2340, L_0x26e0580;
L_0x26e2690 .concat [ 1 1 0 0], L_0x26df360, L_0x26b4500;
L_0x26e2840 .cmp/eeq 2, L_0x26e08a0, L_0x26e2730;
S_0x2691290 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2691100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26836b0 .functor AND 1, v0x26d9e90_0, v0x26d9fd0_0, C4<1>, C4<1>;
L_0x2683a90 .functor NOT 1, v0x26d9d50_0, C4<0>, C4<0>, C4<0>;
L_0x2683e70 .functor NOT 1, v0x26d9df0_0, C4<0>, C4<0>, C4<0>;
L_0x26840f0 .functor AND 1, L_0x2683a90, L_0x2683e70, C4<1>, C4<1>;
L_0x269bb00 .functor AND 1, L_0x26840f0, v0x26d9e90_0, C4<1>, C4<1>;
L_0x26b4500 .functor OR 1, L_0x26836b0, L_0x269bb00, C4<0>, C4<0>;
L_0x26de7e0 .functor NOT 1, v0x26d9df0_0, C4<0>, C4<0>, C4<0>;
L_0x26de850 .functor OR 1, L_0x26de7e0, v0x26d9fd0_0, C4<0>, C4<0>;
L_0x26de960 .functor AND 1, v0x26d9e90_0, L_0x26de850, C4<1>, C4<1>;
L_0x26dea20 .functor NOT 1, v0x26d9d50_0, C4<0>, C4<0>, C4<0>;
L_0x26deaf0 .functor OR 1, L_0x26dea20, v0x26d9df0_0, C4<0>, C4<0>;
L_0x26deb60 .functor AND 1, L_0x26de960, L_0x26deaf0, C4<1>, C4<1>;
L_0x26dece0 .functor NOT 1, v0x26d9df0_0, C4<0>, C4<0>, C4<0>;
L_0x26ded50 .functor OR 1, L_0x26dece0, v0x26d9fd0_0, C4<0>, C4<0>;
L_0x26dec70 .functor AND 1, v0x26d9e90_0, L_0x26ded50, C4<1>, C4<1>;
L_0x26deee0 .functor NOT 1, v0x26d9d50_0, C4<0>, C4<0>, C4<0>;
L_0x26defe0 .functor OR 1, L_0x26deee0, v0x26d9fd0_0, C4<0>, C4<0>;
L_0x26df0a0 .functor AND 1, L_0x26dec70, L_0x26defe0, C4<1>, C4<1>;
L_0x26df250 .functor XNOR 1, L_0x26deb60, L_0x26df0a0, C4<0>, C4<0>;
v0x2682c00_0 .net *"_ivl_0", 0 0, L_0x26836b0;  1 drivers
v0x2683000_0 .net *"_ivl_12", 0 0, L_0x26de7e0;  1 drivers
v0x26833e0_0 .net *"_ivl_14", 0 0, L_0x26de850;  1 drivers
v0x26837c0_0 .net *"_ivl_16", 0 0, L_0x26de960;  1 drivers
v0x2683ba0_0 .net *"_ivl_18", 0 0, L_0x26dea20;  1 drivers
v0x2683f80_0 .net *"_ivl_2", 0 0, L_0x2683a90;  1 drivers
v0x2684200_0 .net *"_ivl_20", 0 0, L_0x26deaf0;  1 drivers
v0x26d82c0_0 .net *"_ivl_24", 0 0, L_0x26dece0;  1 drivers
v0x26d83a0_0 .net *"_ivl_26", 0 0, L_0x26ded50;  1 drivers
v0x26d8480_0 .net *"_ivl_28", 0 0, L_0x26dec70;  1 drivers
v0x26d8560_0 .net *"_ivl_30", 0 0, L_0x26deee0;  1 drivers
v0x26d8640_0 .net *"_ivl_32", 0 0, L_0x26defe0;  1 drivers
v0x26d8720_0 .net *"_ivl_36", 0 0, L_0x26df250;  1 drivers
L_0x7f4262fd7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26d87e0_0 .net *"_ivl_38", 0 0, L_0x7f4262fd7018;  1 drivers
v0x26d88c0_0 .net *"_ivl_4", 0 0, L_0x2683e70;  1 drivers
v0x26d89a0_0 .net *"_ivl_6", 0 0, L_0x26840f0;  1 drivers
v0x26d8a80_0 .net *"_ivl_8", 0 0, L_0x269bb00;  1 drivers
v0x26d8b60_0 .net "a", 0 0, v0x26d9d50_0;  alias, 1 drivers
v0x26d8c20_0 .net "b", 0 0, v0x26d9df0_0;  alias, 1 drivers
v0x26d8ce0_0 .net "c", 0 0, v0x26d9e90_0;  alias, 1 drivers
v0x26d8da0_0 .net "d", 0 0, v0x26d9fd0_0;  alias, 1 drivers
v0x26d8e60_0 .net "out_pos", 0 0, L_0x26df360;  alias, 1 drivers
v0x26d8f20_0 .net "out_sop", 0 0, L_0x26b4500;  alias, 1 drivers
v0x26d8fe0_0 .net "pos0", 0 0, L_0x26deb60;  1 drivers
v0x26d90a0_0 .net "pos1", 0 0, L_0x26df0a0;  1 drivers
L_0x26df360 .functor MUXZ 1, L_0x7f4262fd7018, L_0x26deb60, L_0x26df250, C4<>;
S_0x26d9220 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2691100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x26d9d50_0 .var "a", 0 0;
v0x26d9df0_0 .var "b", 0 0;
v0x26d9e90_0 .var "c", 0 0;
v0x26d9f30_0 .net "clk", 0 0, v0x26ddc50_0;  1 drivers
v0x26d9fd0_0 .var "d", 0 0;
v0x26da0c0_0 .var/2u "fail", 0 0;
v0x26da160_0 .var/2u "fail1", 0 0;
v0x26da200_0 .net "tb_match", 0 0, L_0x26e2840;  alias, 1 drivers
v0x26da2a0_0 .var "wavedrom_enable", 0 0;
v0x26da340_0 .var "wavedrom_title", 511 0;
E_0x268f8e0/0 .event negedge, v0x26d9f30_0;
E_0x268f8e0/1 .event posedge, v0x26d9f30_0;
E_0x268f8e0 .event/or E_0x268f8e0/0, E_0x268f8e0/1;
S_0x26d9550 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x26d9220;
 .timescale -12 -12;
v0x26d9790_0 .var/2s "i", 31 0;
E_0x268f780 .event posedge, v0x26d9f30_0;
S_0x26d9890 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x26d9220;
 .timescale -12 -12;
v0x26d9a90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26d9b70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x26d9220;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26da520 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2691100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26df510 .functor NOT 1, v0x26d9d50_0, C4<0>, C4<0>, C4<0>;
L_0x26df5a0 .functor NOT 1, v0x26d9df0_0, C4<0>, C4<0>, C4<0>;
L_0x26df740 .functor AND 1, L_0x26df510, L_0x26df5a0, C4<1>, C4<1>;
L_0x26df850 .functor AND 1, L_0x26df740, v0x26d9e90_0, C4<1>, C4<1>;
L_0x26dfa50 .functor NOT 1, v0x26d9fd0_0, C4<0>, C4<0>, C4<0>;
L_0x26dfbd0 .functor AND 1, L_0x26df850, L_0x26dfa50, C4<1>, C4<1>;
L_0x26dfd20 .functor AND 1, v0x26d9d50_0, v0x26d9df0_0, C4<1>, C4<1>;
L_0x26dfea0 .functor NOT 1, v0x26d9e90_0, C4<0>, C4<0>, C4<0>;
L_0x26dff60 .functor AND 1, L_0x26dfd20, L_0x26dfea0, C4<1>, C4<1>;
L_0x26e0070 .functor NOT 1, v0x26d9fd0_0, C4<0>, C4<0>, C4<0>;
L_0x26e0140 .functor AND 1, L_0x26dff60, L_0x26e0070, C4<1>, C4<1>;
L_0x26e0200 .functor OR 1, L_0x26dfbd0, L_0x26e0140, C4<0>, C4<0>;
L_0x26e0380 .functor AND 1, v0x26d9d50_0, v0x26d9df0_0, C4<1>, C4<1>;
L_0x26e03f0 .functor AND 1, L_0x26e0380, v0x26d9e90_0, C4<1>, C4<1>;
L_0x26e0310 .functor AND 1, L_0x26e03f0, v0x26d9fd0_0, C4<1>, C4<1>;
L_0x26e0580 .functor OR 1, L_0x26e0200, L_0x26e0310, C4<0>, C4<0>;
L_0x26e0770 .functor OR 1, v0x26d9d50_0, v0x26d9df0_0, C4<0>, C4<0>;
L_0x26e07e0 .functor OR 1, L_0x26e0770, v0x26d9e90_0, C4<0>, C4<0>;
L_0x26e0940 .functor NOT 1, v0x26d9fd0_0, C4<0>, C4<0>, C4<0>;
L_0x26e09b0 .functor OR 1, L_0x26e07e0, L_0x26e0940, C4<0>, C4<0>;
L_0x26e0b70 .functor OR 1, v0x26d9d50_0, v0x26d9df0_0, C4<0>, C4<0>;
L_0x26e0be0 .functor NOT 1, v0x26d9e90_0, C4<0>, C4<0>, C4<0>;
L_0x26e0d10 .functor OR 1, L_0x26e0b70, L_0x26e0be0, C4<0>, C4<0>;
L_0x26e0e20 .functor OR 1, L_0x26e0d10, v0x26d9fd0_0, C4<0>, C4<0>;
L_0x26e0fb0 .functor AND 1, L_0x26e09b0, L_0x26e0e20, C4<1>, C4<1>;
L_0x26e10c0 .functor OR 1, v0x26d9d50_0, v0x26d9df0_0, C4<0>, C4<0>;
L_0x26e1210 .functor NOT 1, v0x26d9e90_0, C4<0>, C4<0>, C4<0>;
L_0x26e1280 .functor OR 1, L_0x26e10c0, L_0x26e1210, C4<0>, C4<0>;
L_0x26e1480 .functor NOT 1, v0x26d9fd0_0, C4<0>, C4<0>, C4<0>;
L_0x26e14f0 .functor OR 1, L_0x26e1280, L_0x26e1480, C4<0>, C4<0>;
L_0x26e1700 .functor AND 1, L_0x26e0fb0, L_0x26e14f0, C4<1>, C4<1>;
L_0x26e1810 .functor NOT 1, v0x26d9df0_0, C4<0>, C4<0>, C4<0>;
L_0x26e1990 .functor OR 1, v0x26d9d50_0, L_0x26e1810, C4<0>, C4<0>;
L_0x26e1a50 .functor OR 1, L_0x26e1990, v0x26d9e90_0, C4<0>, C4<0>;
L_0x26e1c30 .functor OR 1, L_0x26e1a50, v0x26d9fd0_0, C4<0>, C4<0>;
L_0x26e1cf0 .functor AND 1, L_0x26e1700, L_0x26e1c30, C4<1>, C4<1>;
L_0x26e1f30 .functor NOT 1, v0x26d9d50_0, C4<0>, C4<0>, C4<0>;
L_0x26e1fa0 .functor OR 1, L_0x26e1f30, v0x26d9df0_0, C4<0>, C4<0>;
L_0x26e1e00 .functor OR 1, L_0x26e1fa0, v0x26d9e90_0, C4<0>, C4<0>;
L_0x26e1ec0 .functor OR 1, L_0x26e1e00, v0x26d9fd0_0, C4<0>, C4<0>;
L_0x26e2340 .functor AND 1, L_0x26e1cf0, L_0x26e1ec0, C4<1>, C4<1>;
v0x26da6e0_0 .net *"_ivl_0", 0 0, L_0x26df510;  1 drivers
v0x26da7c0_0 .net *"_ivl_10", 0 0, L_0x26dfbd0;  1 drivers
v0x26da8a0_0 .net *"_ivl_12", 0 0, L_0x26dfd20;  1 drivers
v0x26da990_0 .net *"_ivl_14", 0 0, L_0x26dfea0;  1 drivers
v0x26daa70_0 .net *"_ivl_16", 0 0, L_0x26dff60;  1 drivers
v0x26daba0_0 .net *"_ivl_18", 0 0, L_0x26e0070;  1 drivers
v0x26dac80_0 .net *"_ivl_2", 0 0, L_0x26df5a0;  1 drivers
v0x26dad60_0 .net *"_ivl_20", 0 0, L_0x26e0140;  1 drivers
v0x26dae40_0 .net *"_ivl_22", 0 0, L_0x26e0200;  1 drivers
v0x26dafb0_0 .net *"_ivl_24", 0 0, L_0x26e0380;  1 drivers
v0x26db090_0 .net *"_ivl_26", 0 0, L_0x26e03f0;  1 drivers
v0x26db170_0 .net *"_ivl_28", 0 0, L_0x26e0310;  1 drivers
v0x26db250_0 .net *"_ivl_32", 0 0, L_0x26e0770;  1 drivers
v0x26db330_0 .net *"_ivl_34", 0 0, L_0x26e07e0;  1 drivers
v0x26db410_0 .net *"_ivl_36", 0 0, L_0x26e0940;  1 drivers
v0x26db4f0_0 .net *"_ivl_38", 0 0, L_0x26e09b0;  1 drivers
v0x26db5d0_0 .net *"_ivl_4", 0 0, L_0x26df740;  1 drivers
v0x26db7c0_0 .net *"_ivl_40", 0 0, L_0x26e0b70;  1 drivers
v0x26db8a0_0 .net *"_ivl_42", 0 0, L_0x26e0be0;  1 drivers
v0x26db980_0 .net *"_ivl_44", 0 0, L_0x26e0d10;  1 drivers
v0x26dba60_0 .net *"_ivl_46", 0 0, L_0x26e0e20;  1 drivers
v0x26dbb40_0 .net *"_ivl_48", 0 0, L_0x26e0fb0;  1 drivers
v0x26dbc20_0 .net *"_ivl_50", 0 0, L_0x26e10c0;  1 drivers
v0x26dbd00_0 .net *"_ivl_52", 0 0, L_0x26e1210;  1 drivers
v0x26dbde0_0 .net *"_ivl_54", 0 0, L_0x26e1280;  1 drivers
v0x26dbec0_0 .net *"_ivl_56", 0 0, L_0x26e1480;  1 drivers
v0x26dbfa0_0 .net *"_ivl_58", 0 0, L_0x26e14f0;  1 drivers
v0x26dc080_0 .net *"_ivl_6", 0 0, L_0x26df850;  1 drivers
v0x26dc160_0 .net *"_ivl_60", 0 0, L_0x26e1700;  1 drivers
v0x26dc240_0 .net *"_ivl_62", 0 0, L_0x26e1810;  1 drivers
v0x26dc320_0 .net *"_ivl_64", 0 0, L_0x26e1990;  1 drivers
v0x26dc400_0 .net *"_ivl_66", 0 0, L_0x26e1a50;  1 drivers
v0x26dc4e0_0 .net *"_ivl_68", 0 0, L_0x26e1c30;  1 drivers
v0x26dc7d0_0 .net *"_ivl_70", 0 0, L_0x26e1cf0;  1 drivers
v0x26dc8b0_0 .net *"_ivl_72", 0 0, L_0x26e1f30;  1 drivers
v0x26dc990_0 .net *"_ivl_74", 0 0, L_0x26e1fa0;  1 drivers
v0x26dca70_0 .net *"_ivl_76", 0 0, L_0x26e1e00;  1 drivers
v0x26dcb50_0 .net *"_ivl_78", 0 0, L_0x26e1ec0;  1 drivers
v0x26dcc30_0 .net *"_ivl_8", 0 0, L_0x26dfa50;  1 drivers
v0x26dcd10_0 .net "a", 0 0, v0x26d9d50_0;  alias, 1 drivers
v0x26dcdb0_0 .net "b", 0 0, v0x26d9df0_0;  alias, 1 drivers
v0x26dcea0_0 .net "c", 0 0, v0x26d9e90_0;  alias, 1 drivers
v0x26dcf90_0 .net "d", 0 0, v0x26d9fd0_0;  alias, 1 drivers
v0x26dd080_0 .net "out_pos", 0 0, L_0x26e2340;  alias, 1 drivers
v0x26dd140_0 .net "out_sop", 0 0, L_0x26e0580;  alias, 1 drivers
S_0x26dd2c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2691100;
 .timescale -12 -12;
E_0x26789f0 .event anyedge, v0x26de0b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26de0b0_0;
    %nor/r;
    %assign/vec4 v0x26de0b0_0, 0;
    %wait E_0x26789f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26d9220;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26da0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26da160_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x26d9220;
T_4 ;
    %wait E_0x268f8e0;
    %load/vec4 v0x26da200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26da0c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x26d9220;
T_5 ;
    %wait E_0x268f780;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9df0_0, 0;
    %assign/vec4 v0x26d9d50_0, 0;
    %wait E_0x268f780;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9df0_0, 0;
    %assign/vec4 v0x26d9d50_0, 0;
    %wait E_0x268f780;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9df0_0, 0;
    %assign/vec4 v0x26d9d50_0, 0;
    %wait E_0x268f780;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9df0_0, 0;
    %assign/vec4 v0x26d9d50_0, 0;
    %wait E_0x268f780;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9df0_0, 0;
    %assign/vec4 v0x26d9d50_0, 0;
    %wait E_0x268f780;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9df0_0, 0;
    %assign/vec4 v0x26d9d50_0, 0;
    %wait E_0x268f780;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9df0_0, 0;
    %assign/vec4 v0x26d9d50_0, 0;
    %wait E_0x268f780;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9df0_0, 0;
    %assign/vec4 v0x26d9d50_0, 0;
    %wait E_0x268f780;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9df0_0, 0;
    %assign/vec4 v0x26d9d50_0, 0;
    %wait E_0x268f780;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9df0_0, 0;
    %assign/vec4 v0x26d9d50_0, 0;
    %wait E_0x268f780;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9df0_0, 0;
    %assign/vec4 v0x26d9d50_0, 0;
    %wait E_0x268f780;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9df0_0, 0;
    %assign/vec4 v0x26d9d50_0, 0;
    %wait E_0x268f780;
    %load/vec4 v0x26da0c0_0;
    %store/vec4 v0x26da160_0, 0, 1;
    %fork t_1, S_0x26d9550;
    %jmp t_0;
    .scope S_0x26d9550;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26d9790_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x26d9790_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x268f780;
    %load/vec4 v0x26d9790_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9df0_0, 0;
    %assign/vec4 v0x26d9d50_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26d9790_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x26d9790_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x26d9220;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x268f8e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26d9df0_0, 0;
    %assign/vec4 v0x26d9d50_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x26da0c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x26da160_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2691100;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ddc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26de0b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2691100;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x26ddc50_0;
    %inv;
    %store/vec4 v0x26ddc50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2691100;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26d9f30_0, v0x26de220_0, v0x26dda70_0, v0x26ddb10_0, v0x26ddbb0_0, v0x26ddcf0_0, v0x26ddf70_0, v0x26dded0_0, v0x26dde30_0, v0x26ddd90_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2691100;
T_9 ;
    %load/vec4 v0x26de010_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x26de010_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26de010_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x26de010_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x26de010_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26de010_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x26de010_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26de010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26de010_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26de010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2691100;
T_10 ;
    %wait E_0x268f8e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26de010_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26de010_0, 4, 32;
    %load/vec4 v0x26de150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x26de010_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26de010_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26de010_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26de010_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x26ddf70_0;
    %load/vec4 v0x26ddf70_0;
    %load/vec4 v0x26dded0_0;
    %xor;
    %load/vec4 v0x26ddf70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x26de010_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26de010_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x26de010_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26de010_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x26dde30_0;
    %load/vec4 v0x26dde30_0;
    %load/vec4 v0x26ddd90_0;
    %xor;
    %load/vec4 v0x26dde30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x26de010_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26de010_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x26de010_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26de010_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/ece241_2013_q2/iter0/response9/top_module.sv";
