Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 19 19:20:59 2022
| Host         : mshrimp running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PCFG_TOP_timing_summary_routed.rpt -pb PCFG_TOP_timing_summary_routed.pb -rpx PCFG_TOP_timing_summary_routed.rpx
| Design       : PCFG_TOP
| Device       : 7s75-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-16  Warning           Large setup violation          19          
TIMING-18  Warning           Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (300)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (29)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (300)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[7]_replica/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADDR_LATCH/latched_input_reg[8]_replica/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: PC_LATCH/latched_input_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_wr_b_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.363      -42.750                     44                 2356        0.055        0.000                      0                 2356       10.100        0.000                       0                  1392  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
m_fpga_clk  {0.000 12.500}     25.000          40.000          
  sys_clk   {1.000 13.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
m_fpga_clk          7.469        0.000                      0                 2229        0.055        0.000                      0                 2229       11.646        0.000                       0                  1348  
  sys_clk          18.992        0.000                      0                   99        0.129        0.000                      0                   99       10.100        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk       m_fpga_clk         10.699        0.000                      0                   21        2.448        0.000                      0                   21  
m_fpga_clk    sys_clk            -1.363      -42.750                     44                   44       15.778        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  m_fpga_clk         m_fpga_clk               8.866        0.000                      0                   16       13.126        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        m_fpga_clk                  
(none)        sys_clk                     
(none)                      m_fpga_clk    
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  m_fpga_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 0.981ns (20.184%)  route 3.879ns (79.816%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 17.157 - 12.500 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     4.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     5.217 f  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     7.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     7.251 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.804     8.055    clk_gen/CNT0/s_reset8254_addr
    SLICE_X5Y117         LUT4 (Prop_lut4_I1_O)        0.126     8.181 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.718     8.899    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.267     9.166 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.563     9.729    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X1Y119         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.318    17.157    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y119         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.398    
                         clock uncertainty           -0.035    17.362    
    SLICE_X1Y119         FDRE (Setup_fdre_C_CE)      -0.164    17.198    clk_gen/CNT0/s_CNT3_U_reg[13]
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.981ns (20.199%)  route 3.876ns (79.801%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 17.157 - 12.500 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     4.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     5.217 f  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     7.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     7.251 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.804     8.055    clk_gen/CNT0/s_reset8254_addr
    SLICE_X5Y117         LUT4 (Prop_lut4_I1_O)        0.126     8.181 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.718     8.899    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.267     9.166 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.560     9.726    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X3Y119         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.318    17.157    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y119         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.398    
                         clock uncertainty           -0.035    17.362    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.164    17.198    clk_gen/CNT0/s_CNT3_U_reg[10]
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.981ns (20.199%)  route 3.876ns (79.801%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 17.157 - 12.500 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     4.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     5.217 f  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     7.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     7.251 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.804     8.055    clk_gen/CNT0/s_reset8254_addr
    SLICE_X5Y117         LUT4 (Prop_lut4_I1_O)        0.126     8.181 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.718     8.899    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.267     9.166 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.560     9.726    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X3Y119         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.318    17.157    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y119         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.398    
                         clock uncertainty           -0.035    17.362    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.164    17.198    clk_gen/CNT0/s_CNT3_U_reg[9]
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.981ns (20.203%)  route 3.875ns (79.797%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 17.161 - 12.500 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     4.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     5.217 f  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     7.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     7.251 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.804     8.055    clk_gen/CNT0/s_reset8254_addr
    SLICE_X5Y117         LUT4 (Prop_lut4_I1_O)        0.126     8.181 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.718     8.899    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.267     9.166 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.559     9.724    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.322    17.161    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.402    
                         clock uncertainty           -0.035    17.366    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.164    17.202    clk_gen/CNT0/s_CNT3_U_reg[3]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.981ns (20.203%)  route 3.875ns (79.797%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 17.161 - 12.500 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     4.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     5.217 f  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     7.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     7.251 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.804     8.055    clk_gen/CNT0/s_reset8254_addr
    SLICE_X5Y117         LUT4 (Prop_lut4_I1_O)        0.126     8.181 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.718     8.899    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.267     9.166 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.559     9.724    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.322    17.161    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.402    
                         clock uncertainty           -0.035    17.366    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.164    17.202    clk_gen/CNT0/s_CNT3_U_reg[4]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.981ns (20.203%)  route 3.875ns (79.797%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 17.161 - 12.500 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     4.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     5.217 f  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     7.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     7.251 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.804     8.055    clk_gen/CNT0/s_reset8254_addr
    SLICE_X5Y117         LUT4 (Prop_lut4_I1_O)        0.126     8.181 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.718     8.899    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.267     9.166 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.559     9.724    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.322    17.161    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.402    
                         clock uncertainty           -0.035    17.366    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.164    17.202    clk_gen/CNT0/s_CNT3_U_reg[5]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.981ns (20.203%)  route 3.875ns (79.797%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 17.161 - 12.500 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     4.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     5.217 f  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     7.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     7.251 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.804     8.055    clk_gen/CNT0/s_reset8254_addr
    SLICE_X5Y117         LUT4 (Prop_lut4_I1_O)        0.126     8.181 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.718     8.899    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.267     9.166 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.559     9.724    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.322    17.161    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X1Y114         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.402    
                         clock uncertainty           -0.035    17.366    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.164    17.202    clk_gen/CNT0/s_CNT3_U_reg[6]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.981ns (20.757%)  route 3.745ns (79.243%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 17.161 - 12.500 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     4.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     5.217 f  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     7.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     7.251 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.804     8.055    clk_gen/CNT0/s_reset8254_addr
    SLICE_X5Y117         LUT4 (Prop_lut4_I1_O)        0.126     8.181 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.718     8.899    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.267     9.166 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.429     9.595    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X3Y114         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.322    17.161    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y114         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.402    
                         clock uncertainty           -0.035    17.366    
    SLICE_X3Y114         FDRE (Setup_fdre_C_CE)      -0.164    17.202    clk_gen/CNT0/s_CNT3_U_reg[2]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  7.607    

Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[7]/CE
                            (falling edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.981ns (20.757%)  route 3.745ns (79.243%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 17.161 - 12.500 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     4.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     5.217 f  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     7.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     7.251 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.804     8.055    clk_gen/CNT0/s_reset8254_addr
    SLICE_X5Y117         LUT4 (Prop_lut4_I1_O)        0.126     8.181 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.718     8.899    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.267     9.166 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.429     9.595    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X3Y114         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.322    17.161    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X3Y114         FDSE                                         r  clk_gen/CNT0/s_CNT3_U_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.402    
                         clock uncertainty           -0.035    17.366    
    SLICE_X3Y114         FDSE (Setup_fdse_C_CE)      -0.164    17.202    clk_gen/CNT0/s_CNT3_U_reg[7]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  7.607    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT3_U_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.981ns (20.757%)  route 3.745ns (79.243%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 17.161 - 12.500 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     4.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     5.217 f  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     7.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     7.251 r  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.804     8.055    clk_gen/CNT0/s_reset8254_addr
    SLICE_X5Y117         LUT4 (Prop_lut4_I1_O)        0.126     8.181 r  clk_gen/CNT0/s_CNT3_U[14]_i_5/O
                         net (fo=22, routed)          0.718     8.899    clk_gen/CNT0/s_CNT3_U[14]_i_5_n_0
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.267     9.166 r  clk_gen/CNT0/s_CNT3_U[14]_i_1/O
                         net (fo=15, routed)          0.429     9.595    clk_gen/CNT0/s_CNT3_U[14]_i_1_n_0
    SLICE_X2Y114         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.322    17.161    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X2Y114         FDRE                                         r  clk_gen/CNT0/s_CNT3_U_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.402    
                         clock uncertainty           -0.035    17.366    
    SLICE_X2Y114         FDRE (Setup_fdre_C_CE)      -0.132    17.234    clk_gen/CNT0/s_CNT3_U_reg[0]
  -------------------------------------------------------------------
                         required time                         17.234    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  7.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/SQRT/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/SQRT/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.587     1.694    OPTMODE_CTRL/SQRT/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X7Y127         FDRE                                         r  OPTMODE_CTRL/SQRT/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  OPTMODE_CTRL/SQRT/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.108     1.943    OPTMODE_CTRL/SQRT/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X6Y126         SRL16E                                       r  OPTMODE_CTRL/SQRT/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.853     2.214    OPTMODE_CTRL/SQRT/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X6Y126         SRL16E                                       r  OPTMODE_CTRL/SQRT/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/CLK
                         clock pessimism             -0.509     1.705    
    SLICE_X6Y126         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.888    OPTMODE_CTRL/SQRT/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.563     1.670    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X8Y133         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.164     1.834 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/Q
                         net (fo=1, routed)           0.103     1.937    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[10]
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.508     1.720    
    RAMB18_X0Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.875    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/processing_address_generator/EN1_reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.559     1.666    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/processing_address_generator/aclk
    SLICE_X13Y129        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/processing_address_generator/EN1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/processing_address_generator/EN1_reg/Q
                         net (fo=1, routed)           0.055     1.862    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X12Y129        SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.827     2.188    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X12Y129        SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
                         clock pessimism             -0.509     1.679    
    SLICE_X12Y129        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.796    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_im0/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.559     1.666    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_im0/aclk
    SLICE_X11Y129        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_im0/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_im0/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.055     1.862    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e1_0[0]
    SLICE_X10Y129        SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.827     2.188    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/aclk
    SLICE_X10Y129        SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism             -0.509     1.679    
    SLICE_X10Y129        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.796    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.552%)  route 0.156ns (52.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.560     1.667    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X9Y130         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/Q
                         net (fo=1, routed)           0.156     1.963    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[1]
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.508     1.720    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.875    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.970%)  route 0.159ns (53.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.560     1.667    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X9Y130         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg/Q
                         net (fo=1, routed)           0.159     1.967    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[6]
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.508     1.720    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.875    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.378%)  route 0.163ns (53.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.560     1.667    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X9Y130         FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/Q
                         net (fo=1, routed)           0.163     1.971    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[10]
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.508     1.720    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.875    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.004%)  route 0.164ns (49.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.562     1.669    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X10Y132        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y132        FDRE (Prop_fdre_C_Q)         0.164     1.833 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg/Q
                         net (fo=1, routed)           0.164     1.997    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[4]
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X0Y53         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.487     1.741    
    RAMB18_X0Y53         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.896    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.744%)  route 0.166ns (50.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.561     1.668    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/aclk
    SLICE_X10Y131        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.164     1.832 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/Q
                         net (fo=1, routed)           0.166     1.997    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[5]
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.868     2.229    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X0Y52         RAMB18E1                                     r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.487     1.741    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.896    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/processing_address_generator/addr0_gen[4].a0.addr0_index/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_wr_addr_0/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_fpga_clk rise@0.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.829%)  route 0.126ns (47.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.558     1.665    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/processing_address_generator/addr0_gen[4].a0.addr0_index/aclk
    SLICE_X11Y127        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/processing_address_generator/addr0_gen[4].a0.addr0_index/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.141     1.806 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/processing_address_generator/addr0_gen[4].a0.addr0_index/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/Q
                         net (fo=2, routed)           0.126     1.932    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_wr_addr_0/D[4]
    SLICE_X8Y128         SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_wr_addr_0/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.826     2.187    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_wr_addr_0/aclk
    SLICE_X8Y128         SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_wr_addr_0/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism             -0.487     1.700    
    SLICE_X8Y128         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.817    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_wr_addr_0/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m_fpga_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { m_fpga_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y52   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y52   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y53   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y53   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y48   ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y50   OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y51   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y51   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y49   PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y49   PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y127  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y127  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X12Y129  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X12Y129  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y123   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y123   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line2_for_rfd/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y126   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y127  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y127  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_0/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X12Y129  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X12Y129  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_i_sw_control_1/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y123   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y123   OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_ld_start/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.992ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        5.522ns  (logic 1.436ns (26.004%)  route 4.086ns (73.996%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.558ns = ( 31.558 - 26.000 ) 
    Source Clock Delay      (SCD):    13.589ns = ( 14.589 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.004ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.358    14.589    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.398    14.987 r  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=9, routed)           1.465    16.452    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X7Y122         LUT4 (Prop_lut4_I1_O)        0.235    16.687 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=8, routed)           0.704    17.391    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I2_O)        0.115    17.506 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.873    18.379    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I3_O)        0.267    18.646 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.646    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.962 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631    19.593    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105    19.698 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.413    20.111    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y122         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245    29.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.246    31.558    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y122         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism              8.004    39.562    
                         clock uncertainty           -0.035    39.527    
    SLICE_X8Y122         FDRE (Setup_fdre_C_R)       -0.423    39.104    OPTRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         39.104    
                         arrival time                         -20.111    
  -------------------------------------------------------------------
                         slack                                 18.992    

Slack (MET) :             18.992ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        5.522ns  (logic 1.436ns (26.004%)  route 4.086ns (73.996%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.558ns = ( 31.558 - 26.000 ) 
    Source Clock Delay      (SCD):    13.589ns = ( 14.589 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.004ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.358    14.589    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.398    14.987 r  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=9, routed)           1.465    16.452    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X7Y122         LUT4 (Prop_lut4_I1_O)        0.235    16.687 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=8, routed)           0.704    17.391    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I2_O)        0.115    17.506 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.873    18.379    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I3_O)        0.267    18.646 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.646    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.962 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631    19.593    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105    19.698 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.413    20.111    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y122         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245    29.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.246    31.558    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y122         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              8.004    39.562    
                         clock uncertainty           -0.035    39.527    
    SLICE_X8Y122         FDRE (Setup_fdre_C_R)       -0.423    39.104    OPTRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         39.104    
                         arrival time                         -20.111    
  -------------------------------------------------------------------
                         slack                                 18.992    

Slack (MET) :             18.992ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        5.522ns  (logic 1.436ns (26.004%)  route 4.086ns (73.996%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.558ns = ( 31.558 - 26.000 ) 
    Source Clock Delay      (SCD):    13.589ns = ( 14.589 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.004ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.358    14.589    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.398    14.987 r  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=9, routed)           1.465    16.452    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X7Y122         LUT4 (Prop_lut4_I1_O)        0.235    16.687 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=8, routed)           0.704    17.391    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I2_O)        0.115    17.506 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.873    18.379    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I3_O)        0.267    18.646 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.646    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.962 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631    19.593    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105    19.698 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.413    20.111    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y122         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245    29.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.246    31.558    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y122         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism              8.004    39.562    
                         clock uncertainty           -0.035    39.527    
    SLICE_X8Y122         FDRE (Setup_fdre_C_R)       -0.423    39.104    OPTRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         39.104    
                         arrival time                         -20.111    
  -------------------------------------------------------------------
                         slack                                 18.992    

Slack (MET) :             19.021ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        5.520ns  (logic 1.436ns (26.013%)  route 4.084ns (73.987%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 31.560 - 26.000 ) 
    Source Clock Delay      (SCD):    13.589ns = ( 14.589 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.358    14.589    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.398    14.987 r  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=9, routed)           1.465    16.452    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X7Y122         LUT4 (Prop_lut4_I1_O)        0.235    16.687 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=8, routed)           0.704    17.391    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I2_O)        0.115    17.506 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.873    18.379    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I3_O)        0.267    18.646 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.646    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.962 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631    19.593    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105    19.698 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.411    20.109    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245    29.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.248    31.560    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              8.029    39.589    
                         clock uncertainty           -0.035    39.554    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.423    39.131    OPTRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 19.021    

Slack (MET) :             19.021ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        5.520ns  (logic 1.436ns (26.013%)  route 4.084ns (73.987%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 31.560 - 26.000 ) 
    Source Clock Delay      (SCD):    13.589ns = ( 14.589 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.358    14.589    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.398    14.987 r  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=9, routed)           1.465    16.452    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X7Y122         LUT4 (Prop_lut4_I1_O)        0.235    16.687 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=8, routed)           0.704    17.391    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I2_O)        0.115    17.506 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.873    18.379    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I3_O)        0.267    18.646 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.646    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.962 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631    19.593    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105    19.698 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.411    20.109    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245    29.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.248    31.560    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism              8.029    39.589    
                         clock uncertainty           -0.035    39.554    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.423    39.131    OPTRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 19.021    

Slack (MET) :             19.021ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        5.520ns  (logic 1.436ns (26.013%)  route 4.084ns (73.987%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 31.560 - 26.000 ) 
    Source Clock Delay      (SCD):    13.589ns = ( 14.589 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.358    14.589    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.398    14.987 r  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=9, routed)           1.465    16.452    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X7Y122         LUT4 (Prop_lut4_I1_O)        0.235    16.687 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=8, routed)           0.704    17.391    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I2_O)        0.115    17.506 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.873    18.379    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I3_O)        0.267    18.646 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.646    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.962 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631    19.593    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105    19.698 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.411    20.109    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245    29.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.248    31.560    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              8.029    39.589    
                         clock uncertainty           -0.035    39.554    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.423    39.131    OPTRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 19.021    

Slack (MET) :             19.021ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        5.520ns  (logic 1.436ns (26.013%)  route 4.084ns (73.987%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 31.560 - 26.000 ) 
    Source Clock Delay      (SCD):    13.589ns = ( 14.589 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.358    14.589    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.398    14.987 r  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=9, routed)           1.465    16.452    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X7Y122         LUT4 (Prop_lut4_I1_O)        0.235    16.687 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=8, routed)           0.704    17.391    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I2_O)        0.115    17.506 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.873    18.379    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I3_O)        0.267    18.646 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.646    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.962 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631    19.593    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105    19.698 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.411    20.109    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245    29.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.248    31.560    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism              8.029    39.589    
                         clock uncertainty           -0.035    39.554    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.423    39.131    OPTRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 19.021    

Slack (MET) :             19.021ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        5.520ns  (logic 1.436ns (26.013%)  route 4.084ns (73.987%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 31.560 - 26.000 ) 
    Source Clock Delay      (SCD):    13.589ns = ( 14.589 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.358    14.589    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.398    14.987 r  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=9, routed)           1.465    16.452    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X7Y122         LUT4 (Prop_lut4_I1_O)        0.235    16.687 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=8, routed)           0.704    17.391    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I2_O)        0.115    17.506 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.873    18.379    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I3_O)        0.267    18.646 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.646    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.962 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631    19.593    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105    19.698 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.411    20.109    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245    29.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.248    31.560    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism              8.029    39.589    
                         clock uncertainty           -0.035    39.554    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.423    39.131    OPTRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 19.021    

Slack (MET) :             19.021ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        5.520ns  (logic 1.436ns (26.013%)  route 4.084ns (73.987%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 31.560 - 26.000 ) 
    Source Clock Delay      (SCD):    13.589ns = ( 14.589 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.358    14.589    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.398    14.987 r  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=9, routed)           1.465    16.452    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X7Y122         LUT4 (Prop_lut4_I1_O)        0.235    16.687 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=8, routed)           0.704    17.391    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I2_O)        0.115    17.506 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.873    18.379    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I3_O)        0.267    18.646 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.646    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.962 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631    19.593    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105    19.698 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.411    20.109    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245    29.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.248    31.560    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/C
                         clock pessimism              8.029    39.589    
                         clock uncertainty           -0.035    39.554    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.423    39.131    OPTRAM_CTRL/counter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 19.021    

Slack (MET) :             19.021ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk rise@26.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        5.520ns  (logic 1.436ns (26.013%)  route 4.084ns (73.987%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 31.560 - 26.000 ) 
    Source Clock Delay      (SCD):    13.589ns = ( 14.589 - 1.000 ) 
    Clock Pessimism Removal (CPR):    8.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.358    14.589    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.398    14.987 r  OPTRAM_CTRL/counter/cnt_reg[1]/Q
                         net (fo=9, routed)           1.465    16.452    OPTRAM_CTRL/counter/cnt_reg[10]_0[1]
    SLICE_X7Y122         LUT4 (Prop_lut4_I1_O)        0.235    16.687 f  OPTRAM_CTRL/counter/cnt[8]_i_2__1/O
                         net (fo=8, routed)           0.704    17.391    OPTRAM_CTRL/counter/cnt[8]_i_2__1_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I2_O)        0.115    17.506 r  OPTRAM_CTRL/counter/eqOp_carry_i_6__1/O
                         net (fo=1, routed)           0.873    18.379    OPTRAM_CTRL/counter/eqOp_carry_i_6__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I3_O)        0.267    18.646 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    18.646    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.962 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631    19.593    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105    19.698 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.411    20.109    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   26.000    26.000 r  
    AE8                                               0.000    26.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    26.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    27.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245    29.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084    29.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520    30.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.248    31.560    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/C
                         clock pessimism              8.029    39.589    
                         clock uncertainty           -0.035    39.554    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.423    39.131    OPTRAM_CTRL/counter/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                         -20.109    
  -------------------------------------------------------------------
                         slack                                 19.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 AD_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.631%)  route 0.324ns (66.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.085ns = ( 8.085 - 1.000 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 3.439 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.566     3.439    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164     3.603 r  AD_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           0.324     3.927    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.862     8.085    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.583     3.502    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     3.798    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.798    
                         arrival time                           3.927    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 AD_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.027%)  route 0.333ns (66.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.085ns = ( 8.085 - 1.000 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 3.439 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.566     3.439    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164     3.603 r  AD_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           0.333     3.936    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.862     8.085    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.583     3.502    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     3.798    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.798    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.094%)  route 0.245ns (59.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.085ns = ( 8.085 - 1.000 ) 
    Source Clock Delay      (SCD):    2.431ns = ( 3.431 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.558     3.431    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y121        FDRE                                         r  ADRAM_CTRL/counter/max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     3.595 r  ADRAM_CTRL/counter/max_reg[0]/Q
                         net (fo=10, routed)          0.245     3.841    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.862     8.085    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.583     3.502    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     3.685    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 AD_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.526ns  (logic 0.164ns (31.175%)  route 0.362ns (68.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.085ns = ( 8.085 - 1.000 ) 
    Source Clock Delay      (SCD):    2.432ns = ( 3.432 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.559     3.432    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  AD_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164     3.596 r  AD_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           0.362     3.959    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.862     8.085    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.583     3.502    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     3.798    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.798    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 AD_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.215%)  route 0.361ns (68.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.085ns = ( 8.085 - 1.000 ) 
    Source Clock Delay      (SCD):    2.439ns = ( 3.439 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.566     3.439    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164     3.603 r  AD_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           0.361     3.965    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.862     8.085    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.583     3.502    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     3.798    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.798    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.573%)  route 0.083ns (28.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.052ns = ( 8.052 - 1.000 ) 
    Source Clock Delay      (SCD):    2.433ns = ( 3.433 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.164     3.597 r  ADRAM_CTRL/counter/max_reg[3]/Q
                         net (fo=7, routed)           0.083     3.680    ADRAM_CTRL/counter/Q[3]
    SLICE_X11Y119        LUT6 (Prop_lut6_I3_O)        0.045     3.725 r  ADRAM_CTRL/counter/max[5]_i_1/O
                         net (fo=1, routed)           0.000     3.725    ADRAM_CTRL/counter/plusOp[5]
    SLICE_X11Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.828     8.052    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
                         clock pessimism             -4.605     3.446    
    SLICE_X11Y119        FDRE (Hold_fdre_C_D)         0.091     3.537    ADRAM_CTRL/counter/max_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.537    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.557%)  route 0.306ns (68.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.085ns = ( 8.085 - 1.000 ) 
    Source Clock Delay      (SCD):    2.433ns = ( 3.433 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_fdre_C_Q)         0.141     3.574 r  ADRAM_CTRL/counter/max_reg[5]/Q
                         net (fo=5, routed)           0.306     3.880    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.862     8.085    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.583     3.502    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.685    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.484%)  route 0.286ns (63.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.085ns = ( 8.085 - 1.000 ) 
    Source Clock Delay      (SCD):    2.433ns = ( 3.433 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.164     3.597 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.286     3.883    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.862     8.085    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.583     3.502    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.685    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.836%)  route 0.348ns (71.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.085ns = ( 8.085 - 1.000 ) 
    Source Clock Delay      (SCD):    2.433ns = ( 3.433 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_fdre_C_Q)         0.141     3.574 r  ADRAM_CTRL/counter/max_reg[8]/Q
                         net (fo=5, routed)           0.348     3.922    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.862     8.085    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -4.583     3.502    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     3.685    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 OPTRAM_CTRL/counter/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@1.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.653%)  route 0.160ns (43.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.051ns = ( 8.051 - 1.000 ) 
    Source Clock Delay      (SCD):    2.432ns = ( 3.432 - 1.000 ) 
    Clock Pessimism Removal (CPR):    4.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.559     3.432    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.164     3.596 r  OPTRAM_CTRL/counter/cnt_reg[5]/Q
                         net (fo=9, routed)           0.160     3.756    OPTRAM_CTRL/counter/cnt_reg[10]_0[5]
    SLICE_X8Y120         LUT4 (Prop_lut4_I0_O)        0.045     3.801 r  OPTRAM_CTRL/counter/cnt[6]_i_1__1/O
                         net (fo=1, routed)           0.000     3.801    OPTRAM_CTRL/counter/cnt[6]_i_1__1_n_0
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.827     8.051    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism             -4.618     3.432    
    SLICE_X8Y120         FDRE (Hold_fdre_C_D)         0.121     3.553    OPTRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.801    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 1.000 13.500 }
Period(ns):         25.000
Sources:            { s_sys_clk_g/I }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y48   ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y50   OPTIONRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1  s_sys_clk_g/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y121  ADRAM_CTRL/counter/max_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X11Y119  ADRAM_CTRL/counter/max_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X11Y119  ADRAM_CTRL/counter/max_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.673      13.173     SLICE_X10Y121  ADRAM_CTRL/counter/max_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.673      13.173     SLICE_X11Y119  ADRAM_CTRL/counter/max_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.673      13.173     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.673      13.173     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.673      13.173     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.673      13.173     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.673      13.173     SLICE_X11Y119  ADRAM_CTRL/counter/max_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.673      13.173     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.673      13.173     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.673      13.173     SLICE_X11Y119  ADRAM_CTRL/counter/max_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.600      10.100     SLICE_X10Y121  ADRAM_CTRL/counter/max_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.600      10.100     SLICE_X11Y119  ADRAM_CTRL/counter/max_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.600      10.100     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.600      10.100     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.600      10.100     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.600      10.100     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.600      10.100     SLICE_X11Y119  ADRAM_CTRL/counter/max_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.600      10.100     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.600      10.100     SLICE_X10Y119  ADRAM_CTRL/counter/max_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.600      10.100     SLICE_X11Y119  ADRAM_CTRL/counter/max_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.699ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.337ns  (logic 1.357ns (31.292%)  route 2.980ns (68.708%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns = ( 29.655 - 25.000 ) 
    Source Clock Delay      (SCD):    13.591ns = ( 14.591 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.360    14.591    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.433    15.024 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           1.007    16.031    ADRAM_CTRL/counter/Q[6]
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.118    16.149 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.336    16.485    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.264    16.749 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.749    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.081 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.752    17.833    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y121         LUT4 (Prop_lut4_I1_O)        0.105    17.938 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.421    18.359    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.105    18.464 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=10, routed)          0.464    18.928    main_ctrl/s_hot__4
    SLICE_X7Y120         FDRE                                         r  main_ctrl/s_hot_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.316    29.655    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X7Y120         FDRE                                         r  main_ctrl/s_hot_reg[1]/C
                         clock pessimism              0.174    29.830    
                         clock uncertainty           -0.035    29.794    
    SLICE_X7Y120         FDRE (Setup_fdre_C_CE)      -0.168    29.626    main_ctrl/s_hot_reg[1]
  -------------------------------------------------------------------
                         required time                         29.626    
                         arrival time                         -18.928    
  -------------------------------------------------------------------
                         slack                                 10.699    

Slack (MET) :             10.699ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.337ns  (logic 1.357ns (31.292%)  route 2.980ns (68.708%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns = ( 29.655 - 25.000 ) 
    Source Clock Delay      (SCD):    13.591ns = ( 14.591 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.360    14.591    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.433    15.024 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           1.007    16.031    ADRAM_CTRL/counter/Q[6]
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.118    16.149 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.336    16.485    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.264    16.749 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.749    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.081 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.752    17.833    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y121         LUT4 (Prop_lut4_I1_O)        0.105    17.938 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.421    18.359    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.105    18.464 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=10, routed)          0.464    18.928    main_ctrl/s_hot__4
    SLICE_X7Y120         FDRE                                         r  main_ctrl/s_hot_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.316    29.655    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X7Y120         FDRE                                         r  main_ctrl/s_hot_reg[2]/C
                         clock pessimism              0.174    29.830    
                         clock uncertainty           -0.035    29.794    
    SLICE_X7Y120         FDRE (Setup_fdre_C_CE)      -0.168    29.626    main_ctrl/s_hot_reg[2]
  -------------------------------------------------------------------
                         required time                         29.626    
                         arrival time                         -18.928    
  -------------------------------------------------------------------
                         slack                                 10.699    

Slack (MET) :             10.699ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.337ns  (logic 1.357ns (31.292%)  route 2.980ns (68.708%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns = ( 29.655 - 25.000 ) 
    Source Clock Delay      (SCD):    13.591ns = ( 14.591 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.360    14.591    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.433    15.024 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           1.007    16.031    ADRAM_CTRL/counter/Q[6]
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.118    16.149 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.336    16.485    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.264    16.749 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.749    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.081 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.752    17.833    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y121         LUT4 (Prop_lut4_I1_O)        0.105    17.938 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.421    18.359    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.105    18.464 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=10, routed)          0.464    18.928    main_ctrl/s_hot__4
    SLICE_X7Y120         FDRE                                         r  main_ctrl/s_hot_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.316    29.655    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X7Y120         FDRE                                         r  main_ctrl/s_hot_reg[5]/C
                         clock pessimism              0.174    29.830    
                         clock uncertainty           -0.035    29.794    
    SLICE_X7Y120         FDRE (Setup_fdre_C_CE)      -0.168    29.626    main_ctrl/s_hot_reg[5]
  -------------------------------------------------------------------
                         required time                         29.626    
                         arrival time                         -18.928    
  -------------------------------------------------------------------
                         slack                                 10.699    

Slack (MET) :             10.763ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.270ns  (logic 1.357ns (31.777%)  route 2.913ns (68.223%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 29.653 - 25.000 ) 
    Source Clock Delay      (SCD):    13.591ns = ( 14.591 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.360    14.591    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.433    15.024 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           1.007    16.031    ADRAM_CTRL/counter/Q[6]
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.118    16.149 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.336    16.485    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.264    16.749 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.749    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.081 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.752    17.833    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y121         LUT4 (Prop_lut4_I1_O)        0.105    17.938 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.421    18.359    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.105    18.464 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=10, routed)          0.397    18.861    main_ctrl/s_hot__4
    SLICE_X7Y121         FDRE                                         r  main_ctrl/s_hot_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.314    29.653    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X7Y121         FDRE                                         r  main_ctrl/s_hot_reg[3]/C
                         clock pessimism              0.174    29.828    
                         clock uncertainty           -0.035    29.792    
    SLICE_X7Y121         FDRE (Setup_fdre_C_CE)      -0.168    29.624    main_ctrl/s_hot_reg[3]
  -------------------------------------------------------------------
                         required time                         29.624    
                         arrival time                         -18.861    
  -------------------------------------------------------------------
                         slack                                 10.763    

Slack (MET) :             10.763ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.270ns  (logic 1.357ns (31.777%)  route 2.913ns (68.223%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 29.653 - 25.000 ) 
    Source Clock Delay      (SCD):    13.591ns = ( 14.591 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.360    14.591    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.433    15.024 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           1.007    16.031    ADRAM_CTRL/counter/Q[6]
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.118    16.149 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.336    16.485    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.264    16.749 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.749    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.081 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.752    17.833    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y121         LUT4 (Prop_lut4_I1_O)        0.105    17.938 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.421    18.359    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.105    18.464 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=10, routed)          0.397    18.861    main_ctrl/s_hot__4
    SLICE_X7Y121         FDRE                                         r  main_ctrl/s_hot_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.314    29.653    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X7Y121         FDRE                                         r  main_ctrl/s_hot_reg[6]/C
                         clock pessimism              0.174    29.828    
                         clock uncertainty           -0.035    29.792    
    SLICE_X7Y121         FDRE (Setup_fdre_C_CE)      -0.168    29.624    main_ctrl/s_hot_reg[6]
  -------------------------------------------------------------------
                         required time                         29.624    
                         arrival time                         -18.861    
  -------------------------------------------------------------------
                         slack                                 10.763    

Slack (MET) :             10.763ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        4.270ns  (logic 1.357ns (31.777%)  route 2.913ns (68.223%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 29.653 - 25.000 ) 
    Source Clock Delay      (SCD):    13.591ns = ( 14.591 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.360    14.591    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.433    15.024 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           1.007    16.031    ADRAM_CTRL/counter/Q[6]
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.118    16.149 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.336    16.485    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.264    16.749 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.749    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.081 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.752    17.833    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y121         LUT4 (Prop_lut4_I1_O)        0.105    17.938 r  main_ctrl/s_hot[8]_i_7/O
                         net (fo=1, routed)           0.421    18.359    main_ctrl/len_latch/s_hot_reg[0]_2
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.105    18.464 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=10, routed)          0.397    18.861    main_ctrl/s_hot__4
    SLICE_X7Y121         FDRE                                         r  main_ctrl/s_hot_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.314    29.653    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X7Y121         FDRE                                         r  main_ctrl/s_hot_reg[7]/C
                         clock pessimism              0.174    29.828    
                         clock uncertainty           -0.035    29.792    
    SLICE_X7Y121         FDRE (Setup_fdre_C_CE)      -0.168    29.624    main_ctrl/s_hot_reg[7]
  -------------------------------------------------------------------
                         required time                         29.624    
                         arrival time                         -18.861    
  -------------------------------------------------------------------
                         slack                                 10.763    

Slack (MET) :             10.803ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.912ns  (logic 1.252ns (32.002%)  route 2.660ns (67.998%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 29.590 - 25.000 ) 
    Source Clock Delay      (SCD):    13.591ns = ( 14.591 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.360    14.591    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.433    15.024 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           1.007    16.031    ADRAM_CTRL/counter/Q[6]
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.118    16.149 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.336    16.485    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.264    16.749 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.749    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.081 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.603    17.684    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.105    17.789 r  main_ctrl/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.714    18.503    ADRAM_CTRL/counter/SR[0]
    SLICE_X8Y117         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.251    29.590    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              0.174    29.765    
                         clock uncertainty           -0.035    29.729    
    SLICE_X8Y117         FDRE (Setup_fdre_C_R)       -0.423    29.306    ADRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         29.306    
                         arrival time                         -18.503    
  -------------------------------------------------------------------
                         slack                                 10.803    

Slack (MET) :             10.803ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.912ns  (logic 1.252ns (32.002%)  route 2.660ns (67.998%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 29.590 - 25.000 ) 
    Source Clock Delay      (SCD):    13.591ns = ( 14.591 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.360    14.591    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.433    15.024 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           1.007    16.031    ADRAM_CTRL/counter/Q[6]
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.118    16.149 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.336    16.485    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.264    16.749 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.749    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.081 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.603    17.684    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.105    17.789 r  main_ctrl/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.714    18.503    ADRAM_CTRL/counter/SR[0]
    SLICE_X8Y117         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.251    29.590    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              0.174    29.765    
                         clock uncertainty           -0.035    29.729    
    SLICE_X8Y117         FDRE (Setup_fdre_C_R)       -0.423    29.306    ADRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.306    
                         arrival time                         -18.503    
  -------------------------------------------------------------------
                         slack                                 10.803    

Slack (MET) :             10.803ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.912ns  (logic 1.252ns (32.002%)  route 2.660ns (67.998%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 29.590 - 25.000 ) 
    Source Clock Delay      (SCD):    13.591ns = ( 14.591 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.360    14.591    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.433    15.024 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           1.007    16.031    ADRAM_CTRL/counter/Q[6]
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.118    16.149 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.336    16.485    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.264    16.749 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.749    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.081 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.603    17.684    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.105    17.789 r  main_ctrl/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.714    18.503    ADRAM_CTRL/counter/SR[0]
    SLICE_X8Y117         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.251    29.590    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism              0.174    29.765    
                         clock uncertainty           -0.035    29.729    
    SLICE_X8Y117         FDRE (Setup_fdre_C_R)       -0.423    29.306    ADRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.306    
                         arrival time                         -18.503    
  -------------------------------------------------------------------
                         slack                                 10.803    

Slack (MET) :             10.803ns  (required time - arrival time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (m_fpga_clk rise@25.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        3.912ns  (logic 1.252ns (32.002%)  route 2.660ns (67.998%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -8.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 29.590 - 25.000 ) 
    Source Clock Delay      (SCD):    13.591ns = ( 14.591 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.360    14.591    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.433    15.024 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           1.007    16.031    ADRAM_CTRL/counter/Q[6]
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.118    16.149 r  ADRAM_CTRL/counter/eqOp_carry_i_5/O
                         net (fo=1, routed)           0.336    16.485    ADRAM_CTRL/counter/eqOp_carry_i_5_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.264    16.749 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    16.749    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    17.081 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.603    17.684    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.105    17.789 r  main_ctrl/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.714    18.503    ADRAM_CTRL/counter/SR[0]
    SLICE_X8Y117         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.251    29.590    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              0.174    29.765    
                         clock uncertainty           -0.035    29.729    
    SLICE_X8Y117         FDRE (Setup_fdre_C_R)       -0.423    29.306    ADRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.306    
                         arrival time                         -18.503    
  -------------------------------------------------------------------
                         slack                                 10.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.448ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.061ns  (logic 0.346ns (32.604%)  route 0.715ns (67.396%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    2.433ns = ( 3.433 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_fdre_C_Q)         0.141     3.574 r  ADRAM_CTRL/counter/max_reg[8]/Q
                         net (fo=5, routed)           0.219     3.793    ADRAM_CTRL/counter/Q[8]
    SLICE_X9Y119         LUT6 (Prop_lut6_I2_O)        0.045     3.838 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.838    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.953 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.253     4.206    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.045     4.251 r  main_ctrl/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.243     4.495    ADRAM_CTRL/counter/SR[0]
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.829     2.190    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism             -0.188     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X8Y118         FDRE (Hold_fdre_C_R)         0.009     2.046    ADRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.448ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.061ns  (logic 0.346ns (32.604%)  route 0.715ns (67.396%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    2.433ns = ( 3.433 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_fdre_C_Q)         0.141     3.574 r  ADRAM_CTRL/counter/max_reg[8]/Q
                         net (fo=5, routed)           0.219     3.793    ADRAM_CTRL/counter/Q[8]
    SLICE_X9Y119         LUT6 (Prop_lut6_I2_O)        0.045     3.838 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.838    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.953 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.253     4.206    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.045     4.251 r  main_ctrl/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.243     4.495    ADRAM_CTRL/counter/SR[0]
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.829     2.190    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism             -0.188     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X8Y118         FDRE (Hold_fdre_C_R)         0.009     2.046    ADRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.448ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.061ns  (logic 0.346ns (32.604%)  route 0.715ns (67.396%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    2.433ns = ( 3.433 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_fdre_C_Q)         0.141     3.574 r  ADRAM_CTRL/counter/max_reg[8]/Q
                         net (fo=5, routed)           0.219     3.793    ADRAM_CTRL/counter/Q[8]
    SLICE_X9Y119         LUT6 (Prop_lut6_I2_O)        0.045     3.838 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.838    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.953 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.253     4.206    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.045     4.251 r  main_ctrl/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.243     4.495    ADRAM_CTRL/counter/SR[0]
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.829     2.190    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y118         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[7]/C
                         clock pessimism             -0.188     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X8Y118         FDRE (Hold_fdre_C_R)         0.009     2.046    ADRAM_CTRL/counter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.088ns  (logic 0.254ns (23.352%)  route 0.834ns (76.648%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    2.433ns = ( 3.433 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.164     3.597 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.356     3.953    main_ctrl/len_latch/max_reg[0][6]
    SLICE_X9Y120         LUT6 (Prop_lut6_I2_O)        0.045     3.998 f  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.368     4.366    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I2_O)        0.045     4.411 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=10, routed)          0.110     4.521    main_ctrl/s_hot__4
    SLICE_X6Y121         FDSE                                         r  main_ctrl/s_hot_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.856     2.217    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDSE                                         r  main_ctrl/s_hot_reg[0]/C
                         clock pessimism             -0.188     2.029    
                         clock uncertainty            0.035     2.064    
    SLICE_X6Y121         FDSE (Hold_fdse_C_CE)       -0.016     2.048    main_ctrl/s_hot_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           4.521    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.088ns  (logic 0.254ns (23.352%)  route 0.834ns (76.648%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    2.433ns = ( 3.433 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.164     3.597 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.356     3.953    main_ctrl/len_latch/max_reg[0][6]
    SLICE_X9Y120         LUT6 (Prop_lut6_I2_O)        0.045     3.998 f  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.368     4.366    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I2_O)        0.045     4.411 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=10, routed)          0.110     4.521    main_ctrl/s_hot__4
    SLICE_X6Y121         FDRE                                         r  main_ctrl/s_hot_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.856     2.217    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDRE                                         r  main_ctrl/s_hot_reg[4]/C
                         clock pessimism             -0.188     2.029    
                         clock uncertainty            0.035     2.064    
    SLICE_X6Y121         FDRE (Hold_fdre_C_CE)       -0.016     2.048    main_ctrl/s_hot_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           4.521    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.088ns  (logic 0.254ns (23.352%)  route 0.834ns (76.648%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    2.433ns = ( 3.433 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.164     3.597 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.356     3.953    main_ctrl/len_latch/max_reg[0][6]
    SLICE_X9Y120         LUT6 (Prop_lut6_I2_O)        0.045     3.998 f  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.368     4.366    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I2_O)        0.045     4.411 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=10, routed)          0.110     4.521    main_ctrl/s_hot__4
    SLICE_X6Y121         FDRE                                         r  main_ctrl/s_hot_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.856     2.217    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDRE                                         r  main_ctrl/s_hot_reg[8]/C
                         clock pessimism             -0.188     2.029    
                         clock uncertainty            0.035     2.064    
    SLICE_X6Y121         FDRE (Hold_fdre_C_CE)       -0.016     2.048    main_ctrl/s_hot_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           4.521    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            main_ctrl/s_hot_reg[8]_replica/CE
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.088ns  (logic 0.254ns (23.352%)  route 0.834ns (76.648%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    2.433ns = ( 3.433 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X10Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.164     3.597 r  ADRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=8, routed)           0.356     3.953    main_ctrl/len_latch/max_reg[0][6]
    SLICE_X9Y120         LUT6 (Prop_lut6_I2_O)        0.045     3.998 f  main_ctrl/len_latch/RAM1_i_3/O
                         net (fo=2, routed)           0.368     4.366    main_ctrl/len_latch/RAM1_i_3_n_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I2_O)        0.045     4.411 r  main_ctrl/len_latch/s_hot[8]_i_2/O
                         net (fo=10, routed)          0.110     4.521    main_ctrl/s_hot__4
    SLICE_X6Y121         FDRE                                         r  main_ctrl/s_hot_reg[8]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.856     2.217    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDRE                                         r  main_ctrl/s_hot_reg[8]_replica/C
                         clock pessimism             -0.188     2.029    
                         clock uncertainty            0.035     2.064    
    SLICE_X6Y121         FDRE (Hold_fdre_C_CE)       -0.016     2.048    main_ctrl/s_hot_reg[8]_replica
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           4.521    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.494ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.108ns  (logic 0.346ns (31.230%)  route 0.762ns (68.770%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    2.433ns = ( 3.433 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_fdre_C_Q)         0.141     3.574 r  ADRAM_CTRL/counter/max_reg[8]/Q
                         net (fo=5, routed)           0.219     3.793    ADRAM_CTRL/counter/Q[8]
    SLICE_X9Y119         LUT6 (Prop_lut6_I2_O)        0.045     3.838 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.838    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.953 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.253     4.206    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.045     4.251 r  main_ctrl/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.290     4.541    ADRAM_CTRL/counter/SR[0]
    SLICE_X8Y117         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.830     2.191    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism             -0.188     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X8Y117         FDRE (Hold_fdre_C_R)         0.009     2.047    ADRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           4.541    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.494ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.108ns  (logic 0.346ns (31.230%)  route 0.762ns (68.770%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    2.433ns = ( 3.433 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_fdre_C_Q)         0.141     3.574 r  ADRAM_CTRL/counter/max_reg[8]/Q
                         net (fo=5, routed)           0.219     3.793    ADRAM_CTRL/counter/Q[8]
    SLICE_X9Y119         LUT6 (Prop_lut6_I2_O)        0.045     3.838 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.838    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.953 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.253     4.206    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.045     4.251 r  main_ctrl/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.290     4.541    ADRAM_CTRL/counter/SR[0]
    SLICE_X8Y117         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.830     2.191    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism             -0.188     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X8Y117         FDRE (Hold_fdre_C_R)         0.009     2.047    ADRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           4.541    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.494ns  (arrival time - required time)
  Source:                 ADRAM_CTRL/counter/max_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            ADRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             m_fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (m_fpga_clk rise@0.000ns - sys_clk rise@1.000ns)
  Data Path Delay:        1.108ns  (logic 0.346ns (31.230%)  route 0.762ns (68.770%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    2.433ns = ( 3.433 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    ADRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X11Y119        FDRE                                         r  ADRAM_CTRL/counter/max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_fdre_C_Q)         0.141     3.574 r  ADRAM_CTRL/counter/max_reg[8]/Q
                         net (fo=5, routed)           0.219     3.793    ADRAM_CTRL/counter/Q[8]
    SLICE_X9Y119         LUT6 (Prop_lut6_I2_O)        0.045     3.838 r  ADRAM_CTRL/counter/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.838    ADRAM_CTRL/counter/eqOp_carry_i_2_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.953 r  ADRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=2, routed)           0.253     4.206    main_ctrl/cnt_reg[10]_0[0]
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.045     4.251 r  main_ctrl/cnt[10]_i_1__1/O
                         net (fo=11, routed)          0.290     4.541    ADRAM_CTRL/counter/SR[0]
    SLICE_X8Y117         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     0.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     1.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.830     2.191    ADRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X8Y117         FDRE                                         r  ADRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism             -0.188     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X8Y117         FDRE (Hold_fdre_C_R)         0.009     2.047    ADRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           4.541    
  -------------------------------------------------------------------
                         slack                                  2.494    





---------------------------------------------------------------------------------------------------
From Clock:  m_fpga_clk
  To Clock:  sys_clk

Setup :           44  Failing Endpoints,  Worst Slack       -1.363ns,  Total Violation      -42.750ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.778ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.363ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 1.010ns (37.930%)  route 1.653ns (62.070%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.558ns = ( 6.558 - 1.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.353     4.867    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y123         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.379     5.246 r  OPTRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=7, routed)           0.281     5.527    OPTRAM_CTRL/counter/Q[6]
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.105     5.632 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.328     5.960    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.105     6.065 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.065    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.381 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631     7.012    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105     7.117 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.413     7.530    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y122         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.246     6.558    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y122         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[2]/C
                         clock pessimism              0.066     6.624    
                         clock uncertainty           -0.035     6.589    
    SLICE_X8Y122         FDRE (Setup_fdre_C_R)       -0.423     6.166    OPTRAM_CTRL/counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.166    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                 -1.363    

Slack (VIOLATED) :        -1.363ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 1.010ns (37.930%)  route 1.653ns (62.070%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.558ns = ( 6.558 - 1.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.353     4.867    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y123         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.379     5.246 r  OPTRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=7, routed)           0.281     5.527    OPTRAM_CTRL/counter/Q[6]
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.105     5.632 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.328     5.960    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.105     6.065 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.065    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.381 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631     7.012    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105     7.117 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.413     7.530    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y122         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.246     6.558    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y122         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[3]/C
                         clock pessimism              0.066     6.624    
                         clock uncertainty           -0.035     6.589    
    SLICE_X8Y122         FDRE (Setup_fdre_C_R)       -0.423     6.166    OPTRAM_CTRL/counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.166    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                 -1.363    

Slack (VIOLATED) :        -1.363ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 1.010ns (37.930%)  route 1.653ns (62.070%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.558ns = ( 6.558 - 1.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.353     4.867    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y123         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.379     5.246 r  OPTRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=7, routed)           0.281     5.527    OPTRAM_CTRL/counter/Q[6]
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.105     5.632 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.328     5.960    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.105     6.065 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.065    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.381 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631     7.012    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105     7.117 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.413     7.530    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y122         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.246     6.558    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y122         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[4]/C
                         clock pessimism              0.066     6.624    
                         clock uncertainty           -0.035     6.589    
    SLICE_X8Y122         FDRE (Setup_fdre_C_R)       -0.423     6.166    OPTRAM_CTRL/counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.166    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                 -1.363    

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.010ns (37.958%)  route 1.651ns (62.042%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 6.560 - 1.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.353     4.867    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y123         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.379     5.246 r  OPTRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=7, routed)           0.281     5.527    OPTRAM_CTRL/counter/Q[6]
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.105     5.632 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.328     5.960    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.105     6.065 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.065    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.381 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631     7.012    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105     7.117 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.411     7.528    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.248     6.560    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[0]/C
                         clock pessimism              0.066     6.626    
                         clock uncertainty           -0.035     6.591    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.423     6.168    OPTRAM_CTRL/counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.168    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 -1.359    

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.010ns (37.958%)  route 1.651ns (62.042%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 6.560 - 1.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.353     4.867    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y123         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.379     5.246 r  OPTRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=7, routed)           0.281     5.527    OPTRAM_CTRL/counter/Q[6]
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.105     5.632 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.328     5.960    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.105     6.065 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.065    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.381 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631     7.012    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105     7.117 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.411     7.528    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.248     6.560    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[10]/C
                         clock pessimism              0.066     6.626    
                         clock uncertainty           -0.035     6.591    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.423     6.168    OPTRAM_CTRL/counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.168    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 -1.359    

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.010ns (37.958%)  route 1.651ns (62.042%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 6.560 - 1.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.353     4.867    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y123         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.379     5.246 r  OPTRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=7, routed)           0.281     5.527    OPTRAM_CTRL/counter/Q[6]
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.105     5.632 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.328     5.960    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.105     6.065 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.065    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.381 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631     7.012    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105     7.117 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.411     7.528    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.248     6.560    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[1]/C
                         clock pessimism              0.066     6.626    
                         clock uncertainty           -0.035     6.591    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.423     6.168    OPTRAM_CTRL/counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.168    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 -1.359    

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.010ns (37.958%)  route 1.651ns (62.042%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 6.560 - 1.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.353     4.867    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y123         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.379     5.246 r  OPTRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=7, routed)           0.281     5.527    OPTRAM_CTRL/counter/Q[6]
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.105     5.632 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.328     5.960    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.105     6.065 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.065    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.381 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631     7.012    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105     7.117 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.411     7.528    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.248     6.560    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[5]/C
                         clock pessimism              0.066     6.626    
                         clock uncertainty           -0.035     6.591    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.423     6.168    OPTRAM_CTRL/counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.168    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 -1.359    

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.010ns (37.958%)  route 1.651ns (62.042%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 6.560 - 1.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.353     4.867    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y123         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.379     5.246 r  OPTRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=7, routed)           0.281     5.527    OPTRAM_CTRL/counter/Q[6]
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.105     5.632 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.328     5.960    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.105     6.065 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.065    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.381 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631     7.012    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105     7.117 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.411     7.528    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.248     6.560    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[6]/C
                         clock pessimism              0.066     6.626    
                         clock uncertainty           -0.035     6.591    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.423     6.168    OPTRAM_CTRL/counter/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.168    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 -1.359    

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.010ns (37.958%)  route 1.651ns (62.042%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 6.560 - 1.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.353     4.867    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y123         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.379     5.246 r  OPTRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=7, routed)           0.281     5.527    OPTRAM_CTRL/counter/Q[6]
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.105     5.632 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.328     5.960    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.105     6.065 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.065    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.381 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631     7.012    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105     7.117 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.411     7.528    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.248     6.560    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[7]/C
                         clock pessimism              0.066     6.626    
                         clock uncertainty           -0.035     6.591    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.423     6.168    OPTRAM_CTRL/counter/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.168    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 -1.359    

Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 OPTRAM_CTRL/counter/max_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_CTRL/counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.010ns (37.958%)  route 1.651ns (62.042%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 6.560 - 1.000 ) 
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.353     4.867    OPTRAM_CTRL/counter/m_debug_header_OBUF[0]
    SLICE_X9Y123         FDRE                                         r  OPTRAM_CTRL/counter/max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.379     5.246 r  OPTRAM_CTRL/counter/max_reg[6]/Q
                         net (fo=7, routed)           0.281     5.527    OPTRAM_CTRL/counter/Q[6]
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.105     5.632 r  OPTRAM_CTRL/counter/eqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.328     5.960    OPTRAM_CTRL/counter/eqOp_carry_i_5__1_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.105     6.065 r  OPTRAM_CTRL/counter/eqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000     6.065    OPTRAM_CTRL/counter/eqOp_carry_i_2__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.381 r  OPTRAM_CTRL/counter/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.631     7.012    main_ctrl/CO[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.105     7.117 r  main_ctrl/cnt[10]_i_1_comp/O
                         net (fo=11, routed)          0.411     7.528    OPTRAM_CTRL/counter/cnt_reg[10]_1[0]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.248     6.560    OPTRAM_CTRL/counter/m_debug_header_OBUF[1]
    SLICE_X8Y120         FDRE                                         r  OPTRAM_CTRL/counter/cnt_reg[8]/C
                         clock pessimism              0.066     6.626    
                         clock uncertainty           -0.035     6.591    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.423     6.168    OPTRAM_CTRL/counter/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.168    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 -1.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.778ns  (arrival time - required time)
  Source:                 PC_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OPTRAM_DELAY/reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.977ns  (logic 0.507ns (51.919%)  route 0.470ns (48.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.655ns = ( 14.655 - 1.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 29.590 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.251    29.590    PC_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y118        FDRE                                         r  PC_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_fdre_C_Q)         0.319    29.909 f  PC_LATCH/latched_input_reg[0]/Q
                         net (fo=15, routed)          0.470    30.379    PC_LATCH/Q[0]
    SLICE_X6Y119         LUT3 (Prop_lut3_I0_O)        0.188    30.567 r  PC_LATCH/reg[0]_i_1/O
                         net (fo=1, routed)           0.000    30.567    OPTRAM_DELAY/s_OPTRAM_CTRL_rd
    SLICE_X6Y119         FDRE                                         r  OPTRAM_DELAY/reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.424    14.655    OPTRAM_DELAY/m_debug_header_OBUF[0]
    SLICE_X6Y119         FDRE                                         r  OPTRAM_DELAY/reg_reg[0]/C
                         clock pessimism             -0.174    14.481    
                         clock uncertainty            0.035    14.516    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.273    14.789    OPTRAM_DELAY/reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.789    
                         arrival time                          30.567    
  -------------------------------------------------------------------
                         slack                                 15.778    

Slack (MET) :             16.004ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.072ns  (logic 0.431ns (40.188%)  route 0.641ns (59.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.590ns = ( 14.590 - 1.000 ) 
    Source Clock Delay      (SCD):    4.653ns = ( 29.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.314    29.653    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.347    30.000 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.641    30.642    main_ctrl/Q[7]
    SLICE_X10Y120        LUT6 (Prop_lut6_I1_O)        0.084    30.726 r  main_ctrl/latched_input[3]_i_1/O
                         net (fo=1, routed)           0.000    30.726    OUT_LATCH/D[3]
    SLICE_X10Y120        FDRE                                         r  OUT_LATCH/latched_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.359    14.590    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
                         clock pessimism             -0.174    14.416    
                         clock uncertainty            0.035    14.451    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.271    14.722    OUT_LATCH/latched_input_reg[3]
  -------------------------------------------------------------------
                         required time                        -14.722    
                         arrival time                          30.726    
  -------------------------------------------------------------------
                         slack                                 16.004    

Slack (MET) :             16.063ns  (arrival time - required time)
  Source:                 ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.166ns  (logic 0.498ns (42.720%)  route 0.668ns (57.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.587ns = ( 14.587 - 1.000 ) 
    Source Clock Delay      (SCD):    4.620ns = ( 29.620 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.281    29.620    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.414    30.034 r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=2, routed)           0.668    30.702    main_ctrl/latched_input_reg[7]_0[2]
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.084    30.786 r  main_ctrl/latched_input[2]_i_1/O
                         net (fo=1, routed)           0.000    30.786    OUT_LATCH/D[2]
    SLICE_X10Y122        FDRE                                         r  OUT_LATCH/latched_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.356    14.587    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y122        FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
                         clock pessimism             -0.174    14.413    
                         clock uncertainty            0.035    14.448    
    SLICE_X10Y122        FDRE (Hold_fdre_C_D)         0.275    14.723    OUT_LATCH/latched_input_reg[2]
  -------------------------------------------------------------------
                         required time                        -14.723    
                         arrival time                          30.786    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.085ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.120ns  (logic 0.431ns (38.475%)  route 0.689ns (61.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.623ns = ( 14.623 - 1.000 ) 
    Source Clock Delay      (SCD):    4.653ns = ( 29.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.314    29.653    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDRE                                         r  main_ctrl/s_hot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.347    30.000 r  main_ctrl/s_hot_reg[4]/Q
                         net (fo=12, routed)          0.395    30.395    main_ctrl/len_latch/Q[0]
    SLICE_X8Y121         LUT2 (Prop_lut2_I1_O)        0.084    30.479 r  main_ctrl/len_latch/RAM1_i_1__0/O
                         net (fo=13, routed)          0.294    30.773    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.392    14.623    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.174    14.448    
                         clock uncertainty            0.035    14.484    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.205    14.689    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -14.689    
                         arrival time                          30.773    
  -------------------------------------------------------------------
                         slack                                 16.085    

Slack (MET) :             16.093ns  (arrival time - required time)
  Source:                 PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.197ns  (logic 0.498ns (41.614%)  route 0.699ns (58.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.590ns = ( 14.590 - 1.000 ) 
    Source Clock Delay      (SCD):    4.620ns = ( 29.620 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.281    29.620    PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y49         RAMB18E1                                     r  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.414    30.034 r  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=3, routed)           0.699    30.733    main_ctrl/latched_input_reg[7][0]
    SLICE_X10Y120        LUT6 (Prop_lut6_I3_O)        0.084    30.817 r  main_ctrl/latched_input[0]_i_1/O
                         net (fo=1, routed)           0.000    30.817    OUT_LATCH/D[0]
    SLICE_X10Y120        FDRE                                         r  OUT_LATCH/latched_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.359    14.590    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
                         clock pessimism             -0.174    14.416    
                         clock uncertainty            0.035    14.451    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.273    14.724    OUT_LATCH/latched_input_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.724    
                         arrival time                          30.817    
  -------------------------------------------------------------------
                         slack                                 16.093    

Slack (MET) :             16.106ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.118ns  (logic 0.431ns (38.553%)  route 0.687ns (61.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.623ns = ( 14.623 - 1.000 ) 
    Source Clock Delay      (SCD):    4.653ns = ( 29.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.314    29.653    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDRE                                         r  main_ctrl/s_hot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.347    30.000 r  main_ctrl/s_hot_reg[4]/Q
                         net (fo=12, routed)          0.395    30.395    main_ctrl/len_latch/Q[0]
    SLICE_X8Y121         LUT2 (Prop_lut2_I1_O)        0.084    30.479 r  main_ctrl/len_latch/RAM1_i_1__0/O
                         net (fo=13, routed)          0.292    30.771    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.392    14.623    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.174    14.448    
                         clock uncertainty            0.035    14.484    
    RAMB18_X0Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[0])
                                                      0.182    14.666    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -14.666    
                         arrival time                          30.771    
  -------------------------------------------------------------------
                         slack                                 16.106    

Slack (MET) :             16.109ns  (arrival time - required time)
  Source:                 PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.210ns  (logic 0.498ns (41.164%)  route 0.712ns (58.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.587ns = ( 14.587 - 1.000 ) 
    Source Clock Delay      (SCD):    4.620ns = ( 29.620 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.281    29.620    PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y49         RAMB18E1                                     r  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.414    30.034 r  PCRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=3, routed)           0.712    30.746    main_ctrl/latched_input_reg[7][4]
    SLICE_X10Y122        LUT6 (Prop_lut6_I3_O)        0.084    30.830 r  main_ctrl/latched_input[4]_i_1/O
                         net (fo=1, routed)           0.000    30.830    OUT_LATCH/D[4]
    SLICE_X10Y122        FDRE                                         r  OUT_LATCH/latched_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.356    14.587    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y122        FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
                         clock pessimism             -0.174    14.413    
                         clock uncertainty            0.035    14.448    
    SLICE_X10Y122        FDRE (Hold_fdre_C_D)         0.273    14.721    OUT_LATCH/latched_input_reg[4]
  -------------------------------------------------------------------
                         required time                        -14.721    
                         arrival time                          30.830    
  -------------------------------------------------------------------
                         slack                                 16.109    

Slack (MET) :             16.144ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.216ns  (logic 0.431ns (35.431%)  route 0.785ns (64.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.590ns = ( 14.590 - 1.000 ) 
    Source Clock Delay      (SCD):    4.653ns = ( 29.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.314    29.653    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.347    30.000 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.785    30.786    main_ctrl/Q[7]
    SLICE_X10Y120        LUT6 (Prop_lut6_I1_O)        0.084    30.870 r  main_ctrl/latched_input[5]_i_1/O
                         net (fo=1, routed)           0.000    30.870    OUT_LATCH/D[5]
    SLICE_X10Y120        FDRE                                         r  OUT_LATCH/latched_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.359    14.590    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  OUT_LATCH/latched_input_reg[5]/C
                         clock pessimism             -0.174    14.416    
                         clock uncertainty            0.035    14.451    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.275    14.726    OUT_LATCH/latched_input_reg[5]
  -------------------------------------------------------------------
                         required time                        -14.726    
                         arrival time                          30.870    
  -------------------------------------------------------------------
                         slack                                 16.144    

Slack (MET) :             16.181ns  (arrival time - required time)
  Source:                 main_ctrl/s_hot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.201ns  (logic 0.431ns (35.882%)  route 0.770ns (64.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.590ns = ( 14.590 - 1.000 ) 
    Source Clock Delay      (SCD):    4.653ns = ( 29.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.314    29.653    main_ctrl/m_debug_header_OBUF[0]
    SLICE_X6Y121         FDRE                                         r  main_ctrl/s_hot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.347    30.000 r  main_ctrl/s_hot_reg[8]/Q
                         net (fo=19, routed)          0.770    30.770    main_ctrl/Q[7]
    SLICE_X13Y119        LUT6 (Prop_lut6_I1_O)        0.084    30.854 r  main_ctrl/latched_input[1]_i_1/O
                         net (fo=1, routed)           0.000    30.854    OUT_LATCH/D[1]
    SLICE_X13Y119        FDRE                                         r  OUT_LATCH/latched_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.359    14.590    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X13Y119        FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
                         clock pessimism             -0.174    14.416    
                         clock uncertainty            0.035    14.451    
    SLICE_X13Y119        FDRE (Hold_fdre_C_D)         0.222    14.673    OUT_LATCH/latched_input_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.673    
                         arrival time                          30.854    
  -------------------------------------------------------------------
                         slack                                 16.181    

Slack (MET) :             16.232ns  (arrival time - required time)
  Source:                 ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            OUT_LATCH/latched_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -24.000ns  (sys_clk rise@1.000ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        1.284ns  (logic 0.498ns (38.775%)  route 0.786ns (61.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.590ns = ( 14.590 - 1.000 ) 
    Source Clock Delay      (SCD):    4.620ns = ( 29.620 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    26.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877    28.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.281    29.620    ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y48         RAMB18E1                                     r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y48         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.414    30.034 r  ADRAM/RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[7]
                         net (fo=2, routed)           0.786    30.821    main_ctrl/latched_input_reg[7]_0[7]
    SLICE_X13Y119        LUT6 (Prop_lut6_I5_O)        0.084    30.905 r  main_ctrl/latched_input[7]_i_1__0/O
                         net (fo=1, routed)           0.000    30.905    OUT_LATCH/D[7]
    SLICE_X13Y119        FDRE                                         r  OUT_LATCH/latched_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.359    14.590    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X13Y119        FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
                         clock pessimism             -0.174    14.416    
                         clock uncertainty            0.035    14.451    
    SLICE_X13Y119        FDRE (Hold_fdre_C_D)         0.222    14.673    OUT_LATCH/latched_input_reg[7]
  -------------------------------------------------------------------
                         required time                        -14.673    
                         arrival time                          30.905    
  -------------------------------------------------------------------
                         slack                                 16.232    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  m_fpga_clk
  To Clock:  m_fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[2]/PRE
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.589ns (17.993%)  route 2.684ns (82.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.423     4.937    ADDR_LATCH/CLK
    SLICE_X3Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.379     5.316 r  ADDR_LATCH/latched_input_reg[7]_replica/Q
                         net (fo=1, routed)           0.666     5.982    ADDR_LATCH/s_address[7]_repN
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     6.087 f  ADDR_LATCH/FSM_onehot_state[5]_i_4/O
                         net (fo=18, routed)          0.977     7.063    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X4Y120         LUT5 (Prop_lut5_I1_O)        0.105     7.168 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.042     8.210    clk_gen/CNT0/m_reset
    SLICE_X6Y115         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y115         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.400    
                         clock uncertainty           -0.035    17.364    
    SLICE_X6Y115         FDPE (Recov_fdpe_C_PRE)     -0.288    17.076    clk_gen/CNT0/s_CNT2_reg[2]
  -------------------------------------------------------------------
                         required time                         17.076    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.900ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[0]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.589ns (17.993%)  route 2.684ns (82.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.423     4.937    ADDR_LATCH/CLK
    SLICE_X3Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.379     5.316 r  ADDR_LATCH/latched_input_reg[7]_replica/Q
                         net (fo=1, routed)           0.666     5.982    ADDR_LATCH/s_address[7]_repN
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     6.087 f  ADDR_LATCH/FSM_onehot_state[5]_i_4/O
                         net (fo=18, routed)          0.977     7.063    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X4Y120         LUT5 (Prop_lut5_I1_O)        0.105     7.168 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.042     8.210    clk_gen/CNT0/m_reset
    SLICE_X6Y115         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.400    
                         clock uncertainty           -0.035    17.364    
    SLICE_X6Y115         FDCE (Recov_fdce_C_CLR)     -0.254    17.110    clk_gen/CNT0/s_CNT2_reg[0]
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  8.900    

Slack (MET) :             8.900ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[1]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.589ns (17.993%)  route 2.684ns (82.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.423     4.937    ADDR_LATCH/CLK
    SLICE_X3Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.379     5.316 r  ADDR_LATCH/latched_input_reg[7]_replica/Q
                         net (fo=1, routed)           0.666     5.982    ADDR_LATCH/s_address[7]_repN
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     6.087 f  ADDR_LATCH/FSM_onehot_state[5]_i_4/O
                         net (fo=18, routed)          0.977     7.063    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X4Y120         LUT5 (Prop_lut5_I1_O)        0.105     7.168 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.042     8.210    clk_gen/CNT0/m_reset
    SLICE_X6Y115         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.400    
                         clock uncertainty           -0.035    17.364    
    SLICE_X6Y115         FDCE (Recov_fdce_C_CLR)     -0.254    17.110    clk_gen/CNT0/s_CNT2_reg[1]
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  8.900    

Slack (MET) :             8.900ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[3]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.589ns (17.993%)  route 2.684ns (82.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.423     4.937    ADDR_LATCH/CLK
    SLICE_X3Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.379     5.316 r  ADDR_LATCH/latched_input_reg[7]_replica/Q
                         net (fo=1, routed)           0.666     5.982    ADDR_LATCH/s_address[7]_repN
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     6.087 f  ADDR_LATCH/FSM_onehot_state[5]_i_4/O
                         net (fo=18, routed)          0.977     7.063    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X4Y120         LUT5 (Prop_lut5_I1_O)        0.105     7.168 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.042     8.210    clk_gen/CNT0/m_reset
    SLICE_X6Y115         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.400    
                         clock uncertainty           -0.035    17.364    
    SLICE_X6Y115         FDCE (Recov_fdce_C_CLR)     -0.254    17.110    clk_gen/CNT0/s_CNT2_reg[3]
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  8.900    

Slack (MET) :             8.986ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[8]/PRE
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.589ns (18.682%)  route 2.564ns (81.318%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 17.158 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.423     4.937    ADDR_LATCH/CLK
    SLICE_X3Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.379     5.316 r  ADDR_LATCH/latched_input_reg[7]_replica/Q
                         net (fo=1, routed)           0.666     5.982    ADDR_LATCH/s_address[7]_repN
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     6.087 f  ADDR_LATCH/FSM_onehot_state[5]_i_4/O
                         net (fo=18, routed)          0.977     7.063    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X4Y120         LUT5 (Prop_lut5_I1_O)        0.105     7.168 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.921     8.090    clk_gen/CNT0/m_reset
    SLICE_X6Y117         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.319    17.158    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y117         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.399    
                         clock uncertainty           -0.035    17.363    
    SLICE_X6Y117         FDPE (Recov_fdpe_C_PRE)     -0.288    17.075    clk_gen/CNT0/s_CNT2_reg[8]
  -------------------------------------------------------------------
                         required time                         17.075    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  8.986    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[4]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.589ns (18.483%)  route 2.598ns (81.517%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.423     4.937    ADDR_LATCH/CLK
    SLICE_X3Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.379     5.316 r  ADDR_LATCH/latched_input_reg[7]_replica/Q
                         net (fo=1, routed)           0.666     5.982    ADDR_LATCH/s_address[7]_repN
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     6.087 f  ADDR_LATCH/FSM_onehot_state[5]_i_4/O
                         net (fo=18, routed)          0.977     7.063    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X4Y120         LUT5 (Prop_lut5_I1_O)        0.105     7.168 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.955     8.123    clk_gen/CNT0/m_reset
    SLICE_X6Y116         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y116         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.400    
                         clock uncertainty           -0.035    17.364    
    SLICE_X6Y116         FDCE (Recov_fdce_C_CLR)     -0.254    17.110    clk_gen/CNT0/s_CNT2_reg[4]
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[5]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.589ns (18.483%)  route 2.598ns (81.517%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.423     4.937    ADDR_LATCH/CLK
    SLICE_X3Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.379     5.316 r  ADDR_LATCH/latched_input_reg[7]_replica/Q
                         net (fo=1, routed)           0.666     5.982    ADDR_LATCH/s_address[7]_repN
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     6.087 f  ADDR_LATCH/FSM_onehot_state[5]_i_4/O
                         net (fo=18, routed)          0.977     7.063    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X4Y120         LUT5 (Prop_lut5_I1_O)        0.105     7.168 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.955     8.123    clk_gen/CNT0/m_reset
    SLICE_X6Y116         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y116         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.400    
                         clock uncertainty           -0.035    17.364    
    SLICE_X6Y116         FDCE (Recov_fdce_C_CLR)     -0.254    17.110    clk_gen/CNT0/s_CNT2_reg[5]
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[6]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.589ns (18.483%)  route 2.598ns (81.517%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.423     4.937    ADDR_LATCH/CLK
    SLICE_X3Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.379     5.316 r  ADDR_LATCH/latched_input_reg[7]_replica/Q
                         net (fo=1, routed)           0.666     5.982    ADDR_LATCH/s_address[7]_repN
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     6.087 f  ADDR_LATCH/FSM_onehot_state[5]_i_4/O
                         net (fo=18, routed)          0.977     7.063    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X4Y120         LUT5 (Prop_lut5_I1_O)        0.105     7.168 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.955     8.123    clk_gen/CNT0/m_reset
    SLICE_X6Y116         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y116         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.400    
                         clock uncertainty           -0.035    17.364    
    SLICE_X6Y116         FDCE (Recov_fdce_C_CLR)     -0.254    17.110    clk_gen/CNT0/s_CNT2_reg[6]
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[7]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.589ns (18.483%)  route 2.598ns (81.517%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 17.159 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.423     4.937    ADDR_LATCH/CLK
    SLICE_X3Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.379     5.316 r  ADDR_LATCH/latched_input_reg[7]_replica/Q
                         net (fo=1, routed)           0.666     5.982    ADDR_LATCH/s_address[7]_repN
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     6.087 f  ADDR_LATCH/FSM_onehot_state[5]_i_4/O
                         net (fo=18, routed)          0.977     7.063    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X4Y120         LUT5 (Prop_lut5_I1_O)        0.105     7.168 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.955     8.123    clk_gen/CNT0/m_reset
    SLICE_X6Y116         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.320    17.159    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y116         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.400    
                         clock uncertainty           -0.035    17.364    
    SLICE_X6Y116         FDCE (Recov_fdce_C_CLR)     -0.254    17.110    clk_gen/CNT0/s_CNT2_reg[7]
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             9.020ns  (required time - arrival time)
  Source:                 ADDR_LATCH/latched_input_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[10]/CLR
                            (recovery check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.589ns (18.682%)  route 2.564ns (81.318%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 17.158 - 12.500 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.423     4.937    ADDR_LATCH/CLK
    SLICE_X3Y122         FDRE                                         r  ADDR_LATCH/latched_input_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.379     5.316 r  ADDR_LATCH/latched_input_reg[7]_replica/Q
                         net (fo=1, routed)           0.666     5.982    ADDR_LATCH/s_address[7]_repN
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     6.087 f  ADDR_LATCH/FSM_onehot_state[5]_i_4/O
                         net (fo=18, routed)          0.977     7.063    ADDR_LATCH/latched_input_reg[8]_0
    SLICE_X4Y120         LUT5 (Prop_lut5_I1_O)        0.105     7.168 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.921     8.090    clk_gen/CNT0/m_reset
    SLICE_X6Y117         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.319    17.158    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y117         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.240    17.399    
                         clock uncertainty           -0.035    17.363    
    SLICE_X6Y117         FDCE (Recov_fdce_C_CLR)     -0.254    17.109    clk_gen/CNT0/s_CNT2_reg[10]
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  9.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.126ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[12]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.276%)  route 0.428ns (69.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 14.720 - 12.500 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 26.695 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.588    26.695    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    26.836 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.103    26.939    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y120         LUT5 (Prop_lut5_I2_O)        0.045    26.984 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.325    27.309    clk_gen/CNT0/m_reset
    SLICE_X6Y118         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.859    14.720    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y118         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.211    
                         clock uncertainty            0.035    14.246    
    SLICE_X6Y118         FDCE (Remov_fdce_C_CLR)     -0.063    14.183    clk_gen/CNT0/s_CNT2_reg[12]
  -------------------------------------------------------------------
                         required time                        -14.183    
                         arrival time                          27.309    
  -------------------------------------------------------------------
                         slack                                 13.126    

Slack (MET) :             13.126ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[13]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.276%)  route 0.428ns (69.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 14.720 - 12.500 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 26.695 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.588    26.695    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    26.836 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.103    26.939    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y120         LUT5 (Prop_lut5_I2_O)        0.045    26.984 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.325    27.309    clk_gen/CNT0/m_reset
    SLICE_X6Y118         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.859    14.720    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y118         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.211    
                         clock uncertainty            0.035    14.246    
    SLICE_X6Y118         FDCE (Remov_fdce_C_CLR)     -0.063    14.183    clk_gen/CNT0/s_CNT2_reg[13]
  -------------------------------------------------------------------
                         required time                        -14.183    
                         arrival time                          27.309    
  -------------------------------------------------------------------
                         slack                                 13.126    

Slack (MET) :             13.126ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[14]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.276%)  route 0.428ns (69.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 14.720 - 12.500 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 26.695 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.588    26.695    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    26.836 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.103    26.939    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y120         LUT5 (Prop_lut5_I2_O)        0.045    26.984 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.325    27.309    clk_gen/CNT0/m_reset
    SLICE_X6Y118         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.859    14.720    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y118         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.211    
                         clock uncertainty            0.035    14.246    
    SLICE_X6Y118         FDCE (Remov_fdce_C_CLR)     -0.063    14.183    clk_gen/CNT0/s_CNT2_reg[14]
  -------------------------------------------------------------------
                         required time                        -14.183    
                         arrival time                          27.309    
  -------------------------------------------------------------------
                         slack                                 13.126    

Slack (MET) :             13.126ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[15]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.276%)  route 0.428ns (69.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 14.720 - 12.500 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 26.695 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.588    26.695    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    26.836 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.103    26.939    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y120         LUT5 (Prop_lut5_I2_O)        0.045    26.984 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.325    27.309    clk_gen/CNT0/m_reset
    SLICE_X6Y118         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.859    14.720    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y118         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.211    
                         clock uncertainty            0.035    14.246    
    SLICE_X6Y118         FDCE (Remov_fdce_C_CLR)     -0.063    14.183    clk_gen/CNT0/s_CNT2_reg[15]
  -------------------------------------------------------------------
                         required time                        -14.183    
                         arrival time                          27.309    
  -------------------------------------------------------------------
                         slack                                 13.126    

Slack (MET) :             13.277ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[10]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.258%)  route 0.581ns (75.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 14.721 - 12.500 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 26.695 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.588    26.695    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    26.836 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.103    26.939    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y120         LUT5 (Prop_lut5_I2_O)        0.045    26.984 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.477    27.462    clk_gen/CNT0/m_reset
    SLICE_X6Y117         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.860    14.721    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y117         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.212    
                         clock uncertainty            0.035    14.247    
    SLICE_X6Y117         FDCE (Remov_fdce_C_CLR)     -0.063    14.184    clk_gen/CNT0/s_CNT2_reg[10]
  -------------------------------------------------------------------
                         required time                        -14.184    
                         arrival time                          27.462    
  -------------------------------------------------------------------
                         slack                                 13.277    

Slack (MET) :             13.277ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[11]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.258%)  route 0.581ns (75.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 14.721 - 12.500 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 26.695 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.588    26.695    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    26.836 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.103    26.939    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y120         LUT5 (Prop_lut5_I2_O)        0.045    26.984 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.477    27.462    clk_gen/CNT0/m_reset
    SLICE_X6Y117         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.860    14.721    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y117         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.212    
                         clock uncertainty            0.035    14.247    
    SLICE_X6Y117         FDCE (Remov_fdce_C_CLR)     -0.063    14.184    clk_gen/CNT0/s_CNT2_reg[11]
  -------------------------------------------------------------------
                         required time                        -14.184    
                         arrival time                          27.462    
  -------------------------------------------------------------------
                         slack                                 13.277    

Slack (MET) :             13.277ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[9]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.258%)  route 0.581ns (75.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 14.721 - 12.500 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 26.695 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.588    26.695    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    26.836 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.103    26.939    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y120         LUT5 (Prop_lut5_I2_O)        0.045    26.984 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.477    27.462    clk_gen/CNT0/m_reset
    SLICE_X6Y117         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.860    14.721    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y117         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.212    
                         clock uncertainty            0.035    14.247    
    SLICE_X6Y117         FDCE (Remov_fdce_C_CLR)     -0.063    14.184    clk_gen/CNT0/s_CNT2_reg[9]
  -------------------------------------------------------------------
                         required time                        -14.184    
                         arrival time                          27.462    
  -------------------------------------------------------------------
                         slack                                 13.277    

Slack (MET) :             13.281ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[8]/PRE
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.258%)  route 0.581ns (75.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 14.721 - 12.500 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 26.695 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.588    26.695    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    26.836 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.103    26.939    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y120         LUT5 (Prop_lut5_I2_O)        0.045    26.984 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.477    27.462    clk_gen/CNT0/m_reset
    SLICE_X6Y117         FDPE                                         f  clk_gen/CNT0/s_CNT2_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.860    14.721    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y117         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.212    
                         clock uncertainty            0.035    14.247    
    SLICE_X6Y117         FDPE (Remov_fdpe_C_PRE)     -0.067    14.180    clk_gen/CNT0/s_CNT2_reg[8]
  -------------------------------------------------------------------
                         required time                        -14.180    
                         arrival time                          27.462    
  -------------------------------------------------------------------
                         slack                                 13.281    

Slack (MET) :             13.282ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[4]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.072%)  route 0.587ns (75.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 14.722 - 12.500 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 26.695 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.588    26.695    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    26.836 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.103    26.939    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y120         LUT5 (Prop_lut5_I2_O)        0.045    26.984 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.483    27.467    clk_gen/CNT0/m_reset
    SLICE_X6Y116         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.861    14.722    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y116         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.213    
                         clock uncertainty            0.035    14.248    
    SLICE_X6Y116         FDCE (Remov_fdce_C_CLR)     -0.063    14.185    clk_gen/CNT0/s_CNT2_reg[4]
  -------------------------------------------------------------------
                         required time                        -14.185    
                         arrival time                          27.467    
  -------------------------------------------------------------------
                         slack                                 13.282    

Slack (MET) :             13.282ns  (arrival time - required time)
  Source:                 EDGE_1/reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_CNT2_reg[5]/CLR
                            (removal check against rising-edge clock m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (m_fpga_clk fall@12.500ns - m_fpga_clk rise@25.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.072%)  route 0.587ns (75.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 14.722 - 12.500 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 26.695 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                     25.000    25.000 r  
    AE8                                               0.000    25.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000    25.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288    25.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793    26.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.588    26.695    EDGE_1/m_debug_header_OBUF[0]
    SLICE_X5Y120         FDRE                                         r  EDGE_1/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    26.836 f  EDGE_1/reg_reg[0]/Q
                         net (fo=3, routed)           0.103    26.939    ADDR_LATCH/s_CNT2_reg[0][0]
    SLICE_X4Y120         LUT5 (Prop_lut5_I2_O)        0.045    26.984 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          0.483    27.467    clk_gen/CNT0/m_reset
    SLICE_X6Y116         FDCE                                         f  clk_gen/CNT0/s_CNT2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.861    14.722    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y116         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.509    14.213    
                         clock uncertainty            0.035    14.248    
    SLICE_X6Y116         FDCE (Remov_fdce_C_CLR)     -0.063    14.185    clk_gen/CNT0/s_CNT2_reg[5]
  -------------------------------------------------------------------
                         required time                        -14.185    
                         arrival time                          27.467    
  -------------------------------------------------------------------
                         slack                                 13.282    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.540ns  (logic 4.839ns (56.657%)  route 3.701ns (43.343%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.154     2.582    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.687 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.548     5.235    m_data_IOBUF[0]_inst/T
    K7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.305     8.540 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.540    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.412ns  (logic 4.831ns (57.428%)  route 3.581ns (42.572%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.154     2.582    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.687 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.428     5.115    m_data_IOBUF[2]_inst/T
    M7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.298     8.412 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.412    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.295ns  (logic 4.832ns (58.258%)  route 3.462ns (41.742%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.154     2.582    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.687 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.309     4.996    m_data_IOBUF[1]_inst/T
    L7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.299     8.295 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.295    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 4.849ns (59.190%)  route 3.344ns (40.810%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.154     2.582    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.687 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.190     4.877    m_data_IOBUF[4]_inst/T
    L5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.316     8.193 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.193    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.075ns  (logic 4.850ns (60.065%)  route 3.225ns (39.935%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.154     2.582    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.687 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.071     4.758    m_data_IOBUF[3]_inst/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.317     8.075 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.075    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 4.841ns (60.917%)  route 3.106ns (39.084%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.154     2.582    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.687 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.952     4.639    m_data_IOBUF[6]_inst/T
    N6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.307     7.947 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.947    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 4.834ns (61.808%)  route 2.987ns (38.192%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.154     2.582    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.687 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.833     4.520    m_data_IOBUF[5]_inst/T
    M6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.301     7.821 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.821    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_ren
                            (input port)
  Destination:            m_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 4.843ns (62.764%)  route 2.873ns (37.236%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  m_ren (IN)
                         net (fo=0)                   0.000     0.000    m_ren
    R2                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  m_ren_IBUF_inst/O
                         net (fo=1, routed)           1.154     2.582    m_ren_IBUF
    SLICE_X85Y100        LUT1 (Prop_lut1_I0_O)        0.105     2.687 f  m_data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.720     4.407    m_data_IOBUF[7]_inst/T
    M4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.310     7.717 r  m_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.717    m_data[7]
    M4                                                                r  m_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            m_debug_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.770ns  (logic 5.014ns (74.067%)  route 1.756ns (25.933%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=4, routed)           1.756     3.189    m_debug_led_OBUF[7]
    E15                  OBUF (Prop_obuf_I_O)         3.581     6.770 r  m_debug_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.770    m_debug_led[7]
    E15                                                               r  m_debug_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_REG_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.989ns  (logic 1.538ns (25.685%)  route 4.451ns (74.315%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=4, routed)           3.374     4.808    ADDR_LATCH/m_debug_led_OBUF[5]
    SLICE_X4Y120         LUT5 (Prop_lut5_I4_O)        0.105     4.913 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.077     5.989    clk_gen/CNT0/m_reset
    SLICE_X4Y116         FDCE                                         f  clk_gen/CNT0/s_REG_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_M_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_M_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.133%)  route 0.151ns (44.867%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_M_reg/C
    SLICE_X7Y118         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_wr_M_reg/Q
                         net (fo=4, routed)           0.151     0.292    clk_gen/CNT0/s_wr_M
    SLICE_X7Y118         LUT3 (Prop_lut3_I2_O)        0.045     0.337 r  clk_gen/CNT0/s_wr_M_i_1/O
                         net (fo=1, routed)           0.000     0.337    clk_gen/CNT0/s_wr_M_i_1_n_0
    SLICE_X7Y118         FDCE                                         r  clk_gen/CNT0/s_wr_M_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_M_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_wr_wait_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.190ns (55.659%)  route 0.151ns (44.341%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_M_reg/C
    SLICE_X7Y118         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_wr_M_reg/Q
                         net (fo=4, routed)           0.151     0.292    clk_gen/CNT0/s_wr_M
    SLICE_X7Y118         LUT4 (Prop_lut4_I1_O)        0.049     0.341 r  clk_gen/CNT0/s_wr_wait_i_1/O
                         net (fo=1, routed)           0.000     0.341    clk_gen/CNT0/s_wr_wait_i_1_n_0
    SLICE_X7Y118         FDCE                                         r  clk_gen/CNT0/s_wr_wait_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.232ns (46.635%)  route 0.265ns (53.365%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X7Y118         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I2_O)        0.104     0.329 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.168     0.497    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X4Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.232ns (45.648%)  route 0.276ns (54.352%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X7Y118         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I2_O)        0.104     0.329 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.179     0.508    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.232ns (45.648%)  route 0.276ns (54.352%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X7Y118         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I2_O)        0.104     0.329 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.179     0.508    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.232ns (45.648%)  route 0.276ns (54.352%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X7Y118         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I2_O)        0.104     0.329 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.179     0.508    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X7Y116         FDPE                                         r  clk_gen/CNT0/s_REG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.232ns (45.648%)  route 0.276ns (54.352%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X7Y118         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I2_O)        0.104     0.329 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.179     0.508    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.232ns (45.648%)  route 0.276ns (54.352%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X7Y118         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I2_O)        0.104     0.329 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.179     0.508    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.232ns (45.648%)  route 0.276ns (54.352%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X7Y118         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I2_O)        0.104     0.329 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.179     0.508    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/CNT0/s_wr_wait_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_REG_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.232ns (45.648%)  route 0.276ns (54.352%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_wr_wait_reg/C
    SLICE_X7Y118         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_gen/CNT0/s_wr_wait_reg/Q
                         net (fo=3, routed)           0.097     0.225    clk_gen/CNT0/s_wr_wait_reg_n_0
    SLICE_X7Y118         LUT4 (Prop_lut4_I2_O)        0.104     0.329 r  clk_gen/CNT0/s_REG[7]_i_1/O
                         net (fo=8, routed)           0.179     0.508    clk_gen/CNT0/s_REG[7]_i_1_n_0
    SLICE_X7Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[7]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  m_fpga_clk
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_clk
                            (clock source 'm_fpga_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_debug_header[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 4.822ns (50.970%)  route 4.638ns (49.030%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    13.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    15.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        2.657    18.671    m_debug_header_OBUF_BUFG[0]
    E18                  OBUF (Prop_obuf_I_O)         3.289    21.960 f  m_debug_header_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.960    m_debug_header[0]
    E18                                                               f  m_debug_header[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_clk
                            (clock source 'm_fpga_clk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.975ns  (logic 4.333ns (48.278%)  route 4.642ns (51.722%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    13.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    15.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        2.661    18.675    m_debug_header_OBUF_BUFG[0]
    AF5                  OBUF (Prop_obuf_I_O)         2.800    21.475 f  m_dac_clk_OBUF_inst/O
                         net (fo=0)                   0.000    21.475    m_dac_clk
    AF5                                                               f  m_dac_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.742ns  (logic 3.727ns (38.254%)  route 6.015ns (61.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.356     4.870    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X12Y121        FDRE                                         r  DA_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.433     5.303 r  DA_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           6.015    11.318    m_dac_d_OBUF[6]
    AD13                 OBUF (Prop_obuf_I_O)         3.294    14.611 r  m_dac_d_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.611    m_dac_d[6]
    AD13                                                              r  m_dac_d[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.686ns  (logic 3.725ns (38.455%)  route 5.961ns (61.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.359     4.873    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X12Y119        FDRE                                         r  DA_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.433     5.306 r  DA_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           5.961    11.267    m_dac_d_OBUF[5]
    AD14                 OBUF (Prop_obuf_I_O)         3.292    14.559 r  m_dac_d_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.559    m_dac_d[5]
    AD14                                                              r  m_dac_d[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.671ns  (logic 3.715ns (38.419%)  route 5.956ns (61.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.356     4.870    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X12Y121        FDRE                                         r  DA_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.433     5.303 r  DA_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           5.956    11.258    m_dac_d_OBUF[7]
    AB11                 OBUF (Prop_obuf_I_O)         3.282    14.541 r  m_dac_d_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.541    m_dac_d[7]
    AB11                                                              r  m_dac_d[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.629ns  (logic 3.715ns (43.052%)  route 4.914ns (56.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.356     4.870    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X13Y121        FDRE                                         r  DA_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.379     5.249 r  DA_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           4.914    10.163    m_dac_d_OBUF[1]
    AF3                  OBUF (Prop_obuf_I_O)         3.336    13.498 r  m_dac_d_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.498    m_dac_d[1]
    AF3                                                               r  m_dac_d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.436ns  (logic 3.766ns (44.646%)  route 4.670ns (55.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.356     4.870    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X12Y121        FDRE                                         r  DA_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.433     5.303 r  DA_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           4.670     9.972    m_dac_d_OBUF[2]
    AF2                  OBUF (Prop_obuf_I_O)         3.333    13.306 r  m_dac_d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.306    m_dac_d[2]
    AF2                                                               r  m_dac_d[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.328ns  (logic 3.760ns (45.149%)  route 4.568ns (54.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.359     4.873    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X12Y119        FDRE                                         r  DA_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.433     5.306 r  DA_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           4.568     9.873    m_dac_d_OBUF[0]
    AF4                  OBUF (Prop_obuf_I_O)         3.327    13.200 r  m_dac_d_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.200    m_dac_d[0]
    AF4                                                               r  m_dac_d[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.296ns  (logic 3.758ns (45.295%)  route 4.538ns (54.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.356     4.870    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X12Y121        FDRE                                         r  DA_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.433     5.303 r  DA_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           4.538     9.841    m_dac_d_OBUF[4]
    AC2                  OBUF (Prop_obuf_I_O)         3.325    13.166 r  m_dac_d_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.166    m_dac_d[4]
    AC2                                                               r  m_dac_d[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_dac_d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.170ns  (logic 3.764ns (46.074%)  route 4.406ns (53.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     3.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.359     4.873    DA_LATCH/m_debug_header_OBUF[0]
    SLICE_X12Y119        FDRE                                         r  DA_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.433     5.306 r  DA_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           4.406     9.711    m_dac_d_OBUF[3]
    AC3                  OBUF (Prop_obuf_I_O)         3.331    13.042 r  m_dac_d_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.042    m_dac_d[3]
    AC3                                                               r  m_dac_d[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/s_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.141ns (37.634%)  route 0.234ns (62.366%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.563     1.670    clk_gen/m_debug_header_OBUF[0]
    SLICE_X9Y116         FDRE                                         r  clk_gen/s_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  clk_gen/s_data_reg[2]/Q
                         net (fo=2, routed)           0.234     2.044    clk_gen/CNT0/s_REG_reg[7]_0[2]
    SLICE_X7Y116         FDPE                                         r  clk_gen/CNT0/s_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.128ns (33.231%)  route 0.257ns (66.769%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.563     1.670    clk_gen/m_debug_header_OBUF[0]
    SLICE_X9Y116         FDRE                                         r  clk_gen/s_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.128     1.798 r  clk_gen/s_data_reg[6]/Q
                         net (fo=4, routed)           0.257     2.055    clk_gen/CNT0/s_REG_reg[7]_0[6]
    SLICE_X7Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.128ns (32.679%)  route 0.264ns (67.321%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.563     1.670    clk_gen/m_debug_header_OBUF[0]
    SLICE_X9Y116         FDRE                                         r  clk_gen/s_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.128     1.798 r  clk_gen/s_data_reg[7]/Q
                         net (fo=4, routed)           0.264     2.061    clk_gen/CNT0/s_REG_reg[7]_0[7]
    SLICE_X7Y117         FDCE                                         r  clk_gen/CNT0/s_REG_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.128ns (32.610%)  route 0.265ns (67.390%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.563     1.670    clk_gen/m_debug_header_OBUF[0]
    SLICE_X9Y116         FDRE                                         r  clk_gen/s_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.128     1.798 r  clk_gen/s_data_reg[4]/Q
                         net (fo=3, routed)           0.265     2.062    clk_gen/CNT0/s_REG_reg[7]_0[4]
    SLICE_X7Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.141ns (32.904%)  route 0.288ns (67.096%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.563     1.670    clk_gen/m_debug_header_OBUF[0]
    SLICE_X9Y116         FDRE                                         r  clk_gen/s_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  clk_gen/s_data_reg[3]/Q
                         net (fo=2, routed)           0.288     2.098    clk_gen/CNT0/s_REG_reg[7]_0[3]
    SLICE_X4Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.128ns (29.535%)  route 0.305ns (70.465%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.563     1.670    clk_gen/m_debug_header_OBUF[0]
    SLICE_X9Y116         FDRE                                         r  clk_gen/s_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.128     1.798 r  clk_gen/s_data_reg[5]/Q
                         net (fo=3, routed)           0.305     2.103    clk_gen/CNT0/s_REG_reg[7]_0[5]
    SLICE_X7Y117         FDCE                                         r  clk_gen/CNT0/s_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.128ns (28.899%)  route 0.315ns (71.101%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.563     1.670    clk_gen/m_debug_header_OBUF[0]
    SLICE_X9Y116         FDRE                                         r  clk_gen/s_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.128     1.798 r  clk_gen/s_data_reg[7]/Q
                         net (fo=4, routed)           0.315     2.113    clk_gen/CNT0/s_REG_reg[7]_0[7]
    SLICE_X7Y116         FDCE                                         r  clk_gen/CNT0/s_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.141ns (31.451%)  route 0.307ns (68.549%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.563     1.670    clk_gen/m_debug_header_OBUF[0]
    SLICE_X9Y116         FDRE                                         r  clk_gen/s_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  clk_gen/s_data_reg[1]/Q
                         net (fo=3, routed)           0.307     2.118    clk_gen/CNT0/s_REG_reg[7]_0[1]
    SLICE_X7Y117         FDCE                                         r  clk_gen/CNT0/s_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_REG_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.141ns (30.857%)  route 0.316ns (69.143%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.563     1.670    clk_gen/m_debug_header_OBUF[0]
    SLICE_X9Y116         FDRE                                         r  clk_gen/s_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  clk_gen/s_data_reg[0]/Q
                         net (fo=2, routed)           0.316     2.127    clk_gen/CNT0/s_REG_reg[7]_0[0]
    SLICE_X7Y117         FDPE                                         r  clk_gen/CNT0/s_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/s_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_gen/CNT0/s_mode_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.186ns (40.377%)  route 0.275ns (59.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  s_clk_g/O
                         net (fo=2, routed)           0.793     1.081    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.107 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.563     1.670    clk_gen/m_debug_header_OBUF[0]
    SLICE_X9Y116         FDRE                                         r  clk_gen/s_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  clk_gen/s_data_reg[1]/Q
                         net (fo=3, routed)           0.275     2.085    clk_gen/CNT0/s_REG_reg[7]_0[1]
    SLICE_X7Y118         LUT3 (Prop_lut3_I0_O)        0.045     2.130 r  clk_gen/CNT0/s_mode_i_1/O
                         net (fo=1, routed)           0.000     2.130    clk_gen/CNT0/s_mode_i_1_n_0
    SLICE_X7Y118         FDCE                                         r  clk_gen/CNT0/s_mode_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 3.366ns (55.873%)  route 2.658ns (44.127%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   13.500    13.500 f  
    AE8                                               0.000    13.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    13.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    14.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    16.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    17.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.426    18.440    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y117         FDCE (Prop_fdce_C_Q)         0.437    18.877 f  clk_gen/CNT0/s_CNT2_reg[10]/Q
                         net (fo=3, routed)           0.694    19.570    clk_gen/CNT0/s_CNT2_reg[10]
    SLICE_X7Y117         LUT4 (Prop_lut4_I1_O)        0.105    19.675 r  clk_gen/CNT0/s_sys_clk_g_i_10/O
                         net (fo=1, routed)           0.763    20.438    clk_gen/CNT0/s_sys_clk_g_i_10_n_0
    SLICE_X7Y118         LUT5 (Prop_lut5_I4_O)        0.105    20.543 r  clk_gen/CNT0/s_sys_clk_g_i_6/O
                         net (fo=1, routed)           0.626    21.170    clk_gen/CNT0/s_sys_clk_g_i_6_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.105    21.275 r  clk_gen/CNT0/s_sys_clk_g_i_2/O
                         net (fo=32, routed)          1.784    23.058    clk_gen/CNT0/eqOp1_in
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.105    23.163 f  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.586    23.750    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.831 f  s_sys_clk_g/O
                         net (fo=45, routed)          2.658    26.489    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         3.285    29.774 f  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.774    m_debug_header[1]
    E17                                                               f  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.524ns  (logic 2.863ns (51.822%)  route 2.661ns (48.178%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   13.500    13.500 f  
    AE8                                               0.000    13.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    13.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452    14.952 f  s_clk_g/O
                         net (fo=2, routed)           1.981    16.932    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    17.013 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.426    18.440    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y117         FDCE (Prop_fdce_C_Q)         0.437    18.877 f  clk_gen/CNT0/s_CNT2_reg[10]/Q
                         net (fo=3, routed)           0.694    19.570    clk_gen/CNT0/s_CNT2_reg[10]
    SLICE_X7Y117         LUT4 (Prop_lut4_I1_O)        0.105    19.675 r  clk_gen/CNT0/s_sys_clk_g_i_10/O
                         net (fo=1, routed)           0.763    20.438    clk_gen/CNT0/s_sys_clk_g_i_10_n_0
    SLICE_X7Y118         LUT5 (Prop_lut5_I4_O)        0.105    20.543 r  clk_gen/CNT0/s_sys_clk_g_i_6/O
                         net (fo=1, routed)           0.626    21.170    clk_gen/CNT0/s_sys_clk_g_i_6_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.105    21.275 r  clk_gen/CNT0/s_sys_clk_g_i_2/O
                         net (fo=32, routed)          1.784    23.058    clk_gen/CNT0/eqOp1_in
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.105    23.163 f  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.586    23.750    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    23.831 f  s_sys_clk_g/O
                         net (fo=45, routed)          2.661    26.492    m_debug_header_OBUF[1]
    AF14                 OBUF (Prop_obuf_I_O)         2.782    29.273 f  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    29.273    m_adc_clk
    AF14                                                              f  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.649ns  (logic 3.718ns (55.917%)  route 2.931ns (44.083%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.359    14.590    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.433    15.023 r  OUT_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           2.931    17.954    m_data_IOBUF[3]_inst/I
    K5                   OBUFT (Prop_obuft_I_O)       3.285    21.239 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.239    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.647ns  (logic 3.717ns (55.921%)  route 2.930ns (44.079%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.356    14.587    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y122        FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.433    15.020 r  OUT_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           2.930    17.950    m_data_IOBUF[4]_inst/I
    L5                   OBUFT (Prop_obuft_I_O)       3.284    21.234 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.234    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 3.699ns (55.877%)  route 2.921ns (44.123%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.356    14.587    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y122        FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.433    15.020 r  OUT_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           2.921    17.941    m_data_IOBUF[2]_inst/I
    M7                   OBUFT (Prop_obuft_I_O)       3.266    21.207 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.207    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.596ns  (logic 3.657ns (55.447%)  route 2.939ns (44.553%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.359    14.590    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X13Y119        FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.379    14.969 r  OUT_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           2.939    17.908    m_data_IOBUF[7]_inst/I
    M4                   OBUFT (Prop_obuft_I_O)       3.278    21.186 r  m_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.186    m_data[7]
    M4                                                                r  m_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.567ns  (logic 3.702ns (56.368%)  route 2.866ns (43.632%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.359    14.590    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  OUT_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.433    15.023 r  OUT_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           2.866    17.888    m_data_IOBUF[5]_inst/I
    M6                   OBUFT (Prop_obuft_I_O)       3.269    21.157 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.157    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 3.706ns (58.968%)  route 2.579ns (41.032%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.359    14.590    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.433    15.023 r  OUT_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           2.579    17.602    m_data_IOBUF[0]_inst/I
    K7                   OBUFT (Prop_obuft_I_O)       3.273    20.875 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.875    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.228ns  (logic 3.646ns (58.547%)  route 2.582ns (41.453%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.359    14.590    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X13Y119        FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.379    14.969 r  OUT_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           2.582    17.551    m_data_IOBUF[1]_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       3.267    20.818 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.818    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.126ns  (logic 3.655ns (59.660%)  route 2.471ns (40.340%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.452     2.452 r  s_clk_g/O
                         net (fo=2, routed)           1.981     4.432    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.513 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.355     5.869    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.348     6.217 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.794     8.011    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.240     8.251 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.490     8.741    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.105     8.846 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.618     9.463    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.379     9.842 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.566    10.408    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.105    10.513 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.455    10.968    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.105    11.073 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           1.386    12.458    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.105    12.563 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.586    13.150    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    13.231 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.359    14.590    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X13Y119        FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.379    14.969 r  OUT_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           2.471    17.440    m_data_IOBUF[6]_inst/I
    N6                   OBUFT (Prop_obuft_I_O)       3.276    20.716 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.716    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.217ns (59.780%)  route 0.818ns (40.220%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.818     3.692    m_debug_header_OBUF[1]
    AF14                 OBUF (Prop_obuf_I_O)         1.191     4.883 r  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.883    m_adc_clk
    AF14                                                              r  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sys_clk_g/I
                            (clock source 'sys_clk'  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.266ns (60.539%)  route 0.825ns (39.461%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
  -------------------------------------------------------------------    -------------------
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.825     3.699    m_debug_header_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         1.240     4.939 r  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.939    m_debug_header[1]
    E17                                                               r  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.372ns (61.382%)  route 0.863ns (38.618%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X13Y119        FDRE                                         r  OUT_LATCH/latched_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141     3.574 r  OUT_LATCH/latched_input_reg[6]/Q
                         net (fo=1, routed)           0.863     4.438    m_data_IOBUF[6]_inst/I
    N6                   OBUFT (Prop_obuft_I_O)       1.231     5.669 r  m_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.669    m_data[6]
    N6                                                                r  m_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.364ns (59.619%)  route 0.924ns (40.381%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X13Y119        FDRE                                         r  OUT_LATCH/latched_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141     3.574 r  OUT_LATCH/latched_input_reg[1]/Q
                         net (fo=1, routed)           0.924     4.498    m_data_IOBUF[1]_inst/I
    L7                   OBUFT (Prop_obuft_I_O)       1.223     5.721 r  m_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.721    m_data[1]
    L7                                                                r  m_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.393ns (59.221%)  route 0.959ns (40.779%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.559     3.432    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  OUT_LATCH/latched_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164     3.596 r  OUT_LATCH/latched_input_reg[0]/Q
                         net (fo=1, routed)           0.959     4.555    m_data_IOBUF[0]_inst/I
    K7                   OBUFT (Prop_obuft_I_O)       1.229     5.784 r  m_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.784    m_data[0]
    K7                                                                r  m_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.388ns (54.747%)  route 1.148ns (45.253%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.559     3.432    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  OUT_LATCH/latched_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164     3.596 r  OUT_LATCH/latched_input_reg[5]/Q
                         net (fo=1, routed)           1.148     4.744    m_data_IOBUF[5]_inst/I
    M6                   OBUFT (Prop_obuft_I_O)       1.224     5.968 r  m_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.968    m_data[5]
    M6                                                                r  m_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.375ns (53.920%)  route 1.175ns (46.080%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.560     3.433    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X13Y119        FDRE                                         r  OUT_LATCH/latched_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141     3.574 r  OUT_LATCH/latched_input_reg[7]/Q
                         net (fo=1, routed)           1.175     4.749    m_data_IOBUF[7]_inst/I
    M4                   OBUFT (Prop_obuft_I_O)       1.234     5.983 r  m_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.983    m_data[7]
    M4                                                                r  m_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.385ns (54.259%)  route 1.168ns (45.741%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.558     3.431    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y122        FDRE                                         r  OUT_LATCH/latched_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.164     3.595 r  OUT_LATCH/latched_input_reg[2]/Q
                         net (fo=1, routed)           1.168     4.763    m_data_IOBUF[2]_inst/I
    M7                   OBUFT (Prop_obuft_I_O)       1.221     5.985 r  m_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.985    m_data[2]
    M7                                                                r  m_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.404ns (54.630%)  route 1.166ns (45.370%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.559     3.432    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  OUT_LATCH/latched_input_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164     3.596 r  OUT_LATCH/latched_input_reg[3]/Q
                         net (fo=1, routed)           1.166     4.763    m_data_IOBUF[3]_inst/I
    K5                   OBUFT (Prop_obuft_I_O)       1.240     6.003 r  m_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.003    m_data[3]
    K5                                                                r  m_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LATCH/latched_input_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Destination:            m_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.403ns (54.301%)  route 1.181ns (45.699%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  s_clk_g/O
                         net (fo=2, routed)           1.257     2.545    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.590 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.257     2.848    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.874 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.558     3.431    OUT_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y122        FDRE                                         r  OUT_LATCH/latched_input_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.164     3.595 r  OUT_LATCH/latched_input_reg[4]/Q
                         net (fo=1, routed)           1.181     4.777    m_data_IOBUF[4]_inst/I
    L5                   OBUFT (Prop_obuft_I_O)       1.239     6.016 r  m_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.016    m_data[4]
    L5                                                                r  m_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  m_fpga_clk

Max Delay           189 Endpoints
Min Delay           189 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.110ns  (logic 1.748ns (24.589%)  route 5.362ns (75.411%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 17.157 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=4, routed)           3.374     4.808    ADDR_LATCH/m_debug_led_OBUF[5]
    SLICE_X4Y120         LUT5 (Prop_lut5_I4_O)        0.105     4.913 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.266     6.178    clk_gen/CNT0/m_reset
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.105     6.283 r  clk_gen/CNT0/s_CNT3_D[14]_i_5/O
                         net (fo=7, routed)           0.722     7.005    clk_gen/CNT0/s_CNT3_D[14]_i_5_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I5_O)        0.105     7.110 r  clk_gen/CNT0/s_CNT3_D[14]_i_2/O
                         net (fo=1, routed)           0.000     7.110    clk_gen/CNT0/p_3_in[14]
    SLICE_X4Y118         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.318    17.157    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y118         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.092ns  (logic 1.748ns (24.652%)  route 5.344ns (75.348%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 17.157 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=4, routed)           3.374     4.808    ADDR_LATCH/m_debug_led_OBUF[5]
    SLICE_X4Y120         LUT5 (Prop_lut5_I4_O)        0.105     4.913 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.266     6.178    clk_gen/CNT0/m_reset
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.105     6.283 r  clk_gen/CNT0/s_CNT3_D[14]_i_5/O
                         net (fo=7, routed)           0.704     6.987    clk_gen/CNT0/s_CNT3_D[14]_i_5_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I5_O)        0.105     7.092 r  clk_gen/CNT0/s_CNT3_D[13]_i_1/O
                         net (fo=1, routed)           0.000     7.092    clk_gen/CNT0/p_3_in[13]
    SLICE_X4Y118         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.318    17.157    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y118         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.023ns  (logic 1.748ns (24.896%)  route 5.274ns (75.104%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 17.158 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=4, routed)           3.374     4.808    ADDR_LATCH/m_debug_led_OBUF[5]
    SLICE_X4Y120         LUT5 (Prop_lut5_I4_O)        0.105     4.913 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.266     6.178    clk_gen/CNT0/m_reset
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.105     6.283 r  clk_gen/CNT0/s_CNT3_D[14]_i_5/O
                         net (fo=7, routed)           0.634     6.918    clk_gen/CNT0/s_CNT3_D[14]_i_5_n_0
    SLICE_X4Y117         LUT6 (Prop_lut6_I5_O)        0.105     7.023 r  clk_gen/CNT0/s_CNT3_D[10]_i_1/O
                         net (fo=1, routed)           0.000     7.023    clk_gen/CNT0/p_3_in[10]
    SLICE_X4Y117         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.319    17.158    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y117         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.900ns  (logic 1.748ns (25.339%)  route 5.151ns (74.661%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 17.157 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=4, routed)           3.374     4.808    ADDR_LATCH/m_debug_led_OBUF[5]
    SLICE_X4Y120         LUT5 (Prop_lut5_I4_O)        0.105     4.913 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.266     6.178    clk_gen/CNT0/m_reset
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.105     6.283 r  clk_gen/CNT0/s_CNT3_D[14]_i_5/O
                         net (fo=7, routed)           0.512     6.795    clk_gen/CNT0/s_CNT3_D[14]_i_5_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I5_O)        0.105     6.900 r  clk_gen/CNT0/s_CNT3_D[11]_i_1/O
                         net (fo=1, routed)           0.000     6.900    clk_gen/CNT0/p_3_in[11]
    SLICE_X4Y118         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.318    17.157    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y118         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.889ns  (logic 1.748ns (25.379%)  route 5.141ns (74.621%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 17.157 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=4, routed)           3.374     4.808    ADDR_LATCH/m_debug_led_OBUF[5]
    SLICE_X4Y120         LUT5 (Prop_lut5_I4_O)        0.105     4.913 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.266     6.178    clk_gen/CNT0/m_reset
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.105     6.283 r  clk_gen/CNT0/s_CNT3_D[14]_i_5/O
                         net (fo=7, routed)           0.501     6.784    clk_gen/CNT0/s_CNT3_D[14]_i_5_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.105     6.889 r  clk_gen/CNT0/s_CNT3_D[12]_i_1/O
                         net (fo=1, routed)           0.000     6.889    clk_gen/CNT0/p_3_in[12]
    SLICE_X5Y118         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.318    17.157    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X5Y118         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.746ns  (logic 1.748ns (25.918%)  route 4.997ns (74.082%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 17.158 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=4, routed)           3.374     4.808    ADDR_LATCH/m_debug_led_OBUF[5]
    SLICE_X4Y120         LUT5 (Prop_lut5_I4_O)        0.105     4.913 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.266     6.178    clk_gen/CNT0/m_reset
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.105     6.283 r  clk_gen/CNT0/s_CNT3_D[14]_i_5/O
                         net (fo=7, routed)           0.358     6.641    clk_gen/CNT0/s_CNT3_D[14]_i_5_n_0
    SLICE_X4Y117         LUT6 (Prop_lut6_I5_O)        0.105     6.746 r  clk_gen/CNT0/s_CNT3_D[9]_i_1/O
                         net (fo=1, routed)           0.000     6.746    clk_gen/CNT0/p_3_in[9]
    SLICE_X4Y117         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.319    17.158    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y117         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.738ns  (logic 1.748ns (25.946%)  route 4.990ns (74.054%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 17.158 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_fpga_reset_IBUF_inst/O
                         net (fo=4, routed)           3.374     4.808    ADDR_LATCH/m_debug_led_OBUF[5]
    SLICE_X4Y120         LUT5 (Prop_lut5_I4_O)        0.105     4.913 f  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.266     6.178    clk_gen/CNT0/m_reset
    SLICE_X4Y116         LUT6 (Prop_lut6_I5_O)        0.105     6.283 r  clk_gen/CNT0/s_CNT3_D[14]_i_5/O
                         net (fo=7, routed)           0.350     6.633    clk_gen/CNT0/s_CNT3_D[14]_i_5_n_0
    SLICE_X4Y117         LUT6 (Prop_lut6_I5_O)        0.105     6.738 r  clk_gen/CNT0/s_CNT3_D[8]_i_1/O
                         net (fo=1, routed)           0.000     6.738    clk_gen/CNT0/p_3_in[8]
    SLICE_X4Y117         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385    13.885 f  s_clk_g/O
                         net (fo=2, routed)           1.877    15.762    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.839 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.319    17.158    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y117         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/FSM_onehot_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.313ns  (logic 1.538ns (24.368%)  route 4.775ns (75.632%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=4, routed)           3.374     4.808    ADDR_LATCH/m_debug_led_OBUF[5]
    SLICE_X4Y120         LUT5 (Prop_lut5_I4_O)        0.105     4.913 r  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.400     6.313    clk_gen/m_reset
    SLICE_X8Y116         FDRE                                         r  clk_gen/FSM_onehot_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.252     4.591    clk_gen/m_debug_header_OBUF[0]
    SLICE_X8Y116         FDRE                                         r  clk_gen/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/s_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.313ns  (logic 1.538ns (24.368%)  route 4.775ns (75.632%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=4, routed)           3.374     4.808    ADDR_LATCH/m_debug_led_OBUF[5]
    SLICE_X4Y120         LUT5 (Prop_lut5_I4_O)        0.105     4.913 r  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.400     6.313    clk_gen/m_reset
    SLICE_X8Y116         FDRE                                         r  clk_gen/s_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.252     4.591    clk_gen/m_debug_header_OBUF[0]
    SLICE_X8Y116         FDRE                                         r  clk_gen/s_addr_reg[0]/C

Slack:                    inf
  Source:                 m_fpga_reset
                            (input port)
  Destination:            clk_gen/s_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.313ns  (logic 1.538ns (24.368%)  route 4.775ns (75.632%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 f  m_fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_reset
    C13                  IBUF (Prop_ibuf_I_O)         1.433     1.433 f  m_fpga_reset_IBUF_inst/O
                         net (fo=4, routed)           3.374     4.808    ADDR_LATCH/m_debug_led_OBUF[5]
    SLICE_X4Y120         LUT5 (Prop_lut5_I4_O)        0.105     4.913 r  ADDR_LATCH/FSM_onehot_state[5]_i_1/O
                         net (fo=87, routed)          1.400     6.313    clk_gen/m_reset
    SLICE_X9Y116         FDRE                                         r  clk_gen/s_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk rise edge)
                                                      0.000     0.000 r  
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  s_clk_g/O
                         net (fo=2, routed)           1.877     3.262    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.339 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        1.252     4.591    clk_gen/m_debug_header_OBUF[0]
    SLICE_X9Y116         FDRE                                         r  clk_gen/s_data_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.969%)  route 0.172ns (48.031%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.172     0.313    clk_gen/CNT0/Q[0]
    SLICE_X7Y115         LUT5 (Prop_lut5_I3_O)        0.045     0.358 r  clk_gen/CNT0/s_CNT3_D[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    clk_gen/CNT0/s_CNT3_D[1]_i_1_n_0
    SLICE_X7Y115         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.862    14.723    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X7Y115         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.306%)  route 0.234ns (55.694%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.234     0.375    clk_gen/CNT0/Q[0]
    SLICE_X4Y115         LUT5 (Prop_lut5_I3_O)        0.045     0.420 r  clk_gen/CNT0/s_CNT3_D[0]_i_1/O
                         net (fo=1, routed)           0.000     0.420    clk_gen/CNT0/s_CNT3_D[0]_i_1_n_0
    SLICE_X4Y115         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.862    14.723    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X4Y115         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT2_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.256ns (59.135%)  route 0.177ns (40.865%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.177     0.318    clk_gen/CNT0/Q[0]
    SLICE_X6Y115         LUT3 (Prop_lut3_I1_O)        0.045     0.363 r  clk_gen/CNT0/s_CNT2[0]_i_10/O
                         net (fo=1, routed)           0.000     0.363    clk_gen/CNT0/s_CNT2[0]_i_10_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.433 r  clk_gen/CNT0/s_CNT2_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.433    clk_gen/CNT0/s_CNT2_reg[0]_i_2_n_7
    SLICE_X6Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.862    14.723    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT2_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.284ns (61.618%)  route 0.177ns (38.382%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.177     0.318    clk_gen/CNT0/Q[0]
    SLICE_X6Y115         LUT3 (Prop_lut3_I0_O)        0.048     0.366 r  clk_gen/CNT0/s_CNT2[0]_i_6/O
                         net (fo=1, routed)           0.000     0.366    clk_gen/CNT0/s_CNT2[0]_i_6_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     0.461 r  clk_gen/CNT0/s_CNT2_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.461    clk_gen/CNT0/s_CNT2_reg[0]_i_2_n_6
    SLICE_X6Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.862    14.723    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT2_reg[2]/D
                            (falling edge-triggered cell FDPE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.315ns (64.037%)  route 0.177ns (35.963%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.177     0.318    clk_gen/CNT0/Q[0]
    SLICE_X6Y115         LUT3 (Prop_lut3_I0_O)        0.048     0.366 r  clk_gen/CNT0/s_CNT2[0]_i_6/O
                         net (fo=1, routed)           0.000     0.366    clk_gen/CNT0/s_CNT2[0]_i_6_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.126     0.492 r  clk_gen/CNT0/s_CNT2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.492    clk_gen/CNT0/s_CNT2_reg[0]_i_2_n_5
    SLICE_X6Y115         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.862    14.723    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y115         FDPE                                         r  clk_gen/CNT0/s_CNT2_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT2_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.337ns (65.576%)  route 0.177ns (34.424%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.177     0.318    clk_gen/CNT0/Q[0]
    SLICE_X6Y115         LUT3 (Prop_lut3_I0_O)        0.048     0.366 r  clk_gen/CNT0/s_CNT2[0]_i_6/O
                         net (fo=1, routed)           0.000     0.366    clk_gen/CNT0/s_CNT2[0]_i_6_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.148     0.514 r  clk_gen/CNT0/s_CNT2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.514    clk_gen/CNT0/s_CNT2_reg[0]_i_2_n_4
    SLICE_X6Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.862    14.723    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y115         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT2_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.369ns (67.594%)  route 0.177ns (32.406%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.177     0.318    clk_gen/CNT0/Q[0]
    SLICE_X6Y115         LUT3 (Prop_lut3_I0_O)        0.048     0.366 r  clk_gen/CNT0/s_CNT2[0]_i_6/O
                         net (fo=1, routed)           0.000     0.366    clk_gen/CNT0/s_CNT2[0]_i_6_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.493 r  clk_gen/CNT0/s_CNT2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.493    clk_gen/CNT0/s_CNT2_reg[0]_i_2_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.546 r  clk_gen/CNT0/s_CNT2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.546    clk_gen/CNT0/s_CNT2_reg[4]_i_1_n_7
    SLICE_X6Y116         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.861    14.722    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y116         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT2_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.382ns (68.348%)  route 0.177ns (31.652%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.177     0.318    clk_gen/CNT0/Q[0]
    SLICE_X6Y115         LUT3 (Prop_lut3_I0_O)        0.048     0.366 r  clk_gen/CNT0/s_CNT2[0]_i_6/O
                         net (fo=1, routed)           0.000     0.366    clk_gen/CNT0/s_CNT2[0]_i_6_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.493 r  clk_gen/CNT0/s_CNT2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.493    clk_gen/CNT0/s_CNT2_reg[0]_i_2_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.559 r  clk_gen/CNT0/s_CNT2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.559    clk_gen/CNT0/s_CNT2_reg[4]_i_1_n_5
    SLICE_X6Y116         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.861    14.722    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X6Y116         FDCE                                         r  clk_gen/CNT0/s_CNT2_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.521%)  route 0.339ns (59.479%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.164     0.305    clk_gen/CNT0/Q[0]
    SLICE_X4Y116         LUT5 (Prop_lut5_I3_O)        0.045     0.350 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.175     0.525    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I5_O)        0.045     0.570 r  clk_gen/CNT0/s_CNT3_D[6]_i_1/O
                         net (fo=1, routed)           0.000     0.570    clk_gen/CNT0/p_3_in[6]
    SLICE_X5Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.861    14.722    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X5Y116         FDRE                                         r  clk_gen/CNT0/s_CNT3_D_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen/CNT0/s_REG_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_gen/CNT0/s_CNT3_D_reg[7]/D
                            (falling edge-triggered cell FDSE clocked by m_fpga_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.309%)  route 0.342ns (59.691%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE                         0.000     0.000 r  clk_gen/CNT0/s_REG_reg[0]/C
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_gen/CNT0/s_REG_reg[0]/Q
                         net (fo=16, routed)          0.164     0.305    clk_gen/CNT0/Q[0]
    SLICE_X4Y116         LUT5 (Prop_lut5_I3_O)        0.045     0.350 r  clk_gen/CNT0/s_CNT3_U[14]_i_4/O
                         net (fo=22, routed)          0.178     0.528    clk_gen/CNT0/s_CNT3_U[14]_i_4_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I5_O)        0.045     0.573 r  clk_gen/CNT0/s_CNT3_D[7]_i_1/O
                         net (fo=1, routed)           0.000     0.573    clk_gen/CNT0/p_3_in[7]
    SLICE_X5Y116         FDSE                                         r  clk_gen/CNT0/s_CNT3_D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_fpga_clk fall edge)
                                                     12.500    12.500 f  
    AE8                                               0.000    12.500 f  m_fpga_clk (IN)
                         net (fo=0)                   0.000    12.500    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476    12.976 f  s_clk_g/O
                         net (fo=2, routed)           0.855    13.832    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.861 f  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.861    14.722    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X5Y116         FDSE                                         r  clk_gen/CNT0/s_CNT3_D_reg[7]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_adc_d[6]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.716ns  (logic 1.435ns (25.097%)  route 4.281ns (74.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 6.568 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  m_adc_d[6] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[6]
    AE10                 IBUF (Prop_ibuf_I_O)         1.435     1.435 r  m_adc_d_IBUF[6]_inst/O
                         net (fo=1, routed)           4.281     5.716    AD_LATCH/D[6]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.256     6.568    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[6]/C

Slack:                    inf
  Source:                 m_adc_d[5]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.646ns  (logic 1.454ns (25.758%)  route 4.192ns (74.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 6.561 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 r  m_adc_d[5] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[5]
    AE12                 IBUF (Prop_ibuf_I_O)         1.454     1.454 r  m_adc_d_IBUF[5]_inst/O
                         net (fo=1, routed)           4.192     5.646    AD_LATCH/D[5]
    SLICE_X10Y120        FDRE                                         r  AD_LATCH/latched_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.249     6.561    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  AD_LATCH/latched_input_reg[5]/C

Slack:                    inf
  Source:                 m_adc_d[4]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.600ns  (logic 1.453ns (25.952%)  route 4.147ns (74.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 6.568 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF12                                              0.000     0.000 r  m_adc_d[4] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[4]
    AF12                 IBUF (Prop_ibuf_I_O)         1.453     1.453 r  m_adc_d_IBUF[4]_inst/O
                         net (fo=1, routed)           4.147     5.600    AD_LATCH/D[4]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.256     6.568    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[4]/C

Slack:                    inf
  Source:                 m_adc_d[0]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.593ns  (logic 1.431ns (25.580%)  route 4.163ns (74.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 6.561 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  m_adc_d[0] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[0]
    AD11                 IBUF (Prop_ibuf_I_O)         1.431     1.431 r  m_adc_d_IBUF[0]_inst/O
                         net (fo=1, routed)           4.163     5.593    AD_LATCH/D[0]
    SLICE_X10Y120        FDRE                                         r  AD_LATCH/latched_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.249     6.561    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  AD_LATCH/latched_input_reg[0]/C

Slack:                    inf
  Source:                 m_adc_d[1]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.472ns  (logic 1.433ns (26.186%)  route 4.039ns (73.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 6.568 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  m_adc_d[1] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[1]
    AC12                 IBUF (Prop_ibuf_I_O)         1.433     1.433 r  m_adc_d_IBUF[1]_inst/O
                         net (fo=1, routed)           4.039     5.472    AD_LATCH/D[1]
    SLICE_X11Y111        FDRE                                         r  AD_LATCH/latched_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.256     6.568    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y111        FDRE                                         r  AD_LATCH/latched_input_reg[1]/C

Slack:                    inf
  Source:                 m_adc_d[3]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.317ns  (logic 1.463ns (27.512%)  route 3.854ns (72.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 6.568 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD1                                               0.000     0.000 r  m_adc_d[3] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[3]
    AD1                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  m_adc_d_IBUF[3]_inst/O
                         net (fo=1, routed)           3.854     5.317    AD_LATCH/D[3]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.256     6.568    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[3]/C

Slack:                    inf
  Source:                 m_adc_d[7]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 1.437ns (27.861%)  route 3.720ns (72.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 6.561 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE11                                              0.000     0.000 r  m_adc_d[7] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[7]
    AE11                 IBUF (Prop_ibuf_I_O)         1.437     1.437 r  m_adc_d_IBUF[7]_inst/O
                         net (fo=1, routed)           3.720     5.157    AD_LATCH/D[7]
    SLICE_X10Y120        FDRE                                         r  AD_LATCH/latched_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.249     6.561    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  AD_LATCH/latched_input_reg[7]/C

Slack:                    inf
  Source:                 m_adc_d[2]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.147ns  (logic 1.462ns (28.395%)  route 3.685ns (71.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.568ns = ( 6.568 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE1                                               0.000     0.000 r  m_adc_d[2] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[2]
    AE1                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  m_adc_d_IBUF[2]_inst/O
                         net (fo=1, routed)           3.685     5.147    AD_LATCH/D[2]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.385     2.385 r  s_clk_g/O
                         net (fo=2, routed)           2.245     4.631    clk_gen/CNT0/m_debug_header_OBUF_0_sn_1
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.084     4.715 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.520     5.235    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.312 r  s_sys_clk_g/O
                         net (fo=45, routed)          1.256     6.568    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_adc_d[7]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.053ns  (logic 0.273ns (13.310%)  route 1.780ns (86.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.051ns = ( 8.051 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE11                                              0.000     0.000 r  m_adc_d[7] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[7]
    AE11                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  m_adc_d_IBUF[7]_inst/O
                         net (fo=1, routed)           1.780     2.053    AD_LATCH/D[7]
    SLICE_X10Y120        FDRE                                         r  AD_LATCH/latched_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.827     8.051    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  AD_LATCH/latched_input_reg[7]/C

Slack:                    inf
  Source:                 m_adc_d[2]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.246ns  (logic 0.298ns (13.259%)  route 1.948ns (86.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 8.060 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE1                                               0.000     0.000 r  m_adc_d[2] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[2]
    AE1                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  m_adc_d_IBUF[2]_inst/O
                         net (fo=1, routed)           1.948     2.246    AD_LATCH/D[2]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.836     8.060    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[2]/C

Slack:                    inf
  Source:                 m_adc_d[3]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.311ns  (logic 0.299ns (12.943%)  route 2.012ns (87.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 8.060 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD1                                               0.000     0.000 r  m_adc_d[3] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[3]
    AD1                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  m_adc_d_IBUF[3]_inst/O
                         net (fo=1, routed)           2.012     2.311    AD_LATCH/D[3]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.836     8.060    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[3]/C

Slack:                    inf
  Source:                 m_adc_d[1]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.317ns  (logic 0.269ns (11.628%)  route 2.048ns (88.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 8.060 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  m_adc_d[1] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[1]
    AC12                 IBUF (Prop_ibuf_I_O)         0.269     0.269 r  m_adc_d_IBUF[1]_inst/O
                         net (fo=1, routed)           2.048     2.317    AD_LATCH/D[1]
    SLICE_X11Y111        FDRE                                         r  AD_LATCH/latched_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.836     8.060    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X11Y111        FDRE                                         r  AD_LATCH/latched_input_reg[1]/C

Slack:                    inf
  Source:                 m_adc_d[0]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.329ns  (logic 0.267ns (11.483%)  route 2.062ns (88.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.051ns = ( 8.051 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  m_adc_d[0] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[0]
    AD11                 IBUF (Prop_ibuf_I_O)         0.267     0.267 r  m_adc_d_IBUF[0]_inst/O
                         net (fo=1, routed)           2.062     2.329    AD_LATCH/D[0]
    SLICE_X10Y120        FDRE                                         r  AD_LATCH/latched_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.827     8.051    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  AD_LATCH/latched_input_reg[0]/C

Slack:                    inf
  Source:                 m_adc_d[5]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.367ns  (logic 0.291ns (12.279%)  route 2.077ns (87.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.051ns = ( 8.051 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 r  m_adc_d[5] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[5]
    AE12                 IBUF (Prop_ibuf_I_O)         0.291     0.291 r  m_adc_d_IBUF[5]_inst/O
                         net (fo=1, routed)           2.077     2.367    AD_LATCH/D[5]
    SLICE_X10Y120        FDRE                                         r  AD_LATCH/latched_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.827     8.051    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y120        FDRE                                         r  AD_LATCH/latched_input_reg[5]/C

Slack:                    inf
  Source:                 m_adc_d[4]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.382ns  (logic 0.290ns (12.168%)  route 2.092ns (87.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 8.060 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF12                                              0.000     0.000 r  m_adc_d[4] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[4]
    AF12                 IBUF (Prop_ibuf_I_O)         0.290     0.290 r  m_adc_d_IBUF[4]_inst/O
                         net (fo=1, routed)           2.092     2.382    AD_LATCH/D[4]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.836     8.060    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[4]/C

Slack:                    inf
  Source:                 m_adc_d[6]
                            (input port)
  Destination:            AD_LATCH/latched_input_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@1.000ns fall@13.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.458ns  (logic 0.271ns (11.028%)  route 2.187ns (88.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 8.060 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  m_adc_d[6] (IN)
                         net (fo=0)                   0.000     0.000    m_adc_d[6]
    AE10                 IBUF (Prop_ibuf_I_O)         0.271     0.271 r  m_adc_d_IBUF[6]_inst/O
                         net (fo=1, routed)           2.187     2.458    AD_LATCH/D[6]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    1.000     1.000 r  
    AE8                                               0.000     1.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     1.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         0.476     1.476 r  s_clk_g/O
                         net (fo=2, routed)           0.855     2.332    m_debug_header_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.361 r  m_debug_header_OBUF_BUFG[0]_inst/O
                         net (fo=1349, routed)        0.825     3.186    ADDR_LATCH/CLK
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.160     3.346 r  ADDR_LATCH/latched_input_reg[6]/Q
                         net (fo=20, routed)          1.070     4.416    ADDR_LATCH/s_address[6]
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.123     4.539 f  ADDR_LATCH/s_sys_clk_g_i_3/O
                         net (fo=14, routed)          0.279     4.818    clk_gen/CNT0/s_reset8254_addr
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.056     4.874 r  clk_gen/CNT0/s_REG[15]_i_2/O
                         net (fo=20, routed)          0.377     5.251    clk_gen/CNT0/s_wr
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.175     5.426 f  clk_gen/CNT0/s_REG_reg[12]/Q
                         net (fo=8, routed)           0.294     5.719    clk_gen/CNT0/s_REG_reg_n_0_[12]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.056     5.775 r  clk_gen/CNT0/s_sys_clk_g_i_9/O
                         net (fo=1, routed)           0.229     6.004    clk_gen/CNT0/s_sys_clk_g_i_9_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.056     6.060 r  clk_gen/CNT0/s_sys_clk_g_i_4/O
                         net (fo=1, routed)           0.787     6.847    clk_gen/CNT0/s_out23__1
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.056     6.903 r  clk_gen/CNT0/s_sys_clk_g_i_1/O
                         net (fo=1, routed)           0.291     7.194    m_sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.223 r  s_sys_clk_g/O
                         net (fo=45, routed)          0.836     8.060    AD_LATCH/m_debug_header_OBUF[0]
    SLICE_X10Y111        FDRE                                         r  AD_LATCH/latched_input_reg[6]/C





