0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/3-bit Adder/Adder_3bit.sim/sim_1/synth/timing/xsim/TB_Adder_3bit_time_synth.v,1685793101,verilog,,,,Adder_3bit;glbl,,,,,,,,
C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/3-bit Adder/Adder_3bit.srcs/sim_1/new/TB_Adder_3bit.vhd,1685792647,vhdl,,,,tb_adder_3bit,,,,,,,,
