#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 15 22:32:28 2019
# Process ID: 19024
# Current directory: D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.runs/synth_1
# Command line: vivado.exe -log chronopixel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source chronopixel.tcl
# Log file: D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.runs/synth_1/chronopixel.vds
# Journal file: D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source chronopixel.tcl -notrace
Command: synth_design -top chronopixel -part xc7a50tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 399.082 ; gain = 105.582
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'chronopixel' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:97]
INFO: [Synth 8-3491] module 'okHost' declared at 'D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:16' bound to instance 'okHost_inst' of component 'okHost' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:228]
INFO: [Synth 8-638] synthesizing module 'okHost' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:28]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'hi_in0_bufg' to cell 'IBUFG' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:76]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 20.833000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 4.500000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm0' to cell 'MMCME2_BASE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:78]
INFO: [Synth 8-113] binding component instance 'mmcm0_bufg' to cell 'BUFG' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:98]
INFO: [Synth 8-113] binding component instance 'mmcm0fb_bufg' to cell 'BUFG' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:99]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (1#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdrein0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:113]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout0' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:122]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'fdreout1' of component 'FDRE' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:130]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf0' to cell 'OBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:141]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf1' to cell 'OBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:142]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'tbuf' to cell 'IOBUF' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:143]
INFO: [Synth 8-3491] module 'okCoreHarness' declared at 'D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v:9962' bound to instance 'core0' of component 'okCoreHarness' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:145]
INFO: [Synth 8-6157] synthesizing module 'GND' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4950]
INFO: [Synth 8-6155] done synthesizing module 'GND' (2#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4950]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (3#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (3#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (3#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26450]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (4#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26450]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26488]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (5#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26488]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (5#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26450]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (5#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26450]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (5#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (6#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (6#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (6#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (6#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized12' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized12' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized5' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized5' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized13' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized13' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized14' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized14' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'VCC' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53064]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (8#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53064]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized15' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized15' (8#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized16' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized16' (8#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized17' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized17' (8#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (9#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized6' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized6' (9#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_v13_1_2' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v:10434]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v:10945]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v:10946]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v:10947]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v:10948]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v:10951]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v:10952]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v:10953]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v:10954]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v:10955]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v:10956]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v:10957]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26488]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (9#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26488]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26416]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (10#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26416]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26450]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (10#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26450]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26488]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (10#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26488]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (10#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized7' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized7' (10#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized18' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized18' (10#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26416]
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (10#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26416]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (11#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3755]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (12#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3755]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49848]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49848]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized0' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized0' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized8' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized8' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26576]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized19' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized19' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized20' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized20' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized4' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized4' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized5' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized5' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized21' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized21' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized22' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized22' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized23' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized23' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized24' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized24' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized6' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized6' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized25' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized25' (13#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_v13_1_2' (14#1) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okCoreHarness.v:10434]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3039]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (16#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3039]
INFO: [Synth 8-6157] synthesizing module 'FDCE__parameterized0' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3755]
INFO: [Synth 8-6155] done synthesizing module 'FDCE__parameterized0' (16#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3755]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized1' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized1' (16#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (17#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized26' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized26' (17#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (17#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized27' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized27' (17#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized28' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized28' (17#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (17#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (17#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (17#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized29' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized29' (17#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized4' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized4' (17#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized30' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized30' (17#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized5' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized5' (17#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized31' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized31' (17#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'RAM128X1S' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:44873]
INFO: [Synth 8-6155] done synthesizing module 'RAM128X1S' (18#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:44873]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized6' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized6' (18#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized32' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized32' (18#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized7' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized7' (18#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45120]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45120]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized8' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized8' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized9' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized9' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized10' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized10' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized11' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized11' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized33' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized33' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized34' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized34' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized12' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized12' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized13' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized13' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized35' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized35' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized14' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized14' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized15' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized15' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized16' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized16' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized36' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized36' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized17' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized17' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized18' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized18' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized19' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized19' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26647]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'okHost' (22#1) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:28]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'okWireOR' declared at 'D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:151' bound to instance 'okWO' of component 'okWireOR' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:239]
INFO: [Synth 8-638] synthesizing module 'okWireOR' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:160]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'okWireOR' (23#1) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okLibrary.vhd:160]
INFO: [Synth 8-3491] module 'okPipeOut' declared at 'D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okPipeOut.v:18' bound to instance 'pipe_out' of component 'okPipeOut' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:241]
INFO: [Synth 8-3491] module 'okWireOut' declared at 'D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okWireOut.v:18' bound to instance 'pipe_count' of component 'okWireOut' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:250]
INFO: [Synth 8-3491] module 'okWireIn' declared at 'D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/XEM7010-A50/okWireIn.v:18' bound to instance 'chrono_ctrl' of component 'okWireIn' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:258]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903' bound to instance 'xpm_cdc_array_single_inst' of component 'xpm_cdc_array_single' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:266]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:958]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ddr3_dqs_IOBUFDS_0' to cell 'IOBUFDS' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:281]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ddr3_dqs_IOBUFDS_1' to cell 'IOBUFDS' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:290]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ddr3_ck_OBUFDS_0' to cell 'OBUFDS' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:299]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'sys_clk_IBUFDS' to cell 'IBUFDS' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:307]
	Parameter BUFR_DIVIDE bound to: 8 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:315]
	Parameter BUFR_DIVIDE bound to: 8 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst2' to cell 'BUFR' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:328]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:341]
INFO: [Synth 8-113] binding component instance 'BUFG_inst2' to cell 'BUFG' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:347]
INFO: [Synth 8-3491] module 'heartbeat' declared at 'D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/new/heartbeat.vhd:37' bound to instance 'heartbeat_inst' of component 'heartbeat' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:353]
INFO: [Synth 8-638] synthesizing module 'heartbeat' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/new/heartbeat.vhd:44]
	Parameter counter_max bound to: 32'b00000000000101111101011110000100 
INFO: [Synth 8-256] done synthesizing module 'heartbeat' (28#1) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/new/heartbeat.vhd:44]
INFO: [Synth 8-3491] module 'chrono_fifo' declared at 'D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.runs/synth_1/.Xil/Vivado-19024-DESKTOP-OV0R6TO/realtime/chrono_fifo_stub.v:6' bound to instance 'fifo_inst' of component 'chrono_fifo' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:360]
INFO: [Synth 8-3491] module 'chrono_serial' declared at 'D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/new/chrono_serial.vhd:54' bound to instance 'serial_inst' of component 'chrono_serial' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:374]
INFO: [Synth 8-638] synthesizing module 'chrono_serial' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/new/chrono_serial.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'chrono_serial' (30#1) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/new/chrono_serial.vhd:65]
INFO: [Synth 8-3491] module 'chrono_controller' declared at 'D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/new/chrono_controller.vhd:39' bound to instance 'controller_inst' of component 'chrono_controller' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:396]
INFO: [Synth 8-638] synthesizing module 'chrono_controller' [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/new/chrono_controller.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'chrono_controller' (31#1) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/new/chrono_controller.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'chronopixel' (32#1) [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/imports/Chronopixel_IO/chronopixel.vhd:97]
WARNING: [Synth 8-3917] design chronopixel has port hi_muxsel driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[14] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[13] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[12] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[11] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[10] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[9] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[8] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[7] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[6] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[5] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[4] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[3] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[0] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_ba[2] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_ba[1] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_ba[0] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_odt[0] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_ras_n driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_cas_n driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_we_n driven by constant 1
WARNING: [Synth 8-3917] design chronopixel has port ddr3_reset_n driven by constant 1
WARNING: [Synth 8-3917] design chronopixel has port ddr3_cke driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port spi_dout driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port RMEM_SEL driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port RdTstH driven by constant 0
WARNING: [Synth 8-3331] design chrono_controller has unconnected port fifo_rd_rst_busy
WARNING: [Synth 8-3331] design okWireIn has unconnected port ok1[30]
WARNING: [Synth 8-3331] design okWireIn has unconnected port ok1[29]
WARNING: [Synth 8-3331] design okWireIn has unconnected port ok1[26]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[30]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[29]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[27]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[26]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[15]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[14]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[13]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[12]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[11]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[10]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[9]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[8]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[7]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[6]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[5]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[4]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[3]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[2]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[1]
WARNING: [Synth 8-3331] design okWireOut has unconnected port ok1[0]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[30]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[29]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[28]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[27]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[25]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[24]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[15]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[14]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[13]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[12]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[11]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[10]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[9]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[8]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[7]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[6]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[5]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[4]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[3]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[2]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[1]
WARNING: [Synth 8-3331] design okPipeOut has unconnected port ok1[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port backup
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port backup_marker
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port srst
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port wr_clk
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port wr_rst
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port rd_clk
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port rd_rst
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh_assert[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh_assert[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh_assert[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh_assert[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh_assert[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh_assert[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh_negate[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh_negate[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh_negate[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh_negate[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh_negate[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_empty_thresh_negate[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh_assert[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh_assert[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh_assert[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh_assert[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh_assert[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh_assert[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh_negate[5]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh_negate[4]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh_negate[3]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh_negate[2]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh_negate[1]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port prog_full_thresh_negate[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port int_clk
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port injectdbiterr
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port injectsbiterr
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port sleep
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port m_aclk
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port s_aclk
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port s_aresetn
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port m_aclk_en
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port s_aclk_en
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design fifo_generator_v13_1_2 has unconnected port s_axi_awaddr[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 472.629 ; gain = 179.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 472.629 ; gain = 179.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 472.629 ; gain = 179.129
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a50tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/ip/chrono_fifo/chrono_fifo/chrono_fifo_in_context.xdc] for cell 'fifo_inst'
Finished Parsing XDC File [d:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/sources_1/ip/chrono_fifo/chrono_fifo/chrono_fifo_in_context.xdc] for cell 'fifo_inst'
Parsing XDC File [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/constrs_1/new/chronopixel.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'hi_in[0]' is not supported, ignoring it [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/constrs_1/new/chronopixel.xdc:42]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'hi_in[0]' is not supported, ignoring it [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/constrs_1/new/chronopixel.xdc:43]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/constrs_1/new/chronopixel.xdc:82]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/constrs_1/new/chronopixel.xdc:82]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/constrs_1/new/chronopixel.xdc:82]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/constrs_1/new/chronopixel.xdc:82]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/constrs_1/new/chronopixel.xdc:82]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/constrs_1/new/chronopixel.xdc:82]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/constrs_1/new/chronopixel.xdc:82]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/constrs_1/new/chronopixel.xdc:82]
Finished Parsing XDC File [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/constrs_1/new/chronopixel.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.srcs/constrs_1/new/chronopixel.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/chronopixel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/chronopixel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.516 ; gain = 0.000
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'xpm_cdc_array_single_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'xpm_cdc_array_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/chronopixel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/chronopixel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 812.516 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 812.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS, OBUFTDS): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 812.516 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 812.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 812.516 ; gain = 519.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 812.516 ; gain = 519.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xpm_cdc_array_single_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 812.516 ; gain = 519.016
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "led_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'trcv_state_reg' in module 'chrono_serial'
INFO: [Synth 8-5544] ROM "o_serial[ready]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trcv_latch" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RdParLd_buf" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_serial[recv_data]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send_bits_left" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_chrono[cka]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_chrono[Vth]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_serial_reg[recv_data]0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CKB_buf" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CKB_buf0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trcv_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "trcv_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_state_reg' in module 'chrono_controller'
INFO: [Synth 8-5546] ROM "ColAdr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "fifo_data" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "leds[drdtst]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leds[wrtsig]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leds[calib4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leds[idle4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "wr_en" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ctrl_seq_ctr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "driver_opcode" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "driver_start" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "RADR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "TSCNT" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "ctrl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ctrl_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctrl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ctrl_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctrl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ctrl_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctrl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_init |                            00001 |                              000
                  s_idle |                            00010 |                              001
                 s_start |                            00100 |                              010
                  s_trcv |                            01000 |                              011
                  s_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'trcv_state_reg' using encoding 'one-hot' in module 'chrono_serial'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_init |                            00000 |                            00000
           s_idle4_setup |                            00001 |                            00001
           s_idle4_start |                            00010 |                            00010
            s_idle4_wait |                            00011 |                            00011
            s_idle4_done |                            00100 |                            00100
          s_calin4_start |                            00101 |                            00101
           s_calin4_wait |                            00110 |                            00110
          s_calib4_setup |                            00111 |                            00111
          s_calib4_start |                            01000 |                            01000
           s_calib4_wait |                            01001 |                            01001
           s_calib4_done |                            01010 |                            01010
            s_mrst_start |                            01011 |                            01011
             s_mrst_wait |                            01100 |                            01100
          s_wrtsig_setup |                            01101 |                            01101
          s_wrtsig_start |                            01110 |                            01110
           s_wrtsig_wait |                            01111 |                            01111
           s_wrtsig_done |                            10000 |                            10000
          s_drdtst_setup |                            10001 |                            10001
          s_drdtst_start |                            10010 |                            10010
           s_drdtst_wait |                            10011 |                            10011
       s_fifo_write_addr |                            10100 |                            10101
       s_fifo_write_data |                            10101 |                            10110
           s_drdtst_done |                            10110 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_state_reg' using encoding 'sequential' in module 'chrono_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 812.516 ; gain = 519.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "controller_inst/ColAdr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "heartbeat_inst/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "heartbeat_inst/led_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design chronopixel has port hi_muxsel driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[14] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[13] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[12] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[11] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[10] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[9] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[8] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[7] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[6] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[5] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[4] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[3] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_addr[0] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_ba[2] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_ba[1] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_ba[0] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_odt[0] driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_ras_n driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_cas_n driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port ddr3_we_n driven by constant 1
WARNING: [Synth 8-3917] design chronopixel has port ddr3_reset_n driven by constant 1
WARNING: [Synth 8-3917] design chronopixel has port ddr3_cke driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port spi_dout driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port RMEM_SEL driven by constant 0
WARNING: [Synth 8-3917] design chronopixel has port RdTstH driven by constant 0
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[129]' (FDE) to 'serial_inst/RAdrValid_buf_reg[129]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[129]' (FDE) to 'serial_inst/RAdrValid_buf_reg[129]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdClk_buf_reg[129]' (FDE) to 'serial_inst/RAdrValid_buf_reg[129]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[129] )
INFO: [Synth 8-3886] merging instance 'serial_inst/TIN_buf_reg[129]' (FDE) to 'serial_inst/TNIN_buf_reg[129]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/TNIN_buf_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKB_buf_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[129] )
INFO: [Synth 8-3886] merging instance 'controller_inst/fifo_data_reg[14]' (FDE) to 'controller_inst/fifo_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipe_count/\wirehold_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipe_count/\wirehold_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller_inst/ctrl_error_reg )
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[128]' (FDE) to 'serial_inst/RAdrValid_buf_reg[128]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[128]' (FDE) to 'serial_inst/RAdrValid_buf_reg[128]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdClk_buf_reg[128]' (FDE) to 'serial_inst/RAdrValid_buf_reg[128]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[128] )
INFO: [Synth 8-3886] merging instance 'serial_inst/TIN_buf_reg[128]' (FDE) to 'serial_inst/TNIN_buf_reg[128]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/TNIN_buf_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[128] )
INFO: [Synth 8-3886] merging instance 'serial_inst/RAdrValid_buf_reg[128]' (FDE) to 'serial_inst/latch_buf_reg[127]'
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[127]' (FDE) to 'serial_inst/RAdrValid_buf_reg[127]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[127]' (FDE) to 'serial_inst/RAdrValid_buf_reg[127]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdClk_buf_reg[127]' (FDE) to 'serial_inst/RAdrValid_buf_reg[127]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[127] )
INFO: [Synth 8-3886] merging instance 'serial_inst/TNIN_buf_reg[128]' (FDE) to 'serial_inst/TIN_buf_reg[127]'
INFO: [Synth 8-3886] merging instance 'serial_inst/TIN_buf_reg[127]' (FDE) to 'serial_inst/TNIN_buf_reg[127]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/TNIN_buf_reg[127] )
INFO: [Synth 8-3886] merging instance 'serial_inst/SET_buf_reg[128]' (FDE) to 'serial_inst/SET_buf_reg[127]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[127] )
INFO: [Synth 8-3886] merging instance 'serial_inst/CKA_buf_reg[128]' (FDE) to 'serial_inst/CKA_buf_reg[127]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[127] )
INFO: [Synth 8-3886] merging instance 'serial_inst/RAdrValid_buf_reg[127]' (FDE) to 'serial_inst/latch_buf_reg[126]'
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[126]' (FDE) to 'serial_inst/RAdrValid_buf_reg[126]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[126]' (FDE) to 'serial_inst/RAdrValid_buf_reg[126]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdClk_buf_reg[126]' (FDE) to 'serial_inst/RAdrValid_buf_reg[126]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[126] )
INFO: [Synth 8-3886] merging instance 'serial_inst/TNIN_buf_reg[127]' (FDE) to 'serial_inst/TIN_buf_reg[126]'
INFO: [Synth 8-3886] merging instance 'serial_inst/TIN_buf_reg[126]' (FDE) to 'serial_inst/TNIN_buf_reg[126]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/TNIN_buf_reg[126] )
INFO: [Synth 8-3886] merging instance 'serial_inst/SET_buf_reg[127]' (FDE) to 'serial_inst/SET_buf_reg[126]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[126] )
INFO: [Synth 8-3886] merging instance 'serial_inst/CKA_buf_reg[127]' (FDE) to 'serial_inst/CKA_buf_reg[126]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[126] )
INFO: [Synth 8-3886] merging instance 'serial_inst/RAdrValid_buf_reg[126]' (FDE) to 'serial_inst/latch_buf_reg[125]'
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[125]' (FDE) to 'serial_inst/RAdrValid_buf_reg[125]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[125]' (FDE) to 'serial_inst/RAdrValid_buf_reg[125]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdClk_buf_reg[125]' (FDE) to 'serial_inst/RAdrValid_buf_reg[125]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[125] )
INFO: [Synth 8-3886] merging instance 'serial_inst/TNIN_buf_reg[126]' (FDE) to 'serial_inst/TIN_buf_reg[125]'
INFO: [Synth 8-3886] merging instance 'serial_inst/TIN_buf_reg[125]' (FDE) to 'serial_inst/TNIN_buf_reg[125]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/TNIN_buf_reg[125] )
INFO: [Synth 8-3886] merging instance 'serial_inst/SET_buf_reg[126]' (FDE) to 'serial_inst/SET_buf_reg[125]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[125] )
INFO: [Synth 8-3886] merging instance 'serial_inst/CKA_buf_reg[126]' (FDE) to 'serial_inst/CKA_buf_reg[125]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[125] )
INFO: [Synth 8-3886] merging instance 'serial_inst/RAdrValid_buf_reg[125]' (FDE) to 'serial_inst/latch_buf_reg[124]'
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[124]' (FDE) to 'serial_inst/RAdrValid_buf_reg[124]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[124]' (FDE) to 'serial_inst/RAdrValid_buf_reg[124]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdClk_buf_reg[124]' (FDE) to 'serial_inst/RAdrValid_buf_reg[124]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[124] )
INFO: [Synth 8-3886] merging instance 'serial_inst/TNIN_buf_reg[125]' (FDE) to 'serial_inst/TIN_buf_reg[124]'
INFO: [Synth 8-3886] merging instance 'serial_inst/TIN_buf_reg[124]' (FDE) to 'serial_inst/TNIN_buf_reg[124]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/TNIN_buf_reg[124] )
INFO: [Synth 8-3886] merging instance 'serial_inst/SET_buf_reg[125]' (FDE) to 'serial_inst/SET_buf_reg[124]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[124] )
INFO: [Synth 8-3886] merging instance 'serial_inst/CKA_buf_reg[125]' (FDE) to 'serial_inst/CKA_buf_reg[124]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[124] )
INFO: [Synth 8-3886] merging instance 'serial_inst/RAdrValid_buf_reg[124]' (FDE) to 'serial_inst/latch_buf_reg[123]'
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[123]' (FDE) to 'serial_inst/RAdrValid_buf_reg[123]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[123]' (FDE) to 'serial_inst/RAdrValid_buf_reg[123]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdClk_buf_reg[123]' (FDE) to 'serial_inst/RAdrValid_buf_reg[123]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[123] )
INFO: [Synth 8-3886] merging instance 'serial_inst/TNIN_buf_reg[124]' (FDE) to 'serial_inst/TNIN_buf_reg[123]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/TNIN_buf_reg[123] )
INFO: [Synth 8-3886] merging instance 'serial_inst/SET_buf_reg[124]' (FDE) to 'serial_inst/SET_buf_reg[123]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[123] )
INFO: [Synth 8-3886] merging instance 'serial_inst/CKA_buf_reg[124]' (FDE) to 'serial_inst/CKA_buf_reg[123]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[123] )
INFO: [Synth 8-3886] merging instance 'serial_inst/RAdrValid_buf_reg[123]' (FDE) to 'serial_inst/latch_buf_reg[122]'
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[122]' (FDE) to 'serial_inst/RAdrValid_buf_reg[122]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[122]' (FDE) to 'serial_inst/RAdrValid_buf_reg[122]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdClk_buf_reg[122]' (FDE) to 'serial_inst/RAdrValid_buf_reg[122]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[122] )
INFO: [Synth 8-3886] merging instance 'serial_inst/TNIN_buf_reg[123]' (FDE) to 'serial_inst/TNIN_buf_reg[122]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/TNIN_buf_reg[122] )
INFO: [Synth 8-3886] merging instance 'serial_inst/SET_buf_reg[123]' (FDE) to 'serial_inst/SET_buf_reg[122]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[122] )
INFO: [Synth 8-3886] merging instance 'serial_inst/CKA_buf_reg[123]' (FDE) to 'serial_inst/CKA_buf_reg[122]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[122] )
INFO: [Synth 8-3886] merging instance 'serial_inst/RAdrValid_buf_reg[122]' (FDE) to 'serial_inst/latch_buf_reg[121]'
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[121]' (FDE) to 'serial_inst/RAdrValid_buf_reg[121]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[121]' (FDE) to 'serial_inst/RAdrValid_buf_reg[121]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdClk_buf_reg[121]' (FDE) to 'serial_inst/RAdrValid_buf_reg[121]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[121] )
INFO: [Synth 8-3886] merging instance 'serial_inst/TNIN_buf_reg[122]' (FDE) to 'serial_inst/TNIN_buf_reg[121]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/TNIN_buf_reg[121] )
INFO: [Synth 8-3886] merging instance 'serial_inst/SET_buf_reg[122]' (FDE) to 'serial_inst/SET_buf_reg[121]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[121] )
INFO: [Synth 8-3886] merging instance 'serial_inst/CKA_buf_reg[122]' (FDE) to 'serial_inst/CKA_buf_reg[121]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[121] )
INFO: [Synth 8-3886] merging instance 'serial_inst/RAdrValid_buf_reg[121]' (FDE) to 'serial_inst/latch_buf_reg[120]'
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[120]' (FDE) to 'serial_inst/RAdrValid_buf_reg[120]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[120]' (FDE) to 'serial_inst/RAdrValid_buf_reg[120]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdClk_buf_reg[120]' (FDE) to 'serial_inst/RAdrValid_buf_reg[120]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[120] )
INFO: [Synth 8-3886] merging instance 'serial_inst/TNIN_buf_reg[121]' (FDE) to 'serial_inst/TNIN_buf_reg[120]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/TNIN_buf_reg[120] )
INFO: [Synth 8-3886] merging instance 'serial_inst/SET_buf_reg[121]' (FDE) to 'serial_inst/SET_buf_reg[120]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[120] )
INFO: [Synth 8-3886] merging instance 'serial_inst/CKA_buf_reg[121]' (FDE) to 'serial_inst/CKA_buf_reg[120]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[120] )
INFO: [Synth 8-3886] merging instance 'serial_inst/RAdrValid_buf_reg[120]' (FDE) to 'serial_inst/latch_buf_reg[119]'
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[119]' (FDE) to 'serial_inst/RAdrValid_buf_reg[119]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[119]' (FDE) to 'serial_inst/RAdrValid_buf_reg[119]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdClk_buf_reg[119]' (FDE) to 'serial_inst/RAdrValid_buf_reg[119]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[119] )
INFO: [Synth 8-3886] merging instance 'serial_inst/TNIN_buf_reg[120]' (FDE) to 'serial_inst/TNIN_buf_reg[119]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/TNIN_buf_reg[119] )
INFO: [Synth 8-3886] merging instance 'serial_inst/SET_buf_reg[120]' (FDE) to 'serial_inst/SET_buf_reg[119]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[119] )
INFO: [Synth 8-3886] merging instance 'serial_inst/CKA_buf_reg[120]' (FDE) to 'serial_inst/CKA_buf_reg[119]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[119] )
INFO: [Synth 8-3886] merging instance 'serial_inst/RAdrValid_buf_reg[119]' (FDE) to 'serial_inst/latch_buf_reg[118]'
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[118]' (FDE) to 'serial_inst/RAdrValid_buf_reg[118]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[118]' (FDE) to 'serial_inst/RAdrValid_buf_reg[118]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdClk_buf_reg[118]' (FDE) to 'serial_inst/RAdrValid_buf_reg[118]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[118] )
INFO: [Synth 8-3886] merging instance 'serial_inst/TNIN_buf_reg[119]' (FDE) to 'serial_inst/TNIN_buf_reg[118]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/TNIN_buf_reg[118] )
INFO: [Synth 8-3886] merging instance 'serial_inst/SET_buf_reg[119]' (FDE) to 'serial_inst/SET_buf_reg[118]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[118] )
INFO: [Synth 8-3886] merging instance 'serial_inst/CKA_buf_reg[119]' (FDE) to 'serial_inst/CKA_buf_reg[118]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[118] )
INFO: [Synth 8-3886] merging instance 'serial_inst/RAdrValid_buf_reg[118]' (FDE) to 'serial_inst/latch_buf_reg[117]'
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[117]' (FDE) to 'serial_inst/RAdrValid_buf_reg[117]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[117]' (FDE) to 'serial_inst/RAdrValid_buf_reg[117]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdClk_buf_reg[117]' (FDE) to 'serial_inst/RAdrValid_buf_reg[117]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[117] )
INFO: [Synth 8-3886] merging instance 'serial_inst/TNIN_buf_reg[118]' (FDE) to 'serial_inst/TNIN_buf_reg[117]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/TNIN_buf_reg[117] )
INFO: [Synth 8-3886] merging instance 'serial_inst/SET_buf_reg[118]' (FDE) to 'serial_inst/SET_buf_reg[117]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[117] )
INFO: [Synth 8-3886] merging instance 'serial_inst/CKA_buf_reg[118]' (FDE) to 'serial_inst/CKA_buf_reg[117]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[117] )
INFO: [Synth 8-3886] merging instance 'serial_inst/RAdrValid_buf_reg[117]' (FDE) to 'serial_inst/latch_buf_reg[116]'
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[116]' (FDE) to 'serial_inst/RAdrValid_buf_reg[116]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[116]' (FDE) to 'serial_inst/RAdrValid_buf_reg[116]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdClk_buf_reg[116]' (FDE) to 'serial_inst/RAdrValid_buf_reg[116]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[116] )
INFO: [Synth 8-3886] merging instance 'serial_inst/TNIN_buf_reg[117]' (FDE) to 'serial_inst/TNIN_buf_reg[116]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/TNIN_buf_reg[116] )
INFO: [Synth 8-3886] merging instance 'serial_inst/SET_buf_reg[117]' (FDE) to 'serial_inst/SET_buf_reg[116]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[116] )
INFO: [Synth 8-3886] merging instance 'serial_inst/CKA_buf_reg[117]' (FDE) to 'serial_inst/CKA_buf_reg[116]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[116] )
INFO: [Synth 8-3886] merging instance 'serial_inst/RAdrValid_buf_reg[116]' (FDE) to 'serial_inst/latch_buf_reg[115]'
INFO: [Synth 8-3886] merging instance 'serial_inst/latch_buf_reg[115]' (FDE) to 'serial_inst/RAdrValid_buf_reg[115]'
INFO: [Synth 8-3886] merging instance 'serial_inst/RdParLd_buf_reg[115]' (FDE) to 'serial_inst/RAdrValid_buf_reg[115]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/CKA_buf_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RAdrValid_buf_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RdParLd_buf_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RdParLd_buf_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RdParLd_buf_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RdParLd_buf_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RdParLd_buf_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RdParLd_buf_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/RdParLd_buf_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_inst/SET_buf_reg[5] )
WARNING: [Synth 8-3332] Sequential element (l008c72ad3b3ec61be52cde84a395c4fa_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (la85eaf42c58af45585f858cdefb86492_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (wirehold_reg[14]) is unused and will be removed from module okWireOut.
WARNING: [Synth 8-3332] Sequential element (wirehold_reg[15]) is unused and will be removed from module okWireOut.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 812.516 ; gain = 519.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 812.516 ; gain = 519.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 812.516 ; gain = 519.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 814.688 ; gain = 521.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 814.688 ; gain = 521.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 814.688 ; gain = 521.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 814.688 ; gain = 521.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 814.688 ; gain = 521.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 814.688 ; gain = 521.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 814.688 ; gain = 521.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |chrono_fifo   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |chrono_fifo |     1|
|2     |BUFG        |     4|
|3     |BUFR        |     2|
|4     |CARRY4      |    40|
|5     |DNA_PORT    |     1|
|6     |LUT1        |    89|
|7     |LUT2        |   178|
|8     |LUT3        |   289|
|9     |LUT4        |   138|
|10    |LUT5        |   135|
|11    |LUT6        |   417|
|12    |LUT6_2      |    50|
|13    |MMCME2_BASE |     1|
|14    |RAM128X1S   |     8|
|15    |RAM32M      |     4|
|16    |RAMB18E1    |     1|
|17    |RAMB18E1_1  |     1|
|18    |SRL16E      |    33|
|19    |SRLC32E     |     4|
|20    |FDCE        |   128|
|21    |FDPE        |    47|
|22    |FDRE        |   723|
|23    |FDSE        |   422|
|24    |IBUF        |     8|
|25    |IBUFDS      |     1|
|26    |IBUFG       |     1|
|27    |IOBUF       |    17|
|28    |IOBUFDS     |     2|
|29    |OBUF        |    73|
|30    |OBUFDS      |     1|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 814.688 ; gain = 521.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 99 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 814.688 ; gain = 181.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 814.688 ; gain = 521.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 814.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS, OBUFTDS): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
838 Infos, 171 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 814.688 ; gain = 532.656
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 814.688 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Users/zhivu/Chronopixel/Chronopixel_vivado/Chronopixel_IO/Chronopixel_IO.runs/synth_1/chronopixel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file chronopixel_utilization_synth.rpt -pb chronopixel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 22:33:19 2019...
