// Seed: 2303860508
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  inout id_1;
  logic id_3;
  assign id_3 = 1'b0;
  uwire id_4;
  assign id_1 = id_4[1];
endmodule
