Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov  9 19:03:46 2022
| Host         : ECE-PHO115-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file term_interf_top_timing_summary_routed.rpt -pb term_interf_top_timing_summary_routed.pb -rpx term_interf_top_timing_summary_routed.rpx -warn_on_violation
| Design       : term_interf_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: keyboard_interface/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/debouncer1/O0_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.066        0.000                      0                  769        0.100        0.000                      0                  769        4.500        0.000                       0                   349  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.066        0.000                      0                  769        0.100        0.000                      0                  769        4.500        0.000                       0                   349  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 UART_interface/strIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/FSM_onehot_uartState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 1.829ns (37.370%)  route 3.065ns (62.630%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.723     5.326    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y92         FDRE                                         r  UART_interface/strIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  UART_interface/strIndex_reg[2]/Q
                         net (fo=42, routed)          2.325     8.169    UART_interface/strIndex_reg[2]
    SLICE_X81Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.293 r  UART_interface/uartState1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.293    UART_interface/uartState1_carry_i_4_n_0
    SLICE_X81Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.825 r  UART_interface/uartState1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.825    UART_interface/uartState1_carry_n_0
    SLICE_X81Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  UART_interface/uartState1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.939    UART_interface/uartState1_carry__0_n_0
    SLICE_X81Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.167 r  UART_interface/uartState1_carry__1/CO[2]
                         net (fo=2, routed)           0.740     9.907    UART_interface/uartState1_carry__1_n_1
    SLICE_X83Y97         LUT6 (Prop_lut6_I4_O)        0.313    10.220 r  UART_interface/FSM_onehot_uartState[2]_i_1/O
                         net (fo=1, routed)           0.000    10.220    UART_interface/FSM_onehot_uartState[2]_i_1_n_0
    SLICE_X83Y97         FDRE                                         r  UART_interface/FSM_onehot_uartState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.611    15.034    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y97         FDRE                                         r  UART_interface/FSM_onehot_uartState_reg[2]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X83Y97         FDRE (Setup_fdre_C_D)        0.029    15.286    UART_interface/FSM_onehot_uartState_reg[2]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 UART_interface/strIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/FSM_onehot_uartState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 1.829ns (37.969%)  route 2.988ns (62.031%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.723     5.326    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y92         FDRE                                         r  UART_interface/strIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  UART_interface/strIndex_reg[2]/Q
                         net (fo=42, routed)          2.325     8.169    UART_interface/strIndex_reg[2]
    SLICE_X81Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.293 r  UART_interface/uartState1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.293    UART_interface/uartState1_carry_i_4_n_0
    SLICE_X81Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.825 r  UART_interface/uartState1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.825    UART_interface/uartState1_carry_n_0
    SLICE_X81Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.939 r  UART_interface/uartState1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.939    UART_interface/uartState1_carry__0_n_0
    SLICE_X81Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.167 f  UART_interface/uartState1_carry__1/CO[2]
                         net (fo=2, routed)           0.663     9.830    UART_interface/uartState1_carry__1_n_1
    SLICE_X82Y96         LUT6 (Prop_lut6_I2_O)        0.313    10.143 r  UART_interface/FSM_onehot_uartState[3]_i_1/O
                         net (fo=1, routed)           0.000    10.143    UART_interface/FSM_onehot_uartState[3]_i_1_n_0
    SLICE_X82Y96         FDRE                                         r  UART_interface/FSM_onehot_uartState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.610    15.033    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  UART_interface/FSM_onehot_uartState_reg[3]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X82Y96         FDRE (Setup_fdre_C_D)        0.029    15.285    UART_interface/FSM_onehot_uartState_reg[3]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 UART_interface/FSM_onehot_uartState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/strIndex_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.716ns (17.099%)  route 3.471ns (82.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.730     5.333    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y96         FDRE                                         r  UART_interface/FSM_onehot_uartState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  UART_interface/FSM_onehot_uartState_reg[8]/Q
                         net (fo=43, routed)          1.114     6.865    UART_interface/p_2_in_7
    SLICE_X84Y94         LUT6 (Prop_lut6_I3_O)        0.297     7.162 r  UART_interface/sendStr[9][4]_i_1/O
                         net (fo=55, routed)          2.358     9.520    UART_interface/strIndex0
    SLICE_X80Y98         FDRE                                         r  UART_interface/strIndex_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604    15.027    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y98         FDRE                                         r  UART_interface/strIndex_reg[24]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X80Y98         FDRE (Setup_fdre_C_R)       -0.524    14.726    UART_interface/strIndex_reg[24]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 UART_interface/FSM_onehot_uartState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/strIndex_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.716ns (17.099%)  route 3.471ns (82.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.730     5.333    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y96         FDRE                                         r  UART_interface/FSM_onehot_uartState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  UART_interface/FSM_onehot_uartState_reg[8]/Q
                         net (fo=43, routed)          1.114     6.865    UART_interface/p_2_in_7
    SLICE_X84Y94         LUT6 (Prop_lut6_I3_O)        0.297     7.162 r  UART_interface/sendStr[9][4]_i_1/O
                         net (fo=55, routed)          2.358     9.520    UART_interface/strIndex0
    SLICE_X80Y98         FDRE                                         r  UART_interface/strIndex_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604    15.027    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y98         FDRE                                         r  UART_interface/strIndex_reg[25]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X80Y98         FDRE (Setup_fdre_C_R)       -0.524    14.726    UART_interface/strIndex_reg[25]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 UART_interface/FSM_onehot_uartState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/strIndex_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.716ns (17.099%)  route 3.471ns (82.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.730     5.333    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y96         FDRE                                         r  UART_interface/FSM_onehot_uartState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  UART_interface/FSM_onehot_uartState_reg[8]/Q
                         net (fo=43, routed)          1.114     6.865    UART_interface/p_2_in_7
    SLICE_X84Y94         LUT6 (Prop_lut6_I3_O)        0.297     7.162 r  UART_interface/sendStr[9][4]_i_1/O
                         net (fo=55, routed)          2.358     9.520    UART_interface/strIndex0
    SLICE_X80Y98         FDRE                                         r  UART_interface/strIndex_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604    15.027    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y98         FDRE                                         r  UART_interface/strIndex_reg[26]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X80Y98         FDRE (Setup_fdre_C_R)       -0.524    14.726    UART_interface/strIndex_reg[26]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 UART_interface/FSM_onehot_uartState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/strIndex_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.716ns (17.099%)  route 3.471ns (82.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.730     5.333    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y96         FDRE                                         r  UART_interface/FSM_onehot_uartState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  UART_interface/FSM_onehot_uartState_reg[8]/Q
                         net (fo=43, routed)          1.114     6.865    UART_interface/p_2_in_7
    SLICE_X84Y94         LUT6 (Prop_lut6_I3_O)        0.297     7.162 r  UART_interface/sendStr[9][4]_i_1/O
                         net (fo=55, routed)          2.358     9.520    UART_interface/strIndex0
    SLICE_X80Y98         FDRE                                         r  UART_interface/strIndex_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604    15.027    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y98         FDRE                                         r  UART_interface/strIndex_reg[27]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X80Y98         FDRE (Setup_fdre_C_R)       -0.524    14.726    UART_interface/strIndex_reg[27]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 UART_interface/FSM_onehot_uartState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/strIndex_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.716ns (17.684%)  route 3.333ns (82.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.730     5.333    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y96         FDRE                                         r  UART_interface/FSM_onehot_uartState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  UART_interface/FSM_onehot_uartState_reg[8]/Q
                         net (fo=43, routed)          1.114     6.865    UART_interface/p_2_in_7
    SLICE_X84Y94         LUT6 (Prop_lut6_I3_O)        0.297     7.162 r  UART_interface/sendStr[9][4]_i_1/O
                         net (fo=55, routed)          2.219     9.382    UART_interface/strIndex0
    SLICE_X80Y97         FDRE                                         r  UART_interface/strIndex_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604    15.027    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y97         FDRE                                         r  UART_interface/strIndex_reg[20]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X80Y97         FDRE (Setup_fdre_C_R)       -0.524    14.726    UART_interface/strIndex_reg[20]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 UART_interface/FSM_onehot_uartState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/strIndex_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.716ns (17.684%)  route 3.333ns (82.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.730     5.333    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y96         FDRE                                         r  UART_interface/FSM_onehot_uartState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  UART_interface/FSM_onehot_uartState_reg[8]/Q
                         net (fo=43, routed)          1.114     6.865    UART_interface/p_2_in_7
    SLICE_X84Y94         LUT6 (Prop_lut6_I3_O)        0.297     7.162 r  UART_interface/sendStr[9][4]_i_1/O
                         net (fo=55, routed)          2.219     9.382    UART_interface/strIndex0
    SLICE_X80Y97         FDRE                                         r  UART_interface/strIndex_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604    15.027    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y97         FDRE                                         r  UART_interface/strIndex_reg[21]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X80Y97         FDRE (Setup_fdre_C_R)       -0.524    14.726    UART_interface/strIndex_reg[21]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 UART_interface/FSM_onehot_uartState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/strIndex_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.716ns (17.684%)  route 3.333ns (82.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.730     5.333    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y96         FDRE                                         r  UART_interface/FSM_onehot_uartState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  UART_interface/FSM_onehot_uartState_reg[8]/Q
                         net (fo=43, routed)          1.114     6.865    UART_interface/p_2_in_7
    SLICE_X84Y94         LUT6 (Prop_lut6_I3_O)        0.297     7.162 r  UART_interface/sendStr[9][4]_i_1/O
                         net (fo=55, routed)          2.219     9.382    UART_interface/strIndex0
    SLICE_X80Y97         FDRE                                         r  UART_interface/strIndex_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604    15.027    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y97         FDRE                                         r  UART_interface/strIndex_reg[22]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X80Y97         FDRE (Setup_fdre_C_R)       -0.524    14.726    UART_interface/strIndex_reg[22]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 UART_interface/FSM_onehot_uartState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/strIndex_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.716ns (17.684%)  route 3.333ns (82.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.730     5.333    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y96         FDRE                                         r  UART_interface/FSM_onehot_uartState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  UART_interface/FSM_onehot_uartState_reg[8]/Q
                         net (fo=43, routed)          1.114     6.865    UART_interface/p_2_in_7
    SLICE_X84Y94         LUT6 (Prop_lut6_I3_O)        0.297     7.162 r  UART_interface/sendStr[9][4]_i_1/O
                         net (fo=55, routed)          2.219     9.382    UART_interface/strIndex0
    SLICE_X80Y97         FDRE                                         r  UART_interface/strIndex_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.604    15.027    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y97         FDRE                                         r  UART_interface/strIndex_reg[23]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X80Y97         FDRE (Setup_fdre_C_R)       -0.524    14.726    UART_interface/strIndex_reg[23]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  5.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 UART_interface/reset_cntr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/reset_cntr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.607     1.526    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  UART_interface/reset_cntr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  UART_interface/reset_cntr_reg[14]/Q
                         net (fo=2, routed)           0.127     1.817    UART_interface/reset_cntr_reg[14]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  UART_interface/reset_cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    UART_interface/reset_cntr_reg[12]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.027 r  UART_interface/reset_cntr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    UART_interface/reset_cntr_reg[16]_i_1_n_7
    SLICE_X84Y100        FDRE                                         r  UART_interface/reset_cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.873     2.038    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y100        FDRE                                         r  UART_interface/reset_cntr_reg[16]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134     1.926    UART_interface/reset_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.601     1.520    UART_interface/Inst_UART_TX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X79Y99         FDRE                                         r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.119     1.781    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]
    SLICE_X79Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.941 r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[12]_i_1_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.995 r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.995    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[16]_i_1_n_7
    SLICE_X79Y100        FDRE                                         r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.867     2.032    UART_interface/Inst_UART_TX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X79Y100        FDRE                                         r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[16]/C
                         clock pessimism             -0.245     1.786    
    SLICE_X79Y100        FDRE (Hold_fdre_C_D)         0.105     1.891    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.608     1.527    UART_interface/Inst_btn_debounce/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.119     1.788    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][4]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.002 r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][8]_i_1_n_7
    SLICE_X87Y100        FDRE                                         r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.873     2.039    UART_interface/Inst_btn_debounce/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][8]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.601     1.520    UART_interface/Inst_UART_TX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X79Y99         FDRE                                         r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.119     1.781    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]
    SLICE_X79Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.941 r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[12]_i_1_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.006 r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.006    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[16]_i_1_n_5
    SLICE_X79Y100        FDRE                                         r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.867     2.032    UART_interface/Inst_UART_TX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X79Y100        FDRE                                         r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[18]/C
                         clock pessimism             -0.245     1.786    
    SLICE_X79Y100        FDRE (Hold_fdre_C_D)         0.105     1.891    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.608     1.527    UART_interface/Inst_btn_debounce/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.119     1.788    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][4]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.013 r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.013    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][8]_i_1_n_5
    SLICE_X87Y100        FDRE                                         r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.873     2.039    UART_interface/Inst_btn_debounce/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][10]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][10]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 UART_interface/reset_cntr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/reset_cntr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.607     1.526    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  UART_interface/reset_cntr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  UART_interface/reset_cntr_reg[14]/Q
                         net (fo=2, routed)           0.127     1.817    UART_interface/reset_cntr_reg[14]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  UART_interface/reset_cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    UART_interface/reset_cntr_reg[12]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.063 r  UART_interface/reset_cntr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.063    UART_interface/reset_cntr_reg[16]_i_1_n_6
    SLICE_X84Y100        FDRE                                         r  UART_interface/reset_cntr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.873     2.038    UART_interface/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y100        FDRE                                         r  UART_interface/reset_cntr_reg[17]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134     1.926    UART_interface/reset_cntr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.601     1.520    UART_interface/Inst_UART_TX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X79Y99         FDRE                                         r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.119     1.781    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]
    SLICE_X79Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.941 r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[12]_i_1_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.031 r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.031    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[16]_i_1_n_6
    SLICE_X79Y100        FDRE                                         r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.867     2.032    UART_interface/Inst_UART_TX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X79Y100        FDRE                                         r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[17]/C
                         clock pessimism             -0.245     1.786    
    SLICE_X79Y100        FDRE (Hold_fdre_C_D)         0.105     1.891    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.601     1.520    UART_interface/Inst_UART_TX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X79Y99         FDRE                                         r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.119     1.781    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]
    SLICE_X79Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.941 r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[12]_i_1_n_0
    SLICE_X79Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.031 r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.031    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[16]_i_1_n_4
    SLICE_X79Y100        FDRE                                         r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.867     2.032    UART_interface/Inst_UART_TX_CTRL/CLK100MHZ_IBUF_BUFG
    SLICE_X79Y100        FDRE                                         r  UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[19]/C
                         clock pessimism             -0.245     1.786    
    SLICE_X79Y100        FDRE (Hold_fdre_C_D)         0.105     1.891    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.608     1.527    UART_interface/Inst_btn_debounce/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.119     1.788    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][4]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.038 r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.038    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][8]_i_1_n_4
    SLICE_X87Y100        FDRE                                         r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.873     2.039    UART_interface/Inst_btn_debounce/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][11]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.608     1.527    UART_interface/Inst_btn_debounce/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.119     1.788    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][4]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.038 r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.038    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][8]_i_1_n_6
    SLICE_X87Y100        FDRE                                         r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.873     2.039    UART_interface/Inst_btn_debounce/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][9]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[4][9]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y99    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y99    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y100   UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y100   UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y100   UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y100   UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y96    UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y101   UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y101   UART_interface/Inst_UART_TX_CTRL/bitIndex_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     UART_interface/tmrCntr_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     UART_interface/tmrCntr_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     UART_interface/tmrCntr_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     UART_interface/tmrCntr_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     UART_interface/tmrCntr_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     UART_interface/tmrCntr_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     UART_interface/tmrCntr_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     UART_interface/tmrCntr_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y101   UART_interface/Inst_UART_TX_CTRL/bitTmr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y101   UART_interface/Inst_UART_TX_CTRL/bitTmr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y100   UART_interface/reset_cntr_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    UART_interface/sendStr_reg[25][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    UART_interface/sendStr_reg[26][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    UART_interface/sendStr_reg[2][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[0][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[0][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     UART_interface/Inst_btn_debounce/sig_cntrs_ary_reg[0][7]/C



