//********************************//
//! 模块: t0
//  功能: 测试模块
//********************************//
`timescale 1 ps/ 1 ps

module t0();
//**************************************// 信号声明         //**********************************//
reg 				sys_clk;
reg 				sys_rst_n;     

wire	[7 : 0]		uart_rx_data;
wire				uart_tx_port;
reg	        	    uart_rx_port;        

//**************************************// 实例引用         //**********************************//                     
uart_try #(
	.BAUD_RATE 	(5_000_000)
)
t1
(
// port map - connection between master ports and signals/registers   
	.sys_clk         			(sys_clk),
    .sys_rst_n       			(sys_rst_n),

    .uart_rx_data       		(uart_rx_data),
    .uart_rx_port       		(uart_rx_port),
    .uart_tx_port      			(uart_tx_port)
);

//**************************************// 时钟信号         //**********************************//
initial begin                                                                                           
$display("Running testbench");                       
end     

initial begin
		sys_rst_n 	<= 1'b1;
		sys_clk 	<= 1'b0;

	#7 	sys_rst_n 	<= 1'b0;
	#15 sys_rst_n 	<= 1'b1;
end

always begin                                                                                           
	#5 	sys_clk 	<= ~sys_clk;
end 

//**************************************// 其他信号         //**********************************//
initial begin
		uart_rx_port	<= 1'b1;
    #500

    // & 0x26
    #1080   uart_rx_port	<= 1'b0;

    #1080   uart_rx_port	<= 1'b0;
    #1080   uart_rx_port	<= 1'b1;
    #1080   uart_rx_port	<= 1'b1;
    #1080   uart_rx_port	<= 1'b0;

    #1080   uart_rx_port	<= 1'b0;
    #1080   uart_rx_port	<= 1'b1;
    #1080   uart_rx_port	<= 1'b0;
    #1080   uart_rx_port	<= 1'b0;

    #1080   uart_rx_port	<= 1'b1;
    #1080   uart_rx_port	<= 1'b1;

    // & 0x26
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b1;

    // & 0x26
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b1;

    // & 0x26
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b1;

    // & 0x26
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b1;

    // & 0x26
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b1;

    // & 0x26
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b0;
#1080   uart_rx_port	<= 1'b1;
#1080   uart_rx_port	<= 1'b1;
end

always begin                                                                                           
	#50 uart_rx_port 	<= $random % 2;
end 

//**************************************// 结束模块         //**********************************//                                         
endmodule

