head	1.6;
access;
symbols
	OPENBSD_6_0:1.6.0.22
	OPENBSD_6_0_BASE:1.6
	OPENBSD_5_9:1.6.0.16
	OPENBSD_5_9_BASE:1.6
	OPENBSD_5_8:1.6.0.18
	OPENBSD_5_8_BASE:1.6
	OPENBSD_5_7:1.6.0.10
	OPENBSD_5_7_BASE:1.6
	OPENBSD_5_6:1.6.0.14
	OPENBSD_5_6_BASE:1.6
	OPENBSD_5_5:1.6.0.12
	OPENBSD_5_5_BASE:1.6
	OPENBSD_5_4:1.6.0.8
	OPENBSD_5_4_BASE:1.6
	OPENBSD_5_3:1.6.0.6
	OPENBSD_5_3_BASE:1.6
	OPENBSD_5_2:1.6.0.2
	OPENBSD_5_2_BASE:1.6
	OPENBSD_5_1_BASE:1.6
	OPENBSD_5_1:1.6.0.4
	OPENBSD_5_0:1.5.0.18
	OPENBSD_5_0_BASE:1.5
	OPENBSD_4_9:1.5.0.16
	OPENBSD_4_9_BASE:1.5
	OPENBSD_4_8:1.5.0.14
	OPENBSD_4_8_BASE:1.5
	OPENBSD_4_7:1.5.0.10
	OPENBSD_4_7_BASE:1.5
	OPENBSD_4_6:1.5.0.12
	OPENBSD_4_6_BASE:1.5
	OPENBSD_4_5:1.5.0.8
	OPENBSD_4_5_BASE:1.5
	OPENBSD_4_4:1.5.0.6
	OPENBSD_4_4_BASE:1.5
	OPENBSD_4_3:1.5.0.4
	OPENBSD_4_3_BASE:1.5
	OPENBSD_4_2:1.5.0.2
	OPENBSD_4_2_BASE:1.5
	OPENBSD_4_1:1.4.0.16
	OPENBSD_4_1_BASE:1.4
	OPENBSD_4_0:1.4.0.14
	OPENBSD_4_0_BASE:1.4
	OPENBSD_3_9:1.4.0.12
	OPENBSD_3_9_BASE:1.4
	OPENBSD_3_8:1.4.0.10
	OPENBSD_3_8_BASE:1.4
	OPENBSD_3_7:1.4.0.8
	OPENBSD_3_7_BASE:1.4
	OPENBSD_3_6:1.4.0.6
	OPENBSD_3_6_BASE:1.4
	SMP_SYNC_A:1.4
	SMP_SYNC_B:1.4
	OPENBSD_3_5:1.4.0.4
	OPENBSD_3_5_BASE:1.4
	OPENBSD_3_4:1.4.0.2
	OPENBSD_3_4_BASE:1.4
	UBC_SYNC_A:1.3
	OPENBSD_3_3:1.3.0.22
	OPENBSD_3_3_BASE:1.3
	OPENBSD_3_2:1.3.0.20
	OPENBSD_3_2_BASE:1.3
	OPENBSD_3_1:1.3.0.18
	OPENBSD_3_1_BASE:1.3
	UBC_SYNC_B:1.3
	UBC:1.3.0.16
	UBC_BASE:1.3
	OPENBSD_3_0:1.3.0.14
	OPENBSD_3_0_BASE:1.3
	OPENBSD_2_9_BASE:1.3
	OPENBSD_2_9:1.3.0.12
	OPENBSD_2_8:1.3.0.10
	OPENBSD_2_8_BASE:1.3
	OPENBSD_2_7:1.3.0.8
	OPENBSD_2_7_BASE:1.3
	SMP:1.3.0.6
	SMP_BASE:1.3
	kame_19991208:1.3
	OPENBSD_2_6:1.3.0.4
	OPENBSD_2_6_BASE:1.3
	OPENBSD_2_5:1.3.0.2
	OPENBSD_2_5_BASE:1.3
	OPENBSD_2_4:1.2.0.8
	OPENBSD_2_4_BASE:1.2
	OPENBSD_2_3:1.2.0.6
	OPENBSD_2_3_BASE:1.2
	OPENBSD_2_2:1.2.0.4
	OPENBSD_2_2_BASE:1.2
	OPENBSD_2_1:1.2.0.2
	OPENBSD_2_1_BASE:1.2
	OPENBSD_2_0:1.1.1.1.0.2
	OPENBSD_2_0_BASE:1.1.1.1
	netbsd_1_1:1.1.1.1;
locks; strict;
comment	@ * @;


1.6
date	2011.09.03.20.03.29;	author miod;	state Exp;
branches;
next	1.5;

1.5
date	2007.05.23.09.00.17;	author jmc;	state Exp;
branches;
next	1.4;

1.4
date	2003.06.02.23.28.01;	author millert;	state Exp;
branches;
next	1.3;

1.3
date	99.03.12.18.52.21;	author jason;	state Exp;
branches
	1.3.6.1;
next	1.2;

1.2
date	96.10.31.01.01.26;	author niklas;	state Exp;
branches;
next	1.1;

1.1
date	95.10.18.08.52.31;	author deraadt;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	95.10.18.08.52.31;	author deraadt;	state Exp;
branches;
next	;

1.3.6.1
date	2003.06.07.11.02.28;	author ho;	state Exp;
branches;
next	;


desc
@@


1.6
log
@MI driver for AMD79C30 audio chip; from NetBSD
@
text
@/*	$OpenBSD$	*/
/* $NetBSD: am7930reg.h,v 1.7 2005/12/11 12:21:25 christos Exp $ */

/*
 * Copyright (c) 1992, 1993
 *	The Regents of the University of California.  All rights reserved.
 *
 * This software was developed by the Computer Systems Engineering group
 * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and
 * contributed to Berkeley.
 *
 * All advertising materials mentioning features or use of this software
 * must display the following acknowledgement:
 *	This product includes software developed by the University of
 *	California, Lawrence Berkeley Laboratory.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the University nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 *	@@(#)bsd_audioreg.h	8.1 (Berkeley) 6/11/93
 */

/*
 * Am79C30A direct registers
 */

#define AM7930_DREG_CR		0	/* command register (wo) */
#define AM7930_DREG_IR		0	/* interrupt register (ro) */
#define		AM7930_IR_DTTHRSH	0x01	/* D-channel TX empty */
#define		AM7930_IR_DRTHRSH	0x02	/* D-channel RX avail */
#define		AM7930_IR_DSRI		0x04	/* D-channel packet status */
#define		AM7930_IR_DERI		0x08	/* D-channel error */
#define		AM7930_IR_BBUFF		0x10	/* Bb or Bc byte avail/empty */
#define		AM7930_IR_LSRI		0x20	/* LIU status */
#define		AM7930_IR_DSR2I		0x40	/* D-channel buffer status */
#define		AM7930_IR_PPMF		0x80	/* Multiframe or PP */
#define AM7930_DREG_DR		1	/* data register (rw) */
#define AM7930_DREG_DSR1	2	/* D-channel status register 1 (ro) */
#define AM7930_DREG_DER		3	/* D-channel error register (ro) */
#define AM7930_DREG_DCTB	4	/* D-channel transmit register (wo) */
#define AM7930_DREG_DCRB	4	/* D-channel receive register (ro) */
#define AM7930_DREG_BBTB	5	/* Bb-channel transmit register (wo) */
#define AM7930_DREG_BBRB	5	/* Bb-channel receive register (ro) */
#define AM7930_DREG_BCTB	6	/* Bc-channel transmit register (wo) */
#define AM7930_DREG_BCRB	6	/* Bc-channel receive register (ro) */
#define AM7930_DREG_DSR2	7	/* D-channel status register 2 (ro) */

#define	AM7930_DREG_SIZE	8

/*
 * Am79C30A indirect registers
 */

/* Initialisation registers */

#define AM7930_IREG_INIT	0x21
#define AM7930_IREG_INIT2	0x20
/* power mode selection */
#define		AM7930_INIT_PMS_IDLE		0x00
#define		AM7930_INIT_PMS_ACTIVE		0x01
#define		AM7930_INIT_PMS_ACTIVE_DATA	0x02
#define		AM7930_INIT_PMS_MASK		0x03
/* interrupt selection */
#define		AM7930_INIT_INT_ENABLE		0x00
#define		AM7930_INIT_INT_DISABLE		0x04
#define		AM7930_INIT_INT_MASK		0x04
/* clock divider selection */
#define		AM7930_INIT_CDS_DIV2		0x00
#define		AM7930_INIT_CDS_DIV1		0x08
#define		AM7930_INIT_CDS_DIV4		0x10
#define		AM7930_INIT_CDS_DIV3		0x20
#define		AM7930_INIT_CDS_MASK		0x38
/* abort selection */
#define		AM7930_INIT_AS_RX		0x40
#define		AM7930_INIT_AS_NRX		0x00
#define		AM7930_INIT_AS_TX		0x80
#define		AM7930_INIT_AS_NTX		0x00
#define		AM7930_INIT_AS_MASK		0xc0

/* Line Interface Unit registers */

#define AM7930_IREG_LIU_LSR	0xa1	/* LIU status (ro) */
#define AM7930_IREG_LIU_LPR	0xa2	/* LIU priority (rw) */
#define AM7930_IREG_LIU_LMR1	0xa3	/* LIU mode register 1 (rw) */
#define AM7930_IREG_LIU_LMR2	0xa4	/* LIU mode register 2 (rw) */
#define AM7930_IREG_LIU_2_4	0xa5
#define AM7930_IREG_LIU_MF	0xa6	/* Multiframe (rw) */
#define AM7930_IREG_LIU_MFSB	0xa7	/* Multiframe S-bit/status (ro) */
#define AM7930_IREG_LIU_MFQB	0xa8	/* Multiframe Q-bit buffer (wo) */

/* Multiplexer registers */

#define AM7930_IREG_MUX_MCR1	0x41	/* MUX command register 1 (rw) */
#define AM7930_IREG_MUX_MCR2	0x42	/* MUX command register 2 (rw) */
#define AM7930_IREG_MUX_MCR3	0x43	/* MUX command register 3 (rw) */
#define		AM7930_MCRCHAN_NC		0x00
#define		AM7930_MCRCHAN_B1		0x01
#define		AM7930_MCRCHAN_B2		0x02
#define		AM7930_MCRCHAN_BA		0x03
#define		AM7930_MCRCHAN_BB		0x04
#define		AM7930_MCRCHAN_BC		0x05
#define		AM7930_MCRCHAN_BD		0x06
#define		AM7930_MCRCHAN_BE		0x07
#define		AM7930_MCRCHAN_BF		0x08
#define AM7930_IREG_MUX_MCR4	0x44	/* MUX command register 4 (rw) */
#define		AM7930_MCR4_INT_ENABLE		(1 << 3)
#define		AM7930_MCR4_SWAPBB		(1 << 4)
#define		AM7930_MCR4_SWAPBC		(1 << 5)
#define AM7930_IREG_MUX_1_4	0x45

/* Main Audio Processor registers */

#define AM7930_IREG_MAP_X	0x61	/* X filter coefficient (rw) */
#define AM7930_IREG_MAP_R	0x62	/* R filter coefficient (rw) */
#define AM7930_IREG_MAP_GX	0x63	/* GX gain coefficient (rw) */
#define AM7930_IREG_MAP_GR	0x64	/* GR gain coefficient (rw) */
#define AM7930_IREG_MAP_GER	0x65	/* GER gain coefficient (rw) */
#define AM7930_IREG_MAP_STG	0x66	/* Sidetone gain coefficient (rw) */
#define AM7930_IREG_MAP_FTGR	0x67	/* Frequency tone generator 1,2 (rw) */
#define AM7930_IREG_MAP_ATGR	0x68	/* Amplitude tone generator 1,2 (rw) */
#define AM7930_IREG_MAP_MMR1	0x69	/* MAP mode register 1 (rw) */
#define		AM7930_MMR1_ALAW	0x01
#define		AM7930_MMR1_GX		0x02
#define		AM7930_MMR1_GR		0x04
#define		AM7930_MMR1_GER		0x08
#define		AM7930_MMR1_X		0x10
#define		AM7930_MMR1_R		0x20
#define		AM7930_MMR1_STG		0x40
#define		AM7930_MMR1_LOOP	0x80
#define AM7930_IREG_MAP_MMR2	0x6a	/* MAP mode register 2 (rw) */
#define		AM7930_MMR2_AINB	0x01
#define		AM7930_MMR2_LS		0x02
#define		AM7930_MMR2_DTMF	0x04
#define		AM7930_MMR2_GEN		0x08
#define		AM7930_MMR2_RNG		0x10
#define		AM7930_MMR2_DIS_HPF	0x20
#define		AM7930_MMR2_DIS_AZ	0x40
#define AM7930_IREG_MAP_1_10	0x6b
#define AM7930_IREG_MAP_MMR3	0x6c	/* MAP mode register 3 (rw) */
#define		AM7930_MMR3_BOTH	0x02
#define		AM7930_MMR3_MBZ		0x01
#define		AM7930_MMR3_GA		0x70
#define		AM7930_MMR3_GA0		0x00
#define		AM7930_MMR3_GA6		0x10
#define		AM7930_MMR3_GA12	0x20
#define		AM7930_MMR3_GA18	0x30
#define		AM7930_MMR3_GA24	0x40
#define		AM7930_MMR3_MUTE	0x08
#define		AM7930_MMR3_STR		0x01
#define AM7930_IREG_MAP_STRA	0x6d	/* Second tone ringer amplitude (rw) */
#define AM7930_IREG_MAP_STRF	0x6e	/* Second tone ringer frequency (rw) */

/* Data Link Controller registers */

#define AM7930_IREG_DLC_FRAR123	0x81	/* First rcvd byte address 123 (rw) */
#define AM7930_IREG_DLC_SRAR123 0x82	/* Second rcvd byte address 123 (rw) */
#define AM7930_IREG_DLC_TAR	0x83	/* Transmit address (rw) */
#define AM7930_IREG_DLC_DRLR	0x84	/* D-channel receive byte limit (rw) */
#define AM7930_IREG_DLC_DTCR	0x85	/* D-channel transmit byte count (rw)*/
#define AM7930_IREG_DLC_DMR1	0x86	/* D-channel mode register 1 (rw) */
#define AM7930_IREG_DLC_DMR2	0x87	/* D-channel mode register 2 (rw) */
#define AM7930_IREG_DLC_1_7	0x88
#define AM7930_IREG_DLC_DRCR	0x89	/* D-channel receive byte count (ro) */
#define AM7930_IREG_DLC_RNGR1	0x8a	/* Random number generator LSB (rw) */
#define AM7930_IREG_DLC_RNGR2	0x8b	/* Random number generator MSB (rw) */
#define AM7930_IREG_DLC_FRAR4	0x8c	/* First rcvd byte address 4 (rw) */
#define AM7930_IREG_DLC_SRAR4	0x8d	/* Second rcvd byte address 4 (rw) */
#define AM7930_IREG_DLC_DMR3	0x8e	/* D-channel mode register 3 (rw) */
#define AM7930_IREG_DLC_DMR4	0x8f	/* D-channel mode register 4 (rw) */
#define AM7930_IREG_DLC_12_15	0x90
#define AM7930_IREG_DLC_ASR	0x91	/* Address status register (ro) */
#define AM7930_IREG_DLC_EFCR	0x92	/* Extended FIFO control (rw) */

/* Peripheral Port registers */

#define AM7930_IREG_PP_PPCR1	0xc0	/* Peripheral port control 1 (rw) */
#define		AM7930_PPCR1_DISABLE	0x00
#define		AM7930_PPCR1_SBP	0x01
#define		AM7930_PPCR1_IOM2SL	0x10
#define		AM7930_PPCR1_IOM2MA	0x11
#define AM7930_IREG_PP_PPSR	0xc1	/* Peripheral port control 2 (ro) */
#define AM7930_IREG_PP_PPIER	0xc2	/* Peripheral port intr enable (rw) */
#define AM7930_IREG_PP_MTDR	0xc3	/* monitor transmit data (wo) */
#define AM7930_IREG_PP_MRDR	0xc3	/* monitor receive data (ro) */
#define AM7930_IREG_PP_CITDR0	0xc4	/* C/I transmit data register 0 (wo) */
#define AM7930_IREG_PP_CIRDR0	0xc4	/* C/I receive data register 0 (ro) */
#define AM7930_IREG_PP_CITDR1	0xc5	/* C/I transmit data register 1 (wo) */
#define AM7930_IREG_PP_CIRDR1	0xc5	/* C/I receive data register 1 (ro) */
#define AM7930_IREG_PP_PPCR2	0xc8	/* Peripheral port control 2 (rw) */
@


1.5
log
@instead of trying to keep up w/ changing url, simply document
the name of the chip document;

fixes pr 5489, from Diego Casati
ok jsg
@
text
@d1 2
a2 2
/*	$OpenBSD: am7930reg.h,v 1.4 2003/06/02 23:28:01 millert Exp $ */
/*	$NetBSD: am7930reg.h,v 1.1 1995/04/24 19:17:17 pk Exp $ */
d45 1
a45 7
 * Bit encodings for chip commands from "Microprocessor Access Guide for
 * Indirect Registers", p.19 Am79C30A/32A Advanced Micro Devices spec 
 * sheet (preliminary).
 *
 * Indirect register numbers (the value written into cr to select a given
 * chip registers) have the form AMDR_*.  Register fields look like AMD_*.
 *
d48 23
d72 1
a72 3
 * Documentation for this chip:
 *	PCnet-Mobile Single Chip Wireless LAN Media Access Controller
 *	AMD Publication #: 20183, Rev B, Jan 1997
d75 136
a210 98
struct amd7930 {
	u_char	cr;		/* command register (wo) */
#define ir cr			/* interrupt register (ro) */
	u_char	dr;		/* data register (rw) */
	u_char	dsr1;		/* D-channel status register 1 (ro) */
	u_char	der;		/* D-channel error register (ro) */
	u_char	dctb;		/* D-channel transmit register (wo) */
#define dcrb dctb		/* D-channel receive register (ro) */
	u_char	bbtb;		/* Bb-channel transmit register (wo) */
#define bbrb bbtb		/* Bb-channel receive register (ro) */
	u_char	bctb;		/* Bc-channel transmit register (wo) */
#define bcrb bctb		/* Bc-channel receive register (ro) */
	u_char	dsr2;		/* D-channel status register 2 (ro) */
};

#define AMDR_INIT	0x21
#define 	AMD_INIT_PMS_IDLE		0x00
#define 	AMD_INIT_PMS_ACTIVE		0x01
#define 	AMD_INIT_PMS_ACTIVE_DATA	0x02
#define 	AMD_INIT_INT_DISABLE		(0x01 << 2)
#define 	AMD_INIT_CDS_DIV2		(0x00 << 3)
#define 	AMD_INIT_CDS_DIV1		(0x01 << 3)
#define 	AMD_INIT_CDS_DIV4		(0x02 << 3)
#define 	AMD_INIT_AS_RX			(0x01 << 6)
#define 	AMD_INIT_AS_TX			(0x01 << 7)

#define AMDR_LIU_LSR	0xa1
#define AMDR_LIU_LPR	0xa2
#define AMDR_LIU_LMR1	0xa3
#define AMDR_LIU_LMR2	0xa4
#define AMDR_LIU_2_4	0xa5
#define AMDR_LIU_MF	0xa6
#define AMDR_LIU_MFSB	0xa7
#define AMDR_LIU_MFQB	0xa8

#define AMDR_MUX_MCR1	0x41
#define AMDR_MUX_MCR2	0x42
#define AMDR_MUX_MCR3	0x43
#define 	AMD_MCRCHAN_NC		0x00
#define 	AMD_MCRCHAN_B1		0x01
#define 	AMD_MCRCHAN_B2		0x02
#define 	AMD_MCRCHAN_BA		0x03
#define 	AMD_MCRCHAN_BB		0x04
#define 	AMD_MCRCHAN_BC		0x05
#define 	AMD_MCRCHAN_BD		0x06
#define 	AMD_MCRCHAN_BE		0x07
#define 	AMD_MCRCHAN_BF		0x08
#define AMDR_MUX_MCR4	0x44
#define		AMD_MCR4_INT_ENABLE	(1 << 3)
#define		AMD_MCR4_SWAPBB		(1 << 4)
#define		AMD_MCR4_SWAPBC		(1 << 5)

#define AMDR_MUX_1_4	0x45

#define AMDR_MAP_X	0x61
#define AMDR_MAP_R	0x62
#define AMDR_MAP_GX	0x63
#define AMDR_MAP_GR	0x64
#define AMDR_MAP_GER	0x65
#define AMDR_MAP_STG	0x66
#define AMDR_MAP_FTGR	0x67
#define AMDR_MAP_ATGR	0x68
#define AMDR_MAP_MMR1	0x69
#define		AMD_MMR1_ALAW	0x01
#define		AMD_MMR1_GX	0x02
#define		AMD_MMR1_GR	0x04
#define		AMD_MMR1_GER	0x08
#define		AMD_MMR1_X	0x10
#define		AMD_MMR1_R	0x20
#define		AMD_MMR1_STG	0x40
#define		AMD_MMR1_LOOP	0x80
#define AMDR_MAP_MMR2	0x6a
#define		AMD_MMR2_AINB	0x01
#define		AMD_MMR2_LS	0x02
#define		AMD_MMR2_DTMF	0x04
#define		AMD_MMR2_GEN	0x08
#define		AMD_MMR2_RNG		0x10
#define		AMD_MMR2_DIS_HPF	0x20
#define		AMD_MMR2_DIS_AZ		0x40
#define AMDR_MAP_1_10	0x6b

#define AMDR_DLC_FRAR123 0x81
#define AMDR_DLC_SRAR123 0x82
#define AMDR_DLC_TAR	0x83
#define AMDR_DLC_DRLR	0x84
#define AMDR_DLC_DTCR	0x85
#define AMDR_DLC_DMR1	0x86
#define AMDR_DLC_DMR2	0x87
#define AMDR_DLC_1_7	0x88
#define AMDR_DLC_DRCR	0x89
#define AMDR_DLC_RNGR1	0x8a
#define AMDR_DLC_RNGR2	0x8b
#define AMDR_DLC_FRAR4	0x8c
#define AMDR_DLC_SRAR4	0x8d
#define AMDR_DLC_DMR3	0x8e
#define AMDR_DLC_DMR4	0x8f
#define AMDR_DLC_12_15	0x90
#define AMDR_DLC_ASR	0x91
@


1.4
log
@Remove the advertising clause in the UCB license which Berkeley
rescinded 22 July 1999.  Proofed by myself and Theo.
@
text
@d1 1
a1 1
/*	$OpenBSD: am7930reg.h,v 1.3 1999/03/12 18:52:21 jason Exp $ */
d52 6
a57 2
 * Further documentation is available from AMD's website:
 *	http://www.amd.com/products/cpd/techdocs/techdocs.html
@


1.3
log
@doc references
@
text
@d1 1
a1 1
/*	$OpenBSD: am7930reg.h,v 1.2 1996/10/31 01:01:26 niklas Exp $ */
d25 1
a25 5
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed by the University of
 *	California, Berkeley and its contributors.
 * 4. Neither the name of the University nor the names of its contributors
@


1.3.6.1
log
@Sync SMP branch to -current
@
text
@d1 1
a1 1
/*	$OpenBSD: am7930reg.h,v 1.3 1999/03/12 18:52:21 jason Exp $ */
d25 5
a29 1
 * 3. Neither the name of the University nor the names of its contributors
@


1.2
log
@$OpenBSD RCSIDs
@
text
@d1 1
a1 1
/*	$OpenBSD: am7930reg.h,v 1.1 1995/04/24 19:17:17 pk Exp $ */
d55 3
@


1.1
log
@Initial revision
@
text
@d1 1
@


1.1.1.1
log
@initial import of NetBSD tree
@
text
@@
