{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693877152380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693877152381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 22:25:52 2023 " "Processing started: Mon Sep 04 22:25:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693877152381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877152381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877152381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693877152741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693877152742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693877159590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693877159592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693877159593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693877159594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693877159596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorsinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extensorsinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtensorSinal " "Found entity 1: ExtensorSinal" {  } { { "ExtensorSinal.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ExtensorSinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693877159597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_32bits " "Found entity 1: Mux2x1_32bits" {  } { { "Mux2x1_32bits.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Mux2x1_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693877159598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_5bits " "Found entity 1: Mux2x1_5bits" {  } { { "Mux2x1_5bits.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Mux2x1_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693877159600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorpc.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorPC " "Found entity 1: RegistradorPC" {  } { { "RegistradorPC.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/RegistradorPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693877159601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_soma4.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_soma4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Soma4 " "Found entity 1: PC_Soma4" {  } { { "PC_Soma4.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/PC_Soma4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693877159602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_somadesvio.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_somadesvio.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_SomaDesvio " "Found entity 1: PC_SomaDesvio" {  } { { "PC_SomaDesvio.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/PC_SomaDesvio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693877159603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159603 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ULA.v(85) " "Verilog HDL warning at ULA.v(85): extended using \"x\" or \"z\"" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1693877159605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693877159605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level " "Found entity 1: Top_Level" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693877159606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159606 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(93) " "Verilog HDL Instantiation warning at Top_Level.v(93): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 93 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693877159608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(99) " "Verilog HDL Instantiation warning at Top_Level.v(99): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693877159608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(104) " "Verilog HDL Instantiation warning at Top_Level.v(104): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693877159608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(117) " "Verilog HDL Instantiation warning at Top_Level.v(117): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 117 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693877159608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(137) " "Verilog HDL Instantiation warning at Top_Level.v(137): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 137 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693877159608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(143) " "Verilog HDL Instantiation warning at Top_Level.v(143): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 143 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693877159608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(148) " "Verilog HDL Instantiation warning at Top_Level.v(148): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 148 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693877159608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(163) " "Verilog HDL Instantiation warning at Top_Level.v(163): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 163 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693877159608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(171) " "Verilog HDL Instantiation warning at Top_Level.v(171): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 171 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693877159609 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(177) " "Verilog HDL Instantiation warning at Top_Level.v(177): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 177 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693877159609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Level " "Elaborating entity \"Top_Level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693877159633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Soma4 PC_Soma4:comb_3 " "Elaborating entity \"PC_Soma4\" for hierarchy \"PC_Soma4:comb_3\"" {  } { { "Top_Level.v" "comb_3" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693877159636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorPC RegistradorPC:comb_4 " "Elaborating entity \"RegistradorPC\" for hierarchy \"RegistradorPC:comb_4\"" {  } { { "Top_Level.v" "comb_4" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693877159637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:comb_5 " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:comb_5\"" {  } { { "Top_Level.v" "comb_5" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693877159638 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "62 0 31 i_mem.v(12) " "Verilog HDL warning at i_mem.v(12): number of words (62) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1693877159639 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 i_mem.v(8) " "Net \"mem.data_a\" at i_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693877159640 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 i_mem.v(8) " "Net \"mem.waddr_a\" at i_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693877159640 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 i_mem.v(8) " "Net \"mem.we_a\" at i_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693877159640 "|Top_Level|i_mem:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:comb_6 " "Elaborating entity \"control\" for hierarchy \"control:comb_6\"" {  } { { "Top_Level.v" "comb_6" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693877159645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_5bits Mux2x1_5bits:Mux5Bits_para_regfile " "Elaborating entity \"Mux2x1_5bits\" for hierarchy \"Mux2x1_5bits:Mux5Bits_para_regfile\"" {  } { { "Top_Level.v" "Mux5Bits_para_regfile" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693877159646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:comb_7 " "Elaborating entity \"regfile\" for hierarchy \"regfile:comb_7\"" {  } { { "Top_Level.v" "comb_7" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693877159646 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regMem regfile.v(15) " "Verilog HDL warning at regfile.v(15): initial value for variable regMem should be constant" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 15 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1693877159652 "|Top_Level|regfile:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(21) " "Verilog HDL Always Construct warning at regfile.v(21): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693877159652 "|Top_Level|regfile:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder alu_decoder:comb_8 " "Elaborating entity \"alu_decoder\" for hierarchy \"alu_decoder:comb_8\"" {  } { { "Top_Level.v" "comb_8" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693877159653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensorSinal ExtensorSinal:comb_9 " "Elaborating entity \"ExtensorSinal\" for hierarchy \"ExtensorSinal:comb_9\"" {  } { { "Top_Level.v" "comb_9" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693877159654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_32bits Mux2x1_32bits:Mux32Bits_para_ULA " "Elaborating entity \"Mux2x1_32bits\" for hierarchy \"Mux2x1_32bits:Mux32Bits_para_ULA\"" {  } { { "Top_Level.v" "Mux32Bits_para_ULA" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693877159655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:comb_10 " "Elaborating entity \"ULA\" for hierarchy \"ULA:comb_10\"" {  } { { "Top_Level.v" "comb_10" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693877159657 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado ULA.v(13) " "Verilog HDL Always Construct warning at ULA.v(13): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ULA.v(13) " "Inferred latch for \"resultado\[0\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ULA.v(13) " "Inferred latch for \"resultado\[1\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ULA.v(13) " "Inferred latch for \"resultado\[2\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ULA.v(13) " "Inferred latch for \"resultado\[3\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] ULA.v(13) " "Inferred latch for \"resultado\[4\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] ULA.v(13) " "Inferred latch for \"resultado\[5\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] ULA.v(13) " "Inferred latch for \"resultado\[6\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] ULA.v(13) " "Inferred latch for \"resultado\[7\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] ULA.v(13) " "Inferred latch for \"resultado\[8\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] ULA.v(13) " "Inferred latch for \"resultado\[9\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] ULA.v(13) " "Inferred latch for \"resultado\[10\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] ULA.v(13) " "Inferred latch for \"resultado\[11\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] ULA.v(13) " "Inferred latch for \"resultado\[12\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] ULA.v(13) " "Inferred latch for \"resultado\[13\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] ULA.v(13) " "Inferred latch for \"resultado\[14\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] ULA.v(13) " "Inferred latch for \"resultado\[15\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[16\] ULA.v(13) " "Inferred latch for \"resultado\[16\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[17\] ULA.v(13) " "Inferred latch for \"resultado\[17\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[18\] ULA.v(13) " "Inferred latch for \"resultado\[18\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[19\] ULA.v(13) " "Inferred latch for \"resultado\[19\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[20\] ULA.v(13) " "Inferred latch for \"resultado\[20\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[21\] ULA.v(13) " "Inferred latch for \"resultado\[21\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[22\] ULA.v(13) " "Inferred latch for \"resultado\[22\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[23\] ULA.v(13) " "Inferred latch for \"resultado\[23\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[24\] ULA.v(13) " "Inferred latch for \"resultado\[24\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[25\] ULA.v(13) " "Inferred latch for \"resultado\[25\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[26\] ULA.v(13) " "Inferred latch for \"resultado\[26\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[27\] ULA.v(13) " "Inferred latch for \"resultado\[27\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[28\] ULA.v(13) " "Inferred latch for \"resultado\[28\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[29\] ULA.v(13) " "Inferred latch for \"resultado\[29\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[30\] ULA.v(13) " "Inferred latch for \"resultado\[30\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[31\] ULA.v(13) " "Inferred latch for \"resultado\[31\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159659 "|Top_Level|ULA:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:comb_11 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:comb_11\"" {  } { { "Top_Level.v" "comb_11" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693877159660 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out data_mem.v(15) " "Verilog HDL Always Construct warning at data_mem.v(15): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693877159661 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] data_mem.v(15) " "Inferred latch for \"data_out\[0\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159661 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] data_mem.v(15) " "Inferred latch for \"data_out\[1\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159661 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] data_mem.v(15) " "Inferred latch for \"data_out\[2\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159661 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] data_mem.v(15) " "Inferred latch for \"data_out\[3\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159661 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] data_mem.v(15) " "Inferred latch for \"data_out\[4\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159661 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] data_mem.v(15) " "Inferred latch for \"data_out\[5\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159661 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] data_mem.v(15) " "Inferred latch for \"data_out\[6\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159661 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] data_mem.v(15) " "Inferred latch for \"data_out\[7\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159661 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] data_mem.v(15) " "Inferred latch for \"data_out\[8\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159661 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] data_mem.v(15) " "Inferred latch for \"data_out\[9\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159661 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] data_mem.v(15) " "Inferred latch for \"data_out\[10\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159661 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] data_mem.v(15) " "Inferred latch for \"data_out\[11\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] data_mem.v(15) " "Inferred latch for \"data_out\[12\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] data_mem.v(15) " "Inferred latch for \"data_out\[13\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] data_mem.v(15) " "Inferred latch for \"data_out\[14\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] data_mem.v(15) " "Inferred latch for \"data_out\[15\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] data_mem.v(15) " "Inferred latch for \"data_out\[16\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] data_mem.v(15) " "Inferred latch for \"data_out\[17\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] data_mem.v(15) " "Inferred latch for \"data_out\[18\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] data_mem.v(15) " "Inferred latch for \"data_out\[19\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] data_mem.v(15) " "Inferred latch for \"data_out\[20\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] data_mem.v(15) " "Inferred latch for \"data_out\[21\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] data_mem.v(15) " "Inferred latch for \"data_out\[22\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] data_mem.v(15) " "Inferred latch for \"data_out\[23\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] data_mem.v(15) " "Inferred latch for \"data_out\[24\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] data_mem.v(15) " "Inferred latch for \"data_out\[25\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] data_mem.v(15) " "Inferred latch for \"data_out\[26\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] data_mem.v(15) " "Inferred latch for \"data_out\[27\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] data_mem.v(15) " "Inferred latch for \"data_out\[28\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] data_mem.v(15) " "Inferred latch for \"data_out\[29\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] data_mem.v(15) " "Inferred latch for \"data_out\[30\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] data_mem.v(15) " "Inferred latch for \"data_out\[31\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877159662 "|Top_Level|data_mem:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_SomaDesvio PC_SomaDesvio:comb_12 " "Elaborating entity \"PC_SomaDesvio\" for hierarchy \"PC_SomaDesvio:comb_12\"" {  } { { "Top_Level.v" "comb_12" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693877159663 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "i_mem:comb_5\|mem " "RAM logic \"i_mem:comb_5\|mem\" is uninferred due to inappropriate RAM size" {  } { { "i_mem.v" "mem" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1693877160041 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1693877160041 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu_decoder:comb_8\|o_alu_control\[0\] " "Converted tri-state buffer \"alu_decoder:comb_8\|o_alu_control\[0\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693877160048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu_decoder:comb_8\|o_alu_control\[1\] " "Converted tri-state buffer \"alu_decoder:comb_8\|o_alu_control\[1\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693877160048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu_decoder:comb_8\|o_alu_control\[2\] " "Converted tri-state buffer \"alu_decoder:comb_8\|o_alu_control\[2\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693877160048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu_decoder:comb_8\|o_alu_control\[3\] " "Converted tri-state buffer \"alu_decoder:comb_8\|o_alu_control\[3\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693877160048 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1693877160048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[1\] " "LATCH primitive \"data_mem:comb_11\|data_out\[1\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[2\] " "LATCH primitive \"data_mem:comb_11\|data_out\[2\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[3\] " "LATCH primitive \"data_mem:comb_11\|data_out\[3\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[4\] " "LATCH primitive \"data_mem:comb_11\|data_out\[4\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[5\] " "LATCH primitive \"data_mem:comb_11\|data_out\[5\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[6\] " "LATCH primitive \"data_mem:comb_11\|data_out\[6\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[7\] " "LATCH primitive \"data_mem:comb_11\|data_out\[7\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[8\] " "LATCH primitive \"data_mem:comb_11\|data_out\[8\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[9\] " "LATCH primitive \"data_mem:comb_11\|data_out\[9\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[10\] " "LATCH primitive \"data_mem:comb_11\|data_out\[10\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[11\] " "LATCH primitive \"data_mem:comb_11\|data_out\[11\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[12\] " "LATCH primitive \"data_mem:comb_11\|data_out\[12\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[13\] " "LATCH primitive \"data_mem:comb_11\|data_out\[13\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[14\] " "LATCH primitive \"data_mem:comb_11\|data_out\[14\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[15\] " "LATCH primitive \"data_mem:comb_11\|data_out\[15\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[16\] " "LATCH primitive \"data_mem:comb_11\|data_out\[16\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[17\] " "LATCH primitive \"data_mem:comb_11\|data_out\[17\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[18\] " "LATCH primitive \"data_mem:comb_11\|data_out\[18\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[19\] " "LATCH primitive \"data_mem:comb_11\|data_out\[19\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[20\] " "LATCH primitive \"data_mem:comb_11\|data_out\[20\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[21\] " "LATCH primitive \"data_mem:comb_11\|data_out\[21\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[22\] " "LATCH primitive \"data_mem:comb_11\|data_out\[22\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[23\] " "LATCH primitive \"data_mem:comb_11\|data_out\[23\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[24\] " "LATCH primitive \"data_mem:comb_11\|data_out\[24\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[25\] " "LATCH primitive \"data_mem:comb_11\|data_out\[25\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[26\] " "LATCH primitive \"data_mem:comb_11\|data_out\[26\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[27\] " "LATCH primitive \"data_mem:comb_11\|data_out\[27\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[28\] " "LATCH primitive \"data_mem:comb_11\|data_out\[28\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[29\] " "LATCH primitive \"data_mem:comb_11\|data_out\[29\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[30\] " "LATCH primitive \"data_mem:comb_11\|data_out\[30\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[31\] " "LATCH primitive \"data_mem:comb_11\|data_out\[31\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_mem:comb_11\|data_out\[0\] " "LATCH primitive \"data_mem:comb_11\|data_out\[0\]\" is permanently disabled" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693877160067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[0\] " "Latch ULA:comb_10\|resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161025 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[1\] " "Latch ULA:comb_10\|resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161025 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[2\] " "Latch ULA:comb_10\|resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161025 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[3\] " "Latch ULA:comb_10\|resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161025 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[4\] " "Latch ULA:comb_10\|resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161025 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[5\] " "Latch ULA:comb_10\|resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161025 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[6\] " "Latch ULA:comb_10\|resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161025 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[7\] " "Latch ULA:comb_10\|resultado\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161025 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[8\] " "Latch ULA:comb_10\|resultado\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161025 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[9\] " "Latch ULA:comb_10\|resultado\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161026 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[10\] " "Latch ULA:comb_10\|resultado\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161026 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[11\] " "Latch ULA:comb_10\|resultado\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161026 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[12\] " "Latch ULA:comb_10\|resultado\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161026 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[13\] " "Latch ULA:comb_10\|resultado\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161026 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[14\] " "Latch ULA:comb_10\|resultado\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161026 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[15\] " "Latch ULA:comb_10\|resultado\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161026 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[16\] " "Latch ULA:comb_10\|resultado\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161026 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[17\] " "Latch ULA:comb_10\|resultado\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161026 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[18\] " "Latch ULA:comb_10\|resultado\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161026 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[19\] " "Latch ULA:comb_10\|resultado\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161026 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[20\] " "Latch ULA:comb_10\|resultado\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161027 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[21\] " "Latch ULA:comb_10\|resultado\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161027 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[22\] " "Latch ULA:comb_10\|resultado\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161027 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[23\] " "Latch ULA:comb_10\|resultado\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161027 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[24\] " "Latch ULA:comb_10\|resultado\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161027 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[25\] " "Latch ULA:comb_10\|resultado\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161027 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[26\] " "Latch ULA:comb_10\|resultado\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161027 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[27\] " "Latch ULA:comb_10\|resultado\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161027 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[28\] " "Latch ULA:comb_10\|resultado\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161027 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[29\] " "Latch ULA:comb_10\|resultado\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161027 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[30\] " "Latch ULA:comb_10\|resultado\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161027 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_10\|resultado\[31\] " "Latch ULA:comb_10\|resultado\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_decoder:comb_8\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal alu_decoder:comb_8\|WideOr2" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693877161027 ""}  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693877161027 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[7\] GND " "Pin \"data_out\[7\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[8\] GND " "Pin \"data_out\[8\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[9\] GND " "Pin \"data_out\[9\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[10\] GND " "Pin \"data_out\[10\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[11\] GND " "Pin \"data_out\[11\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[12\] GND " "Pin \"data_out\[12\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[13\] GND " "Pin \"data_out\[13\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[14\] GND " "Pin \"data_out\[14\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[15\] GND " "Pin \"data_out\[15\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[16\] GND " "Pin \"data_out\[16\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[17\] GND " "Pin \"data_out\[17\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[18\] GND " "Pin \"data_out\[18\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[19\] GND " "Pin \"data_out\[19\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[20\] GND " "Pin \"data_out\[20\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[21\] GND " "Pin \"data_out\[21\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[22\] GND " "Pin \"data_out\[22\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[23\] GND " "Pin \"data_out\[23\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[24\] GND " "Pin \"data_out\[24\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[25\] GND " "Pin \"data_out\[25\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[26\] GND " "Pin \"data_out\[26\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[27\] GND " "Pin \"data_out\[27\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[28\] GND " "Pin \"data_out\[28\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[29\] GND " "Pin \"data_out\[29\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[30\] GND " "Pin \"data_out\[30\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[31\] GND " "Pin \"data_out\[31\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693877162221 "|Top_Level|data_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693877162221 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693877162384 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/output_files/Processador.map.smsg " "Generated suppressed messages file D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/output_files/Processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877164920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693877165013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693877165013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1176 " "Implemented 1176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693877165085 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693877165085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1078 " "Implemented 1078 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693877165085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693877165085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 153 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693877165133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 22:26:05 2023 " "Processing ended: Mon Sep 04 22:26:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693877165133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693877165133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693877165133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693877165133 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1693877166239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693877166239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 22:26:05 2023 " "Processing started: Mon Sep 04 22:26:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693877166239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693877166239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693877166239 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693877166322 ""}
{ "Info" "0" "" "Project  = Processador" {  } {  } 0 0 "Project  = Processador" 0 0 "Fitter" 0 0 1693877166323 ""}
{ "Info" "0" "" "Revision = Processador" {  } {  } 0 0 "Revision = Processador" 0 0 "Fitter" 0 0 1693877166323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1693877166438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1693877166438 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processador 5CEFA7F31C6 " "Selected device 5CEFA7F31C6 for design \"Processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693877166449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693877166494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693877166494 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693877166903 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693877166928 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1693877167019 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "No exact pin location assignment(s) for 98 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1693877167229 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1693877174035 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clk~inputCLKENA0 192 global CLKCTRL_G6 " "Clk~inputCLKENA0 with 192 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1693877174490 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Rst~inputCLKENA0 160 global CLKCTRL_G9 " "Rst~inputCLKENA0 with 160 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1693877174490 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1693877174490 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693877174491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1693877174497 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693877174498 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693877174500 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1693877174501 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1693877174501 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1693877174502 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1693877175278 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1693877175281 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1693877175281 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|Mux33~0  from: dataa  to: combout " "Cell: comb_10\|Mux33~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693877175286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|Mux33~0  from: datab  to: combout " "Cell: comb_10\|Mux33~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693877175286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|Mux33~0  from: datac  to: combout " "Cell: comb_10\|Mux33~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693877175286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_8\|Selector0~0  from: datae  to: combout " "Cell: comb_8\|Selector0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693877175286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_8\|Selector1~0  from: datae  to: combout " "Cell: comb_8\|Selector1~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693877175286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_8\|Selector2~0  from: datae  to: combout " "Cell: comb_8\|Selector2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693877175286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_8\|Selector3~0  from: datae  to: combout " "Cell: comb_8\|Selector3~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693877175286 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1693877175286 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1693877175290 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1693877175290 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1693877175291 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1693877175305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1693877175305 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1693877175305 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693877175467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1693877180417 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1693877180874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693877184975 ""}
