<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v</a>
time_elapsed: 0.112s
ram usage: 13728 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-65" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:65</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_large.big1p.rd_circ_ptr
               ptr_wrap = { 1&#39;b0, ptr_r } - slots_p + add_i;
                                                    ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-95" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:95</a>: ... note: In file included from bsg_fifo_1rw_large.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-173" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:173</a>: ... note: In file included from bsg_fifo_1r1w_large.v
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-66" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:66</a>: Operator ADD expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_large.big1p.rd_circ_ptr
               ptr_n = ptr_r + add_i;
                             ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-95" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:95</a>: ... note: In file included from bsg_fifo_1rw_large.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-173" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:173</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-75" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:75</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;ptr_n&#39; generates 31 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_large.big1p.rd_circ_ptr
               assert( (ptr_n &lt; slots_p) || (|ptr_n === &#39;X) || reset_i || (add_i &gt; slots_p))
                              ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-95" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:95</a>: ... note: In file included from bsg_fifo_1rw_large.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-173" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:173</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v.html#l-75" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:75</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                                   : ... In instance bsg_fifo_1r1w_large.big1p.rd_circ_ptr
               assert( (ptr_n &lt; slots_p) || (|ptr_n === &#39;X) || reset_i || (add_i &gt; slots_p))
                                                                                 ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-95" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:95</a>: ... note: In file included from bsg_fifo_1rw_large.v
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-173" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:173</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:25</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , input  [num_in_p-1:0][width_p-1:0] data_i
                           ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-279" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:279</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v.html#l-31" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:31</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output [width_p-1:0]     data_o
             ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-279" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:279</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v.html#l-56" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v:56</a>: Operator SHIFTL expects 2 bits on the LHS, but LHS&#39;s VARREF &#39;yumi_i&#39; generates 1 bits.
                                                                                                                             : ... In instance bsg_fifo_1r1w_large.round_robin_n_to_1
        assign yumi_o = (num_in_p) &#39; (yumi_i &lt;&lt; tag_o);
                                             ^~
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-279" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:279</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:36</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , input [width_p-1:0] data_i   
            ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-262" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:262</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-41" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:41</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output[width_p-1:0] data_o   
            ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-262" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:262</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:51</a>: Cannot find file containing module: &#39;bsg_mem_1r1w&#39;
   bsg_mem_1r1w #(.width_p(width_p)
   ^~~~~~~~~~~~
        <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-262" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:262</a>: ... note: In file included from bsg_fifo_1r1w_large.v
        ... Looked in:
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w.v
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w.sv
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w.v
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w.sv
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w.v
             /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w.sv
             bsg_mem_1r1w
             bsg_mem_1r1w.v
             bsg_mem_1r1w.sv
             obj_dir/bsg_mem_1r1w
             obj_dir/bsg_mem_1r1w.v
             obj_dir/bsg_mem_1r1w.sv
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-136" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:136</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;full_r&#39; generates 1 bits.
                                                                                                                    : ... In instance bsg_fifo_1r1w_large.twofer[0].little
   wire [31:0] num_elements_debug = full_r + (empty_r==0);
                                           ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-262" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:262</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v.html#l-136" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:136</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                                                    : ... In instance bsg_fifo_1r1w_large.twofer[0].little
   wire [31:0] num_elements_debug = full_r + (empty_r==0);
                                           ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-262" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:262</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v.html#l-8" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v:8</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
    , input [width_p*2-1:0] data_i
            ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:241</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v.html#l-12" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v:12</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
    , output [width_p*2-1:0] data_o
             ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:241</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v:26</a>: Width of :+ or :- is &lt; 0: 32&#39;hffffffff
                                                                                                                     : ... In instance bsg_fifo_1r1w_large.rr222
   assign data_o  = head_r ? { data_i[0+:width_p], data_i[width_p+:width_p] } : data_i;
                                     ^
        <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:241</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v:26</a>: Width of :+ or :- is &lt; 0: 32&#39;hffffffff
                                                                                                                     : ... In instance bsg_fifo_1r1w_large.rr222
   assign data_o  = head_r ? { data_i[0+:width_p], data_i[width_p+:width_p] } : data_i;
                                                         ^
        <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:241</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v:26</a>: Operator COND expects 4 bits on the Conditional True, but Conditional True&#39;s REPLICATE generates -2 bits.
                                                                                                                             : ... In instance bsg_fifo_1r1w_large.rr222
   assign data_o  = head_r ? { data_i[0+:width_p], data_i[width_p+:width_p] } : data_i;
                           ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:241</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-17" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:17</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
    , input [width_p-1:0]  data_i
            ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-173" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:173</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:27</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
    , output [width_p-1:0] data_o
             ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-173" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:173</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v.html#l-111" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:111</a>: Cannot find file containing module: &#39;bsg_mem_1rw_sync&#39;
   bsg_mem_1rw_sync #(.width_p(width_p)
   ^~~~~~~~~~~~~~~~
        <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-173" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:173</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-24" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:24</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , input [width_p-1:0] data_i
            ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-152" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:152</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:28</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output logic [out_els_p-1:0][width_p-1:0]   data_o
                                  ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-152" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:152</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-35" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:35</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   logic [els_p-1:0][width_p-1:0] data_r, data_nn;
                    ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-152" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:152</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-36" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:36</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   logic [2*els_p-1:0  ][width_p-1:0] data_n;
                        ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-152" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:152</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-67" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:67</a>: Operator AND expects 2 bits on the LHS, but LHS&#39;s VARREF &#39;valid_i&#39; generates 1 bits.
                                                                                                                                 : ... In instance bsg_fifo_1r1w_large.sipo
  assign num_els_n = (num_els_r + (valid_i &amp; ready_o)) - yumi_cnt_i;
                                           ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-152" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:152</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-67" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:67</a>: Operator AND expects 2 bits on the RHS, but RHS&#39;s VARREF &#39;ready_o&#39; generates 1 bits.
                                                                                                                                 : ... In instance bsg_fifo_1r1w_large.sipo
  assign num_els_n = (num_els_r + (valid_i &amp; ready_o)) - yumi_cnt_i;
                                           ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-152" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:152</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-70" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:70</a>: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;data_r&#39; generates 9 bits.
                                                                                                                                 : ... In instance bsg_fifo_1r1w_large.sipo
    data_n  = data_r;
            ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-152" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:152</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-77" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:77</a>: Bit extraction of var[5:0] requires 3 bit index, not 2 bits.
                                                                                                                                 : ... In instance bsg_fifo_1r1w_large.sipo
    valid_n[num_els_r] = valid_i &amp; ready_o;
           ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-152" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:152</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-86" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:86</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;yumi_cnt_i&#39; generates 2 bits.
                                                                                                                                 : ... In instance bsg_fifo_1r1w_large.sipo
     data_nn[i] = data_n[yumi_cnt_i+i];
                                   ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-152" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:152</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v.html#l-88" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v:88</a>: Bit extraction of var[5:0] requires 3 bit index, not 2 bits.
                                                                                                                                 : ... In instance bsg_fifo_1r1w_large.sipo
   valid_nn = valid_n[yumi_cnt_i+:els_p];
                     ^
                <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-152" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:152</a>: ... note: In file included from bsg_fifo_1r1w_large.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-117" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:117</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , input [width_p-1:0]  data_i
            ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-122" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:122</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output [width_p-1:0] data_o
             ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-129" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:129</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
   wire [width_p*2-1:0] data_sipo;
        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-157" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:157</a>: Output port connection &#39;data_o&#39; expects 6 bits on the pin connection, but pin connection&#39;s VARREF &#39;data_sipo&#39; generates 4 bits.
                                                                                                                           : ... In instance bsg_fifo_1r1w_large
    ,.data_o    (data_sipo)
      ^~~~~~
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-162" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:162</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
   wire [2*width_p-1:0] big_data_lo;
        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-186" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:186</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
   wire [2*width_p-1:0] little_data_rot;
        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-225" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:225</a>: Little bit endian vector: MSB &lt; LSB of bit range: -3:0
   wire [2*width_p-1:0] little_data  = big_deq_r ? big_data_lo : data_sipo;
        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-253" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:253</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   wire [1:0][width_p-1:0] data_int;
             ^
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-265" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:265</a>: Width of :+ or :- is &lt; 0: 32&#39;hffffffff
                                                                                                                   : ... In instance bsg_fifo_1r1w_large
             ,.data_i (little_data_rot [i*width_p+:width_p])
                                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-265" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:265</a>: Input port connection &#39;data_i&#39; expects 3 bits on the pin connection, but pin connection&#39;s SEL generates -1 bits.
                                                                                                                           : ... In instance bsg_fifo_1r1w_large
             ,.data_i (little_data_rot [i*width_p+:width_p])
               ^~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-296" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:296</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                                           : ... In instance bsg_fifo_1r1w_large
               + valid_int[0] + valid_int[1]
               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-296" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:296</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                                           : ... In instance bsg_fifo_1r1w_large
               + valid_int[0] + valid_int[1]
                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-297" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:297</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                                           : ... In instance bsg_fifo_1r1w_large
               + sipo.valid_r[0] + sipo.valid_r[1]
               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-297" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:297</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                                           : ... In instance bsg_fifo_1r1w_large
               + sipo.valid_r[0] + sipo.valid_r[1]
                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-298" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:298</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                                                           : ... In instance bsg_fifo_1r1w_large
               + !little_ready_rot[0] + !little_ready_rot[1];
               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v.html#l-298" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large.v:298</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                                                           : ... In instance bsg_fifo_1r1w_large
               + !little_ready_rot[0] + !little_ready_rot[1];
                                      ^
%Error: Exiting due to 5 error(s)

</pre>
</body>