============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Sun Apr 28 18:01:11 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(88)
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(91)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(112)
HDL-1007 : undeclared symbol 'isp_out_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(465)
HDL-1007 : undeclared symbol 'isp_out_en', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(467)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(570)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.326155s wall, 0.593750s user + 0.062500s system = 0.656250s CPU (49.5%)

RUN-1004 : used memory is 296 MB, reserved memory is 273 MB, peak memory is 302 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4200478015488"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P3[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P3[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 24214/10 useful/useless nets, 14156/2 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14156 instances
RUN-0007 : 8752 luts, 2521 seqs, 1836 mslices, 923 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 24214 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 14008 nets have 2 pins
RUN-1001 : 8930 nets have [3 - 5] pins
RUN-1001 : 690 nets have [6 - 10] pins
RUN-1001 : 276 nets have [11 - 20] pins
RUN-1001 : 215 nets have [21 - 99] pins
RUN-1001 : 69 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     215     
RUN-1001 :   No   |  No   |  Yes  |    1148     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     355     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  48   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 60
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14154 instances, 8752 luts, 2521 seqs, 2759 slices, 853 macros(2759 instances: 1836 mslices 923 lslices)
PHY-0007 : Cell area utilization is 72%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78099, tnet num: 15764, tinst num: 14154, tnode num: 89973, tedge num: 127578.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15764 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.218902s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (56.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.18094e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14154.
PHY-3001 : Level 1 #clusters 1942.
PHY-3001 : End clustering;  0.111664s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (42.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 72%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.15291e+06, overlap = 718.094
PHY-3002 : Step(2): len = 1.00522e+06, overlap = 849.281
PHY-3002 : Step(3): len = 672060, overlap = 1144.97
PHY-3002 : Step(4): len = 572519, overlap = 1248.66
PHY-3002 : Step(5): len = 448105, overlap = 1394.12
PHY-3002 : Step(6): len = 380657, overlap = 1517.19
PHY-3002 : Step(7): len = 311384, overlap = 1618.5
PHY-3002 : Step(8): len = 262642, overlap = 1687.22
PHY-3002 : Step(9): len = 219752, overlap = 1741.22
PHY-3002 : Step(10): len = 198191, overlap = 1779.88
PHY-3002 : Step(11): len = 172237, overlap = 1816.91
PHY-3002 : Step(12): len = 158823, overlap = 1834.94
PHY-3002 : Step(13): len = 142745, overlap = 1857.59
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.95602e-07
PHY-3002 : Step(14): len = 151844, overlap = 1845
PHY-3002 : Step(15): len = 179168, overlap = 1752.22
PHY-3002 : Step(16): len = 161298, overlap = 1717.91
PHY-3002 : Step(17): len = 161167, overlap = 1670.91
PHY-3002 : Step(18): len = 144768, overlap = 1666.5
PHY-3002 : Step(19): len = 143733, overlap = 1658.88
PHY-3002 : Step(20): len = 132792, overlap = 1644.62
PHY-3002 : Step(21): len = 132658, overlap = 1644.44
PHY-3002 : Step(22): len = 123294, overlap = 1661.47
PHY-3002 : Step(23): len = 124040, overlap = 1677.56
PHY-3002 : Step(24): len = 118878, overlap = 1675.81
PHY-3002 : Step(25): len = 118703, overlap = 1687.59
PHY-3002 : Step(26): len = 113243, overlap = 1704.44
PHY-3002 : Step(27): len = 114243, overlap = 1703.09
PHY-3002 : Step(28): len = 112017, overlap = 1701.22
PHY-3002 : Step(29): len = 113069, overlap = 1703.72
PHY-3002 : Step(30): len = 109927, overlap = 1722.47
PHY-3002 : Step(31): len = 108860, overlap = 1705.75
PHY-3002 : Step(32): len = 105402, overlap = 1706.16
PHY-3002 : Step(33): len = 105385, overlap = 1726.47
PHY-3002 : Step(34): len = 103624, overlap = 1735.34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.91204e-07
PHY-3002 : Step(35): len = 113311, overlap = 1731.56
PHY-3002 : Step(36): len = 125829, overlap = 1694.88
PHY-3002 : Step(37): len = 127522, overlap = 1657.81
PHY-3002 : Step(38): len = 128759, overlap = 1656.12
PHY-3002 : Step(39): len = 126194, overlap = 1642.81
PHY-3002 : Step(40): len = 126883, overlap = 1642.44
PHY-3002 : Step(41): len = 126049, overlap = 1640.03
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.18241e-06
PHY-3002 : Step(42): len = 139007, overlap = 1610.03
PHY-3002 : Step(43): len = 154142, overlap = 1574.5
PHY-3002 : Step(44): len = 158787, overlap = 1496.84
PHY-3002 : Step(45): len = 166990, overlap = 1455.44
PHY-3002 : Step(46): len = 167781, overlap = 1423.28
PHY-3002 : Step(47): len = 174085, overlap = 1391.97
PHY-3002 : Step(48): len = 168474, overlap = 1414.56
PHY-3002 : Step(49): len = 169068, overlap = 1391.38
PHY-3002 : Step(50): len = 166808, overlap = 1381.69
PHY-3002 : Step(51): len = 166170, overlap = 1368.66
PHY-3002 : Step(52): len = 161671, overlap = 1377.28
PHY-3002 : Step(53): len = 159932, overlap = 1418.22
PHY-3002 : Step(54): len = 157252, overlap = 1432.59
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.36481e-06
PHY-3002 : Step(55): len = 173862, overlap = 1438.62
PHY-3002 : Step(56): len = 181999, overlap = 1410.22
PHY-3002 : Step(57): len = 185000, overlap = 1309.34
PHY-3002 : Step(58): len = 186492, overlap = 1279.69
PHY-3002 : Step(59): len = 186291, overlap = 1284.62
PHY-3002 : Step(60): len = 186237, overlap = 1289.09
PHY-3002 : Step(61): len = 181225, overlap = 1312.69
PHY-3002 : Step(62): len = 179961, overlap = 1307
PHY-3002 : Step(63): len = 178096, overlap = 1319.91
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.72963e-06
PHY-3002 : Step(64): len = 191940, overlap = 1350.5
PHY-3002 : Step(65): len = 200366, overlap = 1297.84
PHY-3002 : Step(66): len = 206425, overlap = 1301.62
PHY-3002 : Step(67): len = 210381, overlap = 1308.78
PHY-3002 : Step(68): len = 213413, overlap = 1304.03
PHY-3002 : Step(69): len = 214679, overlap = 1297.75
PHY-3002 : Step(70): len = 210869, overlap = 1301.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.45926e-06
PHY-3002 : Step(71): len = 222742, overlap = 1306.53
PHY-3002 : Step(72): len = 234693, overlap = 1300.88
PHY-3002 : Step(73): len = 240621, overlap = 1260.78
PHY-3002 : Step(74): len = 243225, overlap = 1233.81
PHY-3002 : Step(75): len = 244441, overlap = 1192.66
PHY-3002 : Step(76): len = 247001, overlap = 1181.25
PHY-3002 : Step(77): len = 246078, overlap = 1145
PHY-3002 : Step(78): len = 247256, overlap = 1115.25
PHY-3002 : Step(79): len = 248759, overlap = 1072.41
PHY-3002 : Step(80): len = 249885, overlap = 1052.97
PHY-3002 : Step(81): len = 248298, overlap = 1053.41
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.89185e-05
PHY-3002 : Step(82): len = 264966, overlap = 1008.81
PHY-3002 : Step(83): len = 277488, overlap = 939.344
PHY-3002 : Step(84): len = 280250, overlap = 876.156
PHY-3002 : Step(85): len = 282396, overlap = 864.438
PHY-3002 : Step(86): len = 285282, overlap = 877.75
PHY-3002 : Step(87): len = 286980, overlap = 836.188
PHY-3002 : Step(88): len = 286156, overlap = 837.062
PHY-3002 : Step(89): len = 286817, overlap = 817.938
PHY-3002 : Step(90): len = 286963, overlap = 807.812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.7837e-05
PHY-3002 : Step(91): len = 304433, overlap = 718.062
PHY-3002 : Step(92): len = 314754, overlap = 703.656
PHY-3002 : Step(93): len = 316033, overlap = 689.219
PHY-3002 : Step(94): len = 316865, overlap = 686.562
PHY-3002 : Step(95): len = 317603, overlap = 693.531
PHY-3002 : Step(96): len = 319363, overlap = 637.312
PHY-3002 : Step(97): len = 319395, overlap = 646.188
PHY-3002 : Step(98): len = 321627, overlap = 669
PHY-3002 : Step(99): len = 322922, overlap = 662.469
PHY-3002 : Step(100): len = 323031, overlap = 648.625
PHY-3002 : Step(101): len = 322558, overlap = 681.688
PHY-3002 : Step(102): len = 322576, overlap = 676
PHY-3002 : Step(103): len = 321559, overlap = 653.312
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.56741e-05
PHY-3002 : Step(104): len = 332550, overlap = 624.906
PHY-3002 : Step(105): len = 339850, overlap = 621.656
PHY-3002 : Step(106): len = 341451, overlap = 595.625
PHY-3002 : Step(107): len = 342133, overlap = 595.344
PHY-3002 : Step(108): len = 343870, overlap = 577.094
PHY-3002 : Step(109): len = 345326, overlap = 558.344
PHY-3002 : Step(110): len = 344844, overlap = 564.125
PHY-3002 : Step(111): len = 344629, overlap = 574.156
PHY-3002 : Step(112): len = 344999, overlap = 579.25
PHY-3002 : Step(113): len = 345008, overlap = 572.625
PHY-3002 : Step(114): len = 344425, overlap = 589.562
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000139499
PHY-3002 : Step(115): len = 350210, overlap = 596.656
PHY-3002 : Step(116): len = 354518, overlap = 582.719
PHY-3002 : Step(117): len = 356305, overlap = 584.594
PHY-3002 : Step(118): len = 357323, overlap = 574
PHY-3002 : Step(119): len = 358402, overlap = 555.25
PHY-3002 : Step(120): len = 359190, overlap = 533.562
PHY-3002 : Step(121): len = 359646, overlap = 535.25
PHY-3002 : Step(122): len = 360095, overlap = 528.938
PHY-3002 : Step(123): len = 360628, overlap = 517.188
PHY-3002 : Step(124): len = 360899, overlap = 516.281
PHY-3002 : Step(125): len = 361026, overlap = 514.531
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000260262
PHY-3002 : Step(126): len = 365412, overlap = 507.938
PHY-3002 : Step(127): len = 368914, overlap = 504.406
PHY-3002 : Step(128): len = 369995, overlap = 493.438
PHY-3002 : Step(129): len = 370799, overlap = 499.312
PHY-3002 : Step(130): len = 373142, overlap = 501.125
PHY-3002 : Step(131): len = 376248, overlap = 480.531
PHY-3002 : Step(132): len = 376666, overlap = 467.594
PHY-3002 : Step(133): len = 376736, overlap = 458.094
PHY-3002 : Step(134): len = 377244, overlap = 429.344
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000495335
PHY-3002 : Step(135): len = 379584, overlap = 426.312
PHY-3002 : Step(136): len = 381705, overlap = 421.469
PHY-3002 : Step(137): len = 382735, overlap = 409.125
PHY-3002 : Step(138): len = 383603, overlap = 417.344
PHY-3002 : Step(139): len = 384932, overlap = 418.625
PHY-3002 : Step(140): len = 386468, overlap = 418.219
PHY-3002 : Step(141): len = 386843, overlap = 420.844
PHY-3002 : Step(142): len = 387232, overlap = 424.344
PHY-3002 : Step(143): len = 387979, overlap = 416.094
PHY-3002 : Step(144): len = 388427, overlap = 405.75
PHY-3002 : Step(145): len = 388527, overlap = 403.844
PHY-3002 : Step(146): len = 388908, overlap = 407.812
PHY-3002 : Step(147): len = 389737, overlap = 401.844
PHY-3002 : Step(148): len = 390156, overlap = 413.5
PHY-3002 : Step(149): len = 389722, overlap = 409.031
PHY-3002 : Step(150): len = 389553, overlap = 404.625
PHY-3002 : Step(151): len = 390076, overlap = 409.344
PHY-3002 : Step(152): len = 390484, overlap = 408.688
PHY-3002 : Step(153): len = 390115, overlap = 409.906
PHY-3002 : Step(154): len = 390024, overlap = 399.312
PHY-3002 : Step(155): len = 390468, overlap = 395.031
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000887106
PHY-3002 : Step(156): len = 391726, overlap = 384.062
PHY-3002 : Step(157): len = 393167, overlap = 381.188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015152s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 78%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/24214.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 566336, over cnt = 1725(4%), over = 13982, worst = 150
PHY-1001 : End global iterations;  0.483981s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (22.6%)

PHY-1001 : Congestion index: top1 = 119.57, top5 = 85.29, top10 = 69.85, top15 = 60.59.
PHY-3001 : End congestion estimation;  0.687306s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (36.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15764 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.365378s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (51.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.09318e-05
PHY-3002 : Step(158): len = 446630, overlap = 319.312
PHY-3002 : Step(159): len = 444292, overlap = 353.094
PHY-3002 : Step(160): len = 438788, overlap = 318.375
PHY-3002 : Step(161): len = 423494, overlap = 314.312
PHY-3002 : Step(162): len = 423784, overlap = 307.656
PHY-3002 : Step(163): len = 408893, overlap = 325.344
PHY-3002 : Step(164): len = 408230, overlap = 328.531
PHY-3002 : Step(165): len = 402364, overlap = 331.625
PHY-3002 : Step(166): len = 401997, overlap = 329.188
PHY-3002 : Step(167): len = 398649, overlap = 327.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000121864
PHY-3002 : Step(168): len = 403594, overlap = 317.75
PHY-3002 : Step(169): len = 406454, overlap = 314.75
PHY-3002 : Step(170): len = 413824, overlap = 310.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000243727
PHY-3002 : Step(171): len = 417909, overlap = 288.719
PHY-3002 : Step(172): len = 422528, overlap = 274.281
PHY-3002 : Step(173): len = 430399, overlap = 250
PHY-3002 : Step(174): len = 436167, overlap = 241.188
PHY-3002 : Step(175): len = 438780, overlap = 248.906
PHY-3002 : Step(176): len = 437669, overlap = 251.969
PHY-3002 : Step(177): len = 436866, overlap = 265.688
PHY-3002 : Step(178): len = 435819, overlap = 272.406
PHY-3002 : Step(179): len = 434391, overlap = 270.125
PHY-3002 : Step(180): len = 432704, overlap = 278.281
PHY-3002 : Step(181): len = 431589, overlap = 278.344
PHY-3002 : Step(182): len = 428878, overlap = 273.969
PHY-3002 : Step(183): len = 427384, overlap = 268.906
PHY-3002 : Step(184): len = 425821, overlap = 250.594
PHY-3002 : Step(185): len = 424604, overlap = 249.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000409715
PHY-3002 : Step(186): len = 425771, overlap = 249.531
PHY-3002 : Step(187): len = 426980, overlap = 251.312
PHY-3002 : Step(188): len = 427716, overlap = 254.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00073568
PHY-3002 : Step(189): len = 428540, overlap = 255.031
PHY-3002 : Step(190): len = 430411, overlap = 250.062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 78%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 142/24214.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 564368, over cnt = 2153(6%), over = 15138, worst = 148
PHY-1001 : End global iterations;  0.511687s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (45.8%)

PHY-1001 : Congestion index: top1 = 114.33, top5 = 80.77, top10 = 66.31, top15 = 58.32.
PHY-3001 : End congestion estimation;  0.738315s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (57.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15764 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.363225s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (60.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.11986e-05
PHY-3002 : Step(191): len = 437211, overlap = 595.625
PHY-3002 : Step(192): len = 440137, overlap = 524.969
PHY-3002 : Step(193): len = 431547, overlap = 451.062
PHY-3002 : Step(194): len = 422058, overlap = 412.594
PHY-3002 : Step(195): len = 418418, overlap = 381.562
PHY-3002 : Step(196): len = 414494, overlap = 399.5
PHY-3002 : Step(197): len = 407455, overlap = 408.938
PHY-3002 : Step(198): len = 401452, overlap = 393.188
PHY-3002 : Step(199): len = 393439, overlap = 403.688
PHY-3002 : Step(200): len = 390036, overlap = 407.844
PHY-3002 : Step(201): len = 383308, overlap = 424.781
PHY-3002 : Step(202): len = 377931, overlap = 451.812
PHY-3002 : Step(203): len = 375007, overlap = 466.406
PHY-3002 : Step(204): len = 372281, overlap = 470.969
PHY-3002 : Step(205): len = 372759, overlap = 477.812
PHY-3002 : Step(206): len = 372023, overlap = 477.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.23973e-05
PHY-3002 : Step(207): len = 377799, overlap = 466.25
PHY-3002 : Step(208): len = 382786, overlap = 453.5
PHY-3002 : Step(209): len = 390450, overlap = 430.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000124795
PHY-3002 : Step(210): len = 390514, overlap = 409.094
PHY-3002 : Step(211): len = 391683, overlap = 402.344
PHY-3002 : Step(212): len = 399454, overlap = 388.594
PHY-3002 : Step(213): len = 407432, overlap = 370.125
PHY-3002 : Step(214): len = 409964, overlap = 358.969
PHY-3002 : Step(215): len = 405591, overlap = 349.75
PHY-3002 : Step(216): len = 405039, overlap = 351.75
PHY-3002 : Step(217): len = 402980, overlap = 341
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000249589
PHY-3002 : Step(218): len = 405939, overlap = 336
PHY-3002 : Step(219): len = 407365, overlap = 334.625
PHY-3002 : Step(220): len = 410631, overlap = 336.062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000470936
PHY-3002 : Step(221): len = 412122, overlap = 323.812
PHY-3002 : Step(222): len = 413789, overlap = 316.125
PHY-3002 : Step(223): len = 419824, overlap = 308.25
PHY-3002 : Step(224): len = 426491, overlap = 291.906
PHY-3002 : Step(225): len = 430868, overlap = 275.5
PHY-3002 : Step(226): len = 432918, overlap = 278
PHY-3002 : Step(227): len = 433919, overlap = 275.5
PHY-3002 : Step(228): len = 433417, overlap = 274.938
PHY-3002 : Step(229): len = 432240, overlap = 269.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000803064
PHY-3002 : Step(230): len = 432555, overlap = 268.688
PHY-3002 : Step(231): len = 432895, overlap = 265.406
PHY-3002 : Step(232): len = 433032, overlap = 265.531
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00137788
PHY-3002 : Step(233): len = 433614, overlap = 265.75
PHY-3002 : Step(234): len = 433614, overlap = 265.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78099, tnet num: 15764, tinst num: 14154, tnode num: 89973, tedge num: 127578.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 844.09 peak overflow 6.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 291/24214.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 616688, over cnt = 2812(7%), over = 14885, worst = 61
PHY-1001 : End global iterations;  0.719997s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (56.4%)

PHY-1001 : Congestion index: top1 = 74.01, top5 = 59.77, top10 = 53.70, top15 = 49.82.
PHY-1001 : End incremental global routing;  0.922893s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (57.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15764 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.416629s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (52.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.628598s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (55.6%)

OPT-1001 : Current memory(MB): used = 545, reserve = 532, peak = 565.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16064/24214.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 616688, over cnt = 2812(7%), over = 14885, worst = 61
PHY-1002 : len = 708952, over cnt = 2532(7%), over = 9216, worst = 45
PHY-1002 : len = 810352, over cnt = 1247(3%), over = 3356, worst = 41
PHY-1002 : len = 854096, over cnt = 546(1%), over = 1128, worst = 23
PHY-1002 : len = 882256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.635453s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (58.3%)

PHY-1001 : Congestion index: top1 = 60.82, top5 = 53.04, top10 = 49.61, top15 = 47.41.
OPT-1001 : End congestion update;  1.869967s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (55.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15764 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.363980s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (47.2%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.234073s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (53.9%)

OPT-1001 : Current memory(MB): used = 553, reserve = 539, peak = 565.
OPT-1001 : End physical optimization;  4.984248s wall, 2.453125s user + 0.062500s system = 2.515625s CPU (50.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8752 LUT to BLE ...
SYN-4008 : Packed 8752 LUT and 1163 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4005 : Packed 1179 SEQ with LUT/SLICE
SYN-4006 : 6458 single LUT's are left
SYN-4006 : 179 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8931/12174 primitive instances ...
PHY-3001 : End packing;  0.605031s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (54.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7587 instances
RUN-1001 : 3732 mslices, 3731 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 23256 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 12906 nets have 2 pins
RUN-1001 : 8973 nets have [3 - 5] pins
RUN-1001 : 783 nets have [6 - 10] pins
RUN-1001 : 274 nets have [11 - 20] pins
RUN-1001 : 227 nets have [21 - 99] pins
RUN-1001 : 67 nets have 100+ pins
PHY-3001 : design contains 7585 instances, 7463 slices, 853 macros(2759 instances: 1836 mslices 923 lslices)
PHY-3001 : Cell area utilization is 80%
PHY-3001 : After packing: Len = 444807, Over = 383.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11972/23256.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 838912, over cnt = 1911(5%), over = 3053, worst = 8
PHY-1002 : len = 840896, over cnt = 1395(3%), over = 1894, worst = 8
PHY-1002 : len = 851928, over cnt = 609(1%), over = 813, worst = 5
PHY-1002 : len = 866064, over cnt = 147(0%), over = 161, worst = 3
PHY-1002 : len = 872960, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  1.266691s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (51.8%)

PHY-1001 : Congestion index: top1 = 61.03, top5 = 53.35, top10 = 49.75, top15 = 47.41.
PHY-3001 : End congestion estimation;  1.572564s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (50.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75487, tnet num: 14806, tinst num: 7585, tnode num: 85594, tedge num: 125662.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.215510s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (51.4%)

RUN-1004 : used memory is 584 MB, reserved memory is 574 MB, peak memory is 584 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.639951s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (47.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.43659e-05
PHY-3002 : Step(235): len = 430893, overlap = 388.75
PHY-3002 : Step(236): len = 427656, overlap = 389.75
PHY-3002 : Step(237): len = 421102, overlap = 402.25
PHY-3002 : Step(238): len = 419461, overlap = 400.25
PHY-3002 : Step(239): len = 412541, overlap = 420
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.87317e-05
PHY-3002 : Step(240): len = 416388, overlap = 411.75
PHY-3002 : Step(241): len = 417980, overlap = 411.75
PHY-3002 : Step(242): len = 425088, overlap = 394.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.74634e-05
PHY-3002 : Step(243): len = 434740, overlap = 375.5
PHY-3002 : Step(244): len = 439074, overlap = 362.75
PHY-3002 : Step(245): len = 448626, overlap = 360.75
PHY-3002 : Step(246): len = 446280, overlap = 361.25
PHY-3002 : Step(247): len = 445639, overlap = 358
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114927
PHY-3002 : Step(248): len = 459468, overlap = 351.5
PHY-3002 : Step(249): len = 467020, overlap = 349
PHY-3002 : Step(250): len = 480140, overlap = 339.75
PHY-3002 : Step(251): len = 475864, overlap = 333
PHY-3002 : Step(252): len = 472777, overlap = 335.75
PHY-3002 : Step(253): len = 470165, overlap = 331.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000190043
PHY-3002 : Step(254): len = 479381, overlap = 331.75
PHY-3002 : Step(255): len = 486543, overlap = 325.75
PHY-3002 : Step(256): len = 488561, overlap = 322.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000380087
PHY-3002 : Step(257): len = 496072, overlap = 317.25
PHY-3002 : Step(258): len = 506876, overlap = 314.25
PHY-3002 : Step(259): len = 514662, overlap = 309.75
PHY-3002 : Step(260): len = 517776, overlap = 297
PHY-3002 : Step(261): len = 519712, overlap = 293.25
PHY-3002 : Step(262): len = 521780, overlap = 291.25
PHY-3002 : Step(263): len = 522858, overlap = 285
PHY-3002 : Step(264): len = 523823, overlap = 287.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000645648
PHY-3002 : Step(265): len = 527310, overlap = 287
PHY-3002 : Step(266): len = 535006, overlap = 283.75
PHY-3002 : Step(267): len = 540945, overlap = 280
PHY-3002 : Step(268): len = 548517, overlap = 276
PHY-3002 : Step(269): len = 551209, overlap = 277.25
PHY-3002 : Step(270): len = 553100, overlap = 275
PHY-3002 : Step(271): len = 554080, overlap = 273.25
PHY-3002 : Step(272): len = 555260, overlap = 273.25
PHY-3002 : Step(273): len = 556214, overlap = 269
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00109405
PHY-3002 : Step(274): len = 560617, overlap = 268
PHY-3002 : Step(275): len = 572207, overlap = 263.5
PHY-3002 : Step(276): len = 574700, overlap = 262.5
PHY-3002 : Step(277): len = 577928, overlap = 263
PHY-3002 : Step(278): len = 586696, overlap = 262.75
PHY-3002 : Step(279): len = 591109, overlap = 258.5
PHY-3002 : Step(280): len = 596088, overlap = 260
PHY-3002 : Step(281): len = 600021, overlap = 257.5
PHY-3002 : Step(282): len = 604277, overlap = 259
PHY-3002 : Step(283): len = 609340, overlap = 262.75
PHY-3002 : Step(284): len = 611629, overlap = 262.75
PHY-3002 : Step(285): len = 614138, overlap = 264.5
PHY-3002 : Step(286): len = 615631, overlap = 268
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00177399
PHY-3002 : Step(287): len = 617495, overlap = 266.5
PHY-3002 : Step(288): len = 622983, overlap = 268
PHY-3002 : Step(289): len = 627672, overlap = 268.25
PHY-3002 : Step(290): len = 634720, overlap = 265.75
PHY-3002 : Step(291): len = 643840, overlap = 262.5
PHY-3002 : Step(292): len = 647178, overlap = 261
PHY-3002 : Step(293): len = 649839, overlap = 264.75
PHY-3002 : Step(294): len = 652568, overlap = 266.25
PHY-3002 : Step(295): len = 656774, overlap = 263.75
PHY-3002 : Step(296): len = 659939, overlap = 261.25
PHY-3002 : Step(297): len = 662233, overlap = 261
PHY-3002 : Step(298): len = 665139, overlap = 262.5
PHY-3002 : Step(299): len = 668635, overlap = 261
PHY-3002 : Step(300): len = 671192, overlap = 263.25
PHY-3002 : Step(301): len = 671841, overlap = 263
PHY-3002 : Step(302): len = 671769, overlap = 260.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00318999
PHY-3002 : Step(303): len = 673506, overlap = 259.5
PHY-3002 : Step(304): len = 679362, overlap = 262.25
PHY-3002 : Step(305): len = 685703, overlap = 262.25
PHY-3002 : Step(306): len = 689943, overlap = 258.75
PHY-3002 : Step(307): len = 693846, overlap = 260.5
PHY-3002 : Step(308): len = 698138, overlap = 265
PHY-3002 : Step(309): len = 702377, overlap = 263.75
PHY-3002 : Step(310): len = 707050, overlap = 266.25
PHY-3002 : Step(311): len = 711506, overlap = 265.5
PHY-3002 : Step(312): len = 716682, overlap = 263.25
PHY-3002 : Step(313): len = 719112, overlap = 266.25
PHY-3002 : Step(314): len = 720411, overlap = 268.5
PHY-3002 : Step(315): len = 724225, overlap = 271.25
PHY-3002 : Step(316): len = 725966, overlap = 267.5
PHY-3002 : Step(317): len = 726523, overlap = 265.75
PHY-3002 : Step(318): len = 727000, overlap = 264.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.709044s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (2.2%)

PHY-3001 : Trial Legalized: Len = 757878
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 153/23256.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 1.02398e+06, over cnt = 3392(9%), over = 6397, worst = 9
PHY-1002 : len = 1.05219e+06, over cnt = 2287(6%), over = 3538, worst = 8
PHY-1002 : len = 1.0804e+06, over cnt = 862(2%), over = 1289, worst = 7
PHY-1002 : len = 1.08773e+06, over cnt = 578(1%), over = 889, worst = 6
PHY-1002 : len = 1.09793e+06, over cnt = 200(0%), over = 322, worst = 6
PHY-1001 : End global iterations;  2.598322s wall, 1.609375s user + 0.046875s system = 1.656250s CPU (63.7%)

PHY-1001 : Congestion index: top1 = 61.08, top5 = 56.10, top10 = 52.90, top15 = 50.70.
PHY-3001 : End congestion estimation;  2.935288s wall, 1.718750s user + 0.046875s system = 1.765625s CPU (60.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.472067s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (39.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000104678
PHY-3002 : Step(319): len = 645880, overlap = 124.5
PHY-3002 : Step(320): len = 598319, overlap = 153
PHY-3002 : Step(321): len = 579195, overlap = 163.25
PHY-3002 : Step(322): len = 571775, overlap = 160.5
PHY-3002 : Step(323): len = 560651, overlap = 167.5
PHY-3002 : Step(324): len = 554310, overlap = 167.25
PHY-3002 : Step(325): len = 550808, overlap = 168
PHY-3002 : Step(326): len = 549825, overlap = 164.25
PHY-3002 : Step(327): len = 549516, overlap = 166
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000209356
PHY-3002 : Step(328): len = 557206, overlap = 164
PHY-3002 : Step(329): len = 564202, overlap = 154.25
PHY-3002 : Step(330): len = 566717, overlap = 150.25
PHY-3002 : Step(331): len = 567303, overlap = 150.25
PHY-3002 : Step(332): len = 567049, overlap = 148.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000408373
PHY-3002 : Step(333): len = 573687, overlap = 144.25
PHY-3002 : Step(334): len = 582053, overlap = 137.75
PHY-3002 : Step(335): len = 588925, overlap = 134
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013731s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 609475, Over = 0
PHY-3001 : Spreading special nets. 61 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.042567s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 94 instances has been re-located, deltaX = 34, deltaY = 56, maxDist = 2.
PHY-3001 : Final: Len = 610397, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75487, tnet num: 14806, tinst num: 7585, tnode num: 85594, tedge num: 125662.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.325430s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (49.5%)

RUN-1004 : used memory is 580 MB, reserved memory is 572 MB, peak memory is 612 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1369/23256.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 852784, over cnt = 3211(9%), over = 5796, worst = 9
PHY-1002 : len = 876520, over cnt = 1970(5%), over = 2961, worst = 9
PHY-1002 : len = 906264, over cnt = 597(1%), over = 830, worst = 7
PHY-1002 : len = 913552, over cnt = 309(0%), over = 425, worst = 7
PHY-1002 : len = 924296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.482523s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (56.6%)

PHY-1001 : Congestion index: top1 = 56.96, top5 = 52.31, top10 = 49.40, top15 = 47.25.
PHY-1001 : End incremental global routing;  2.803827s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (56.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.450423s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (52.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.570367s wall, 2.031250s user + 0.015625s system = 2.046875s CPU (57.3%)

OPT-1001 : Current memory(MB): used = 597, reserve = 590, peak = 612.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13914/23256.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 924296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.126277s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (37.1%)

PHY-1001 : Congestion index: top1 = 56.96, top5 = 52.31, top10 = 49.40, top15 = 47.25.
OPT-1001 : End congestion update;  0.430862s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (39.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.399824s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (46.9%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.830862s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (43.3%)

OPT-1001 : Current memory(MB): used = 603, reserve = 596, peak = 612.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.395747s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (59.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13914/23256.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 924296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.122595s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (38.2%)

PHY-1001 : Congestion index: top1 = 56.96, top5 = 52.31, top10 = 49.40, top15 = 47.25.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.371982s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (58.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.551724
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.071221s wall, 3.687500s user + 0.031250s system = 3.718750s CPU (52.6%)

RUN-1003 : finish command "place" in  35.062750s wall, 13.750000s user + 0.718750s system = 14.468750s CPU (41.3%)

RUN-1004 : used memory is 549 MB, reserved memory is 538 MB, peak memory is 612 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.312848s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (90.5%)

RUN-1004 : used memory is 550 MB, reserved memory is 539 MB, peak memory is 612 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7587 instances
RUN-1001 : 3732 mslices, 3731 lslices, 101 pads, 15 brams, 3 dsps
RUN-1001 : There are total 23256 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 12906 nets have 2 pins
RUN-1001 : 8973 nets have [3 - 5] pins
RUN-1001 : 783 nets have [6 - 10] pins
RUN-1001 : 274 nets have [11 - 20] pins
RUN-1001 : 227 nets have [21 - 99] pins
RUN-1001 : 67 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75487, tnet num: 14806, tinst num: 7585, tnode num: 85594, tedge num: 125662.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.160853s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (71.3%)

RUN-1004 : used memory is 565 MB, reserved memory is 562 MB, peak memory is 612 MB
PHY-1001 : 3732 mslices, 3731 lslices, 101 pads, 15 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 840568, over cnt = 3275(9%), over = 6114, worst = 9
PHY-1002 : len = 866200, over cnt = 2080(5%), over = 3361, worst = 8
PHY-1002 : len = 893168, over cnt = 916(2%), over = 1386, worst = 8
PHY-1002 : len = 914584, over cnt = 13(0%), over = 18, worst = 3
PHY-1002 : len = 915240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.121234s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (67.0%)

PHY-1001 : Congestion index: top1 = 56.79, top5 = 52.07, top10 = 49.07, top15 = 46.90.
PHY-1001 : End global routing;  2.440130s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (64.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 614, reserve = 606, peak = 614.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net rd_data[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[14] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[13] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 886, reserve = 881, peak = 886.
PHY-1001 : End build detailed router design. 3.014731s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (54.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 148640, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.253010s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (43.6%)

PHY-1001 : Current memory(MB): used = 920, reserve = 916, peak = 920.
PHY-1001 : End phase 1; 1.258613s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (43.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1022 : len = 3.00309e+06, over cnt = 2520(0%), over = 2539, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 930, reserve = 925, peak = 930.
PHY-1001 : End initial routed; 28.338447s wall, 15.359375s user + 0.171875s system = 15.531250s CPU (54.8%)

PHY-1001 : Update timing.....
TMR-6524 Similar messages will be suppressed.
PHY-1001 : 0/14364(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.670    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.961775s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (60.5%)

PHY-1001 : Current memory(MB): used = 946, reserve = 942, peak = 946.
PHY-1001 : End phase 2; 30.300285s wall, 16.546875s user + 0.171875s system = 16.718750s CPU (55.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 3.00309e+06, over cnt = 2520(0%), over = 2539, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.072613s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.91369e+06, over cnt = 1100(0%), over = 1104, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.515054s wall, 2.515625s user + 0.000000s system = 2.515625s CPU (100.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.89933e+06, over cnt = 299(0%), over = 299, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.188372s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (61.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.90092e+06, over cnt = 91(0%), over = 91, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.553591s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (33.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.90189e+06, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.349162s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (58.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.90289e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.305260s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (51.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.90312e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.243663s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (51.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14364(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.670    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.995564s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (37.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 645 feed throughs used by 359 nets
PHY-1001 : End commit to database; 1.793720s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (35.7%)

PHY-1001 : Current memory(MB): used = 1044, reserve = 1043, peak = 1044.
PHY-1001 : End phase 3; 9.237784s wall, 5.468750s user + 0.015625s system = 5.484375s CPU (59.4%)

PHY-1003 : Routed, final wirelength = 2.90312e+06
PHY-1001 : Current memory(MB): used = 1049, reserve = 1048, peak = 1049.
PHY-1001 : End export database. 0.044335s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.7%)

PHY-1001 : End detail routing;  44.155860s wall, 24.390625s user + 0.218750s system = 24.609375s CPU (55.7%)

RUN-1003 : finish command "route" in  48.327672s wall, 26.953125s user + 0.234375s system = 27.187500s CPU (56.3%)

RUN-1004 : used memory is 981 MB, reserved memory is 982 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    14589   out of  19600   74.43%
#reg                     2589   out of  19600   13.21%
#le                     14768
  #lut only             12179   out of  14768   82.47%
  #reg only               179   out of  14768    1.21%
  #lut&reg               2410   out of  14768   16.32%
#dsp                        3   out of     29   10.34%
#bram                       7   out of     64   10.94%
  #bram9k                   7
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2044
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    242
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    206
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 70
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    40
#6        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                |14768  |14134   |455     |2605    |15      |3       |
|  ISP                       |AHBISP                                      |8203   |7917    |202     |540     |2       |0       |
|    u_5X5Window             |slidingWindow_5X5                           |7719   |7611    |76      |268     |2       |0       |
|      u_fifo_1              |fifo_buf                                    |1764   |1758    |6       |25      |0       |0       |
|      u_fifo_2              |fifo_buf                                    |1774   |1768    |6       |24      |0       |0       |
|      u_fifo_3              |fifo_buf                                    |1769   |1763    |6       |25      |0       |0       |
|      u_fifo_4              |fifo_buf                                    |44     |38      |6       |23      |2       |0       |
|    u_demosaic              |demosaic                                    |384    |219     |114     |209     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                  |131    |65      |34      |82      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                  |75     |35      |27      |47      |0       |0       |
|      u_conv_mask6          |conv_mask6                                  |152    |105     |45      |66      |0       |0       |
|    u_gamma                 |gamma                                       |7      |7       |0       |6       |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                   |7      |7       |0       |6       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                        |16     |16      |0       |6       |0       |0       |
|    Decoder                 |AHBlite_Decoder                             |14     |14      |0       |4       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                            |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                           |12     |12      |0       |12      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                           |52     |52      |0       |26      |0       |0       |
|  RAM_CODE                  |Block_RAM                                   |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                   |6      |6       |0       |2       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                    |2      |2       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                          |28     |16      |0       |28      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                            |6      |6       |0       |6       |0       |0       |
|  clk_gen_inst              |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                         |2      |2       |0       |1       |0       |0       |
|  sd_reader                 |sd_reader                                   |665    |564     |99      |312     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                  |278    |242     |34      |136     |0       |0       |
|  sdram_top_inst            |sdram_top                                   |707    |540     |103     |345     |5       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                   |357    |237     |57      |226     |5       |0       |
|      rd_fifo_data          |fifo_data                                   |155    |95      |21      |117     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                         |15     |15      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |35     |16      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |40     |39      |0       |39      |0       |0       |
|      wr_fifo_data          |fifo_data                                   |93     |57      |12      |79      |3       |0       |
|        ram_inst            |ram_infer_fifo_data                         |17     |16      |0       |17      |3       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |18     |8       |0       |18      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |30     |19      |0       |30      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                  |350    |303     |46      |119     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                 |57     |45      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                 |78     |78      |0       |14      |0       |0       |
|      sdram_init_inst       |sdram_init                                  |45     |40      |4       |26      |0       |0       |
|      sdram_read_inst       |sdram_read                                  |101    |83      |18      |28      |0       |0       |
|      sdram_write_inst      |sdram_write                                 |69     |57      |12      |29      |0       |0       |
|  u_logic                   |cortexm0ds_logic                            |5067   |4999    |51      |1307    |0       |3       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       12859  
    #2          2       7849   
    #3          3        550   
    #4          4        574   
    #5        5-10       824   
    #6        11-50      425   
    #7       51-100      34    
    #8       101-500     45    
    #9        >500       16    
  Average     3.10             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.778332s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (80.0%)

RUN-1004 : used memory is 982 MB, reserved memory is 983 MB, peak memory is 1049 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75487, tnet num: 14806, tinst num: 7585, tnode num: 85594, tedge num: 125662.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.211294s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (52.9%)

RUN-1004 : used memory is 989 MB, reserved memory is 989 MB, peak memory is 1049 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 6 (6 unconstrainted).
TMR-5009 WARNING: No clock constraint on 6 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 94009254f9079e0ee6cde644216dcd335aa3fb1fd9fa0f32720a548e0a070804 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7585
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 23256, pip num: 181271
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 645
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3164 valid insts, and 476026 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001111000000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  25.359288s wall, 100.203125s user + 0.906250s system = 101.109375s CPU (398.7%)

RUN-1004 : used memory is 1067 MB, reserved memory is 1075 MB, peak memory is 1254 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240428_180111.log"
