Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 29 18:32:13 2022
| Host         : DESKTOP-ROSU00D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.870        0.000                      0                   86        0.189        0.000                      0                   86       41.160        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.870        0.000                      0                   86        0.189        0.000                      0                   86       41.160        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.870ns  (required time - arrival time)
  Source:                 uart_writer/etu_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.828ns (19.818%)  route 3.350ns (80.182%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.565     5.092    uart_writer/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uart_writer/etu_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_writer/etu_cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.419    uart_writer/etu_cnt_reg_n_0_[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.543 f  uart_writer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.645     7.188    uart_writer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.312 r  uart_writer/FSM_sequential_state[1]_i_3/O
                         net (fo=22, routed)          1.171     8.483    uart_writer/p_0_in
    SLICE_X31Y35         LUT4 (Prop_lut4_I2_O)        0.124     8.607 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=9, routed)           0.663     9.270    uart_writer/bit_cnt[2]_i_2__0_n_0
    SLICE_X31Y35         FDRE                                         r  uart_writer/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443    88.121    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/bit_cnt_reg[0]/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X31Y35         FDRE (Setup_fdre_C_CE)      -0.205    88.140    uart_writer/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         88.140    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                 78.870    

Slack (MET) :             78.870ns  (required time - arrival time)
  Source:                 uart_writer/etu_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.828ns (19.818%)  route 3.350ns (80.182%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.565     5.092    uart_writer/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uart_writer/etu_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_writer/etu_cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.419    uart_writer/etu_cnt_reg_n_0_[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.543 f  uart_writer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.645     7.188    uart_writer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.312 r  uart_writer/FSM_sequential_state[1]_i_3/O
                         net (fo=22, routed)          1.171     8.483    uart_writer/p_0_in
    SLICE_X31Y35         LUT4 (Prop_lut4_I2_O)        0.124     8.607 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=9, routed)           0.663     9.270    uart_writer/bit_cnt[2]_i_2__0_n_0
    SLICE_X31Y35         FDRE                                         r  uart_writer/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443    88.121    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/bit_cnt_reg[1]/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X31Y35         FDRE (Setup_fdre_C_CE)      -0.205    88.140    uart_writer/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         88.140    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                 78.870    

Slack (MET) :             78.870ns  (required time - arrival time)
  Source:                 uart_writer/etu_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.828ns (19.818%)  route 3.350ns (80.182%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.565     5.092    uart_writer/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uart_writer/etu_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_writer/etu_cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.419    uart_writer/etu_cnt_reg_n_0_[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.543 f  uart_writer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.645     7.188    uart_writer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.312 r  uart_writer/FSM_sequential_state[1]_i_3/O
                         net (fo=22, routed)          1.171     8.483    uart_writer/p_0_in
    SLICE_X31Y35         LUT4 (Prop_lut4_I2_O)        0.124     8.607 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=9, routed)           0.663     9.270    uart_writer/bit_cnt[2]_i_2__0_n_0
    SLICE_X31Y35         FDRE                                         r  uart_writer/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443    88.121    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/bit_cnt_reg[2]/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X31Y35         FDRE (Setup_fdre_C_CE)      -0.205    88.140    uart_writer/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         88.140    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                 78.870    

Slack (MET) :             78.870ns  (required time - arrival time)
  Source:                 uart_writer/etu_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.828ns (19.818%)  route 3.350ns (80.182%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.565     5.092    uart_writer/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uart_writer/etu_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_writer/etu_cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.419    uart_writer/etu_cnt_reg_n_0_[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.543 f  uart_writer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.645     7.188    uart_writer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.312 r  uart_writer/FSM_sequential_state[1]_i_3/O
                         net (fo=22, routed)          1.171     8.483    uart_writer/p_0_in
    SLICE_X31Y35         LUT4 (Prop_lut4_I2_O)        0.124     8.607 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=9, routed)           0.663     9.270    uart_writer/bit_cnt[2]_i_2__0_n_0
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443    88.121    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[0]/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X31Y35         FDRE (Setup_fdre_C_CE)      -0.205    88.140    uart_writer/data_reg[0]
  -------------------------------------------------------------------
                         required time                         88.140    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                 78.870    

Slack (MET) :             78.870ns  (required time - arrival time)
  Source:                 uart_writer/etu_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.828ns (19.818%)  route 3.350ns (80.182%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.565     5.092    uart_writer/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uart_writer/etu_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_writer/etu_cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.419    uart_writer/etu_cnt_reg_n_0_[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.543 f  uart_writer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.645     7.188    uart_writer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.312 r  uart_writer/FSM_sequential_state[1]_i_3/O
                         net (fo=22, routed)          1.171     8.483    uart_writer/p_0_in
    SLICE_X31Y35         LUT4 (Prop_lut4_I2_O)        0.124     8.607 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=9, routed)           0.663     9.270    uart_writer/bit_cnt[2]_i_2__0_n_0
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443    88.121    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[1]/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X31Y35         FDRE (Setup_fdre_C_CE)      -0.205    88.140    uart_writer/data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.140    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                 78.870    

Slack (MET) :             78.870ns  (required time - arrival time)
  Source:                 uart_writer/etu_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.828ns (19.818%)  route 3.350ns (80.182%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.565     5.092    uart_writer/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uart_writer/etu_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_writer/etu_cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.419    uart_writer/etu_cnt_reg_n_0_[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.543 f  uart_writer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.645     7.188    uart_writer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.312 r  uart_writer/FSM_sequential_state[1]_i_3/O
                         net (fo=22, routed)          1.171     8.483    uart_writer/p_0_in
    SLICE_X31Y35         LUT4 (Prop_lut4_I2_O)        0.124     8.607 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=9, routed)           0.663     9.270    uart_writer/bit_cnt[2]_i_2__0_n_0
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443    88.121    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[2]/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X31Y35         FDRE (Setup_fdre_C_CE)      -0.205    88.140    uart_writer/data_reg[2]
  -------------------------------------------------------------------
                         required time                         88.140    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                 78.870    

Slack (MET) :             79.060ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.058ns (27.969%)  route 2.725ns (72.031%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 88.109 - 83.330 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.548     5.075    uart_reader/clk_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  uart_reader/etu_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  uart_reader/etu_cnt_reg[10]/Q
                         net (fo=3, routed)           0.881     6.412    uart_reader/etu_cnt_reg_n_0_[10]
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.150     6.562 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.512     7.074    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I4_O)        0.328     7.402 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=8, routed)           0.461     7.863    uart_reader/etu_full__10
    SLICE_X15Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.987 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.871     8.858    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X13Y30         FDRE                                         r  uart_reader/etu_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.431    88.109    uart_reader/clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  uart_reader/etu_cnt_reg[13]/C
                         clock pessimism              0.273    88.382    
                         clock uncertainty           -0.035    88.347    
    SLICE_X13Y30         FDRE (Setup_fdre_C_R)       -0.429    87.918    uart_reader/etu_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         87.918    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                 79.060    

Slack (MET) :             79.060ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.058ns (27.969%)  route 2.725ns (72.031%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 88.109 - 83.330 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.548     5.075    uart_reader/clk_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  uart_reader/etu_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  uart_reader/etu_cnt_reg[10]/Q
                         net (fo=3, routed)           0.881     6.412    uart_reader/etu_cnt_reg_n_0_[10]
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.150     6.562 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.512     7.074    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I4_O)        0.328     7.402 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=8, routed)           0.461     7.863    uart_reader/etu_full__10
    SLICE_X15Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.987 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.871     8.858    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X13Y30         FDRE                                         r  uart_reader/etu_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.431    88.109    uart_reader/clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  uart_reader/etu_cnt_reg[14]/C
                         clock pessimism              0.273    88.382    
                         clock uncertainty           -0.035    88.347    
    SLICE_X13Y30         FDRE (Setup_fdre_C_R)       -0.429    87.918    uart_reader/etu_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         87.918    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                 79.060    

Slack (MET) :             79.068ns  (required time - arrival time)
  Source:                 uart_writer/etu_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.828ns (20.543%)  route 3.203ns (79.457%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.565     5.092    uart_writer/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uart_writer/etu_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_writer/etu_cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.419    uart_writer/etu_cnt_reg_n_0_[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.543 f  uart_writer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.645     7.188    uart_writer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.312 r  uart_writer/FSM_sequential_state[1]_i_3/O
                         net (fo=22, routed)          1.171     8.483    uart_writer/p_0_in
    SLICE_X31Y35         LUT4 (Prop_lut4_I2_O)        0.124     8.607 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=9, routed)           0.515     9.123    uart_writer/bit_cnt[2]_i_2__0_n_0
    SLICE_X32Y35         FDRE                                         r  uart_writer/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    88.122    uart_writer/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  uart_writer/data_reg[4]/C
                         clock pessimism              0.273    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X32Y35         FDRE (Setup_fdre_C_CE)      -0.169    88.191    uart_writer/data_reg[4]
  -------------------------------------------------------------------
                         required time                         88.191    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                 79.068    

Slack (MET) :             79.099ns  (required time - arrival time)
  Source:                 uart_writer/etu_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/dout_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.828ns (20.779%)  route 3.157ns (79.221%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.565     5.092    uart_writer/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uart_writer/etu_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  uart_writer/etu_cnt_reg[11]/Q
                         net (fo=2, routed)           0.871     6.419    uart_writer/etu_cnt_reg_n_0_[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.543 f  uart_writer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.645     7.188    uart_writer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.312 r  uart_writer/FSM_sequential_state[1]_i_3/O
                         net (fo=22, routed)          1.045     8.357    uart_writer/p_0_in
    SLICE_X30Y36         LUT4 (Prop_lut4_I1_O)        0.124     8.481 r  uart_writer/dout_i_1/O
                         net (fo=1, routed)           0.596     9.077    uart_writer/dout_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  uart_writer/dout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443    88.121    uart_writer/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  uart_writer/dout_reg/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X30Y36         FDRE (Setup_fdre_C_CE)      -0.169    88.176    uart_writer/dout_reg
  -------------------------------------------------------------------
                         required time                         88.176    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                 79.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_writer/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.451    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.128     1.579 r  uart_writer/data_reg[2]/Q
                         net (fo=1, routed)           0.055     1.634    uart_writer/data_reg_n_0_[2]
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.830     1.964    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[1]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)        -0.006     1.445    uart_writer/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 uart_writer/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.451    uart_writer/clk_IBUF_BUFG
    SLICE_X30Y35         FDRE                                         r  uart_writer/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.164     1.615 r  uart_writer/data_reg[3]/Q
                         net (fo=2, routed)           0.119     1.734    uart_writer/data_reg_n_0_[3]
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.830     1.964    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[2]/C
                         clock pessimism             -0.500     1.464    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.078     1.542    uart_writer/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_writer/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.042%)  route 0.211ns (59.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.451    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  uart_writer/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  uart_writer/data_reg[6]/Q
                         net (fo=2, routed)           0.211     1.803    uart_writer/data_reg_n_0_[6]
    SLICE_X32Y36         FDRE                                         r  uart_writer/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.830     1.964    uart_writer/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  uart_writer/data_reg[5]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.086     1.572    uart_writer/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uart_writer/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.396%)  route 0.143ns (46.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.451    uart_writer/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  uart_writer/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164     1.615 r  uart_writer/data_reg[5]/Q
                         net (fo=1, routed)           0.143     1.758    uart_writer/data_reg_n_0_[5]
    SLICE_X32Y35         FDRE                                         r  uart_writer/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.830     1.964    uart_writer/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  uart_writer/data_reg[4]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.059     1.525    uart_writer/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uart_reader/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.651%)  route 0.181ns (49.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.553     1.443    uart_reader/clk_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  uart_reader/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart_reader/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.181     1.765    uart_reader/FSM_onehot_state_reg_n_0_[2]
    SLICE_X14Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.810 r  uart_reader/valid_i_1/O
                         net (fo=1, routed)           0.000     1.810    uart_reader/valid_i_1_n_0
    SLICE_X14Y28         FDRE                                         r  uart_reader/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.820     1.954    uart_reader/clk_IBUF_BUFG
    SLICE_X14Y28         FDRE                                         r  uart_reader/valid_reg/C
                         clock pessimism             -0.497     1.457    
    SLICE_X14Y28         FDRE (Hold_fdre_C_D)         0.120     1.577    uart_reader/valid_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uart_writer/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.451    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  uart_writer/data_reg[1]/Q
                         net (fo=1, routed)           0.176     1.768    uart_writer/data_reg_n_0_[1]
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.830     1.964    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[0]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.070     1.521    uart_writer/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_reader/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.728%)  route 0.154ns (45.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.553     1.443    uart_reader/clk_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  uart_reader/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart_reader/bit_cnt_reg[1]/Q
                         net (fo=3, routed)           0.154     1.738    uart_reader/bit_cnt_reg_n_0_[1]
    SLICE_X15Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  uart_reader/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.783    uart_reader/bit_cnt[1]_i_1_n_0
    SLICE_X15Y27         FDRE                                         r  uart_reader/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.819     1.953    uart_reader/clk_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  uart_reader/bit_cnt_reg[1]/C
                         clock pessimism             -0.510     1.443    
    SLICE_X15Y27         FDRE (Hold_fdre_C_D)         0.092     1.535    uart_reader/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 uart_reader/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.350%)  route 0.176ns (48.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.553     1.443    uart_reader/clk_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  uart_reader/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart_reader/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.176     1.760    uart_reader/FSM_onehot_state_reg_n_0_[2]
    SLICE_X15Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  uart_reader/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.805    uart_reader/FSM_onehot_state[1]_i_1_n_0
    SLICE_X15Y28         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.820     1.954    uart_reader/clk_IBUF_BUFG
    SLICE_X15Y28         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X15Y28         FDRE (Hold_fdre_C_D)         0.091     1.548    uart_reader/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_reader/etu_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.554     1.444    uart_reader/clk_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  uart_reader/etu_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart_reader/etu_cnt_reg[12]/Q
                         net (fo=2, routed)           0.117     1.702    uart_reader/etu_cnt_reg_n_0_[12]
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  uart_reader/etu_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.810    uart_reader/etu_cnt0_carry__1_n_4
    SLICE_X13Y29         FDRE                                         r  uart_reader/etu_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.821     1.955    uart_reader/clk_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  uart_reader/etu_cnt_reg[12]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X13Y29         FDRE (Hold_fdre_C_D)         0.105     1.549    uart_reader/etu_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.553     1.443    uart_reader/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           0.117     1.701    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  uart_reader/etu_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.809    uart_reader/etu_cnt0_carry__0_n_4
    SLICE_X13Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.820     1.954    uart_reader/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X13Y28         FDRE (Hold_fdre_C_D)         0.105     1.548    uart_reader/etu_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         83.330      82.330     SLICE_X14Y29   state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X15Y28   uart_reader/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X15Y28   uart_reader/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X15Y27   uart_reader/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X15Y28   uart_reader/bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X15Y27   uart_reader/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X15Y27   uart_reader/bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X14Y27   uart_reader/etu_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X13Y29   uart_reader/etu_cnt_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         41.670      41.170     SLICE_X14Y29   state_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         41.670      41.170     SLICE_X14Y29   state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X15Y28   uart_reader/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X15Y28   uart_reader/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X15Y28   uart_reader/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X15Y28   uart_reader/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X15Y27   uart_reader/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X15Y27   uart_reader/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X15Y28   uart_reader/bit_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X15Y28   uart_reader/bit_cnt_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         41.660      41.160     SLICE_X14Y29   state_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         41.660      41.160     SLICE_X14Y29   state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X15Y28   uart_reader/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X15Y28   uart_reader/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X15Y28   uart_reader/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X15Y28   uart_reader/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X15Y27   uart_reader/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X15Y27   uart_reader/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X15Y28   uart_reader/bit_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X15Y28   uart_reader/bit_cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 4.975ns (64.476%)  route 2.741ns (35.524%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          2.741     4.203    led_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.513     7.716 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.716    led[2]
    J1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 4.976ns (64.662%)  route 2.719ns (35.338%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           2.719     4.183    led_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         3.512     7.695 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.695    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 5.010ns (69.857%)  route 2.162ns (30.143%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          2.162     3.624    led_OBUF[2]
    D3                   OBUF (Prop_obuf_I_O)         3.548     7.172 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.172    rgb[1]
    D3                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.997ns  (logic 4.990ns (71.319%)  route 2.007ns (28.681%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          2.007     3.469    led_OBUF[2]
    E1                   OBUF (Prop_obuf_I_O)         3.528     6.997 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.997    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 4.990ns (71.449%)  route 1.994ns (28.551%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.994     3.458    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         3.527     6.985 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.985    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.459ns (78.523%)  route 0.399ns (21.477%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           0.399     0.631    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     1.858 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.858    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.459ns (77.989%)  route 0.412ns (22.011%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.412     0.642    led_OBUF[2]
    E1                   OBUF (Prop_obuf_I_O)         1.229     1.871 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.871    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.479ns (75.387%)  route 0.483ns (24.613%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.483     0.713    led_OBUF[2]
    D3                   OBUF (Prop_obuf_I_O)         1.249     1.962 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.962    rgb[1]
    D3                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.445ns (66.795%)  route 0.718ns (33.205%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           0.718     0.950    led_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         1.213     2.163 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.163    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.444ns (66.115%)  route 0.740ns (33.885%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.740     0.970    led_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         1.214     2.184 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.184    led[2]
    J1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.047ns  (logic 4.034ns (57.243%)  route 3.013ns (42.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.562     5.089    uart_writer/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           3.013     8.620    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516    12.136 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.136    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.854ns  (logic 4.042ns (58.980%)  route 2.811ns (41.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.548     5.075    clk_IBUF_BUFG
    SLICE_X14Y29         FDSE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518     5.593 r  state_reg/Q
                         net (fo=1, routed)           2.811     8.404    rgb_OBUF[2]
    F2                   OBUF (Prop_obuf_I_O)         3.524    11.929 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.929    rgb[2]
    F2                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.389ns (59.506%)  route 0.945ns (40.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.554     1.444    clk_IBUF_BUFG
    SLICE_X14Y29         FDSE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.164     1.608 r  state_reg/Q
                         net (fo=1, routed)           0.945     2.553    rgb_OBUF[2]
    F2                   OBUF (Prop_obuf_I_O)         1.225     3.779 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.779    rgb[2]
    F2                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.381ns (57.299%)  route 1.029ns (42.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.451    uart_writer/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164     1.615 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           1.029     2.644    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     3.861 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.861    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.704ns  (logic 1.928ns (40.997%)  route 2.775ns (59.003%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=6, routed)           1.964     3.416    uart_reader/uart_rx_IBUF
    SLICE_X14Y28         LUT2 (Prop_lut2_I1_O)        0.148     3.564 r  uart_reader/bit_cnt[2]_i_2/O
                         net (fo=2, routed)           0.812     4.376    uart_reader/bit_cnt[2]_i_2_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.328     4.704 r  uart_reader/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.704    uart_reader/bit_cnt[2]_i_1_n_0
    SLICE_X15Y27         FDRE                                         r  uart_reader/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.428     4.776    uart_reader/clk_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  uart_reader/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.561ns  (logic 1.576ns (34.565%)  route 2.984ns (65.435%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=6, routed)           2.114     3.566    uart_reader/uart_rx_IBUF
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.690 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.871     4.561    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X13Y30         FDRE                                         r  uart_reader/etu_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.431     4.779    uart_reader/clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  uart_reader/etu_cnt_reg[13]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.561ns  (logic 1.576ns (34.565%)  route 2.984ns (65.435%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=6, routed)           2.114     3.566    uart_reader/uart_rx_IBUF
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.690 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.871     4.561    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X13Y30         FDRE                                         r  uart_reader/etu_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.431     4.779    uart_reader/clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  uart_reader/etu_cnt_reg[14]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 1.928ns (43.086%)  route 2.547ns (56.914%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=6, routed)           1.964     3.416    uart_reader/uart_rx_IBUF
    SLICE_X14Y28         LUT2 (Prop_lut2_I1_O)        0.148     3.564 r  uart_reader/bit_cnt[2]_i_2/O
                         net (fo=2, routed)           0.584     4.148    uart_reader/bit_cnt[2]_i_2_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.328     4.476 r  uart_reader/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.476    uart_reader/bit_cnt[1]_i_1_n_0
    SLICE_X15Y27         FDRE                                         r  uart_reader/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.428     4.776    uart_reader/clk_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  uart_reader/bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.454ns  (logic 1.616ns (36.285%)  route 2.838ns (63.715%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          2.185     3.647    uart_writer/led_OBUF[0]
    SLICE_X31Y35         LUT3 (Prop_lut3_I1_O)        0.154     3.801 r  uart_writer/bit_cnt[2]_i_1/O
                         net (fo=9, routed)           0.653     4.454    uart_writer/bit_cnt[2]_i_1_n_0
    SLICE_X32Y36         FDRE                                         r  uart_writer/data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.792    uart_writer/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  uart_writer/data_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.454ns  (logic 1.616ns (36.285%)  route 2.838ns (63.715%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          2.185     3.647    uart_writer/led_OBUF[0]
    SLICE_X31Y35         LUT3 (Prop_lut3_I1_O)        0.154     3.801 r  uart_writer/bit_cnt[2]_i_1/O
                         net (fo=9, routed)           0.653     4.454    uart_writer/bit_cnt[2]_i_1_n_0
    SLICE_X32Y36         FDRE                                         r  uart_writer/data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.792    uart_writer/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  uart_writer/data_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.434ns  (logic 1.586ns (35.774%)  route 2.848ns (64.226%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          2.185     3.647    uart_writer/led_OBUF[0]
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.771 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=9, routed)           0.663     4.434    uart_writer/bit_cnt[2]_i_2__0_n_0
    SLICE_X31Y35         FDRE                                         r  uart_writer/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443     4.791    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.434ns  (logic 1.586ns (35.774%)  route 2.848ns (64.226%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          2.185     3.647    uart_writer/led_OBUF[0]
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.771 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=9, routed)           0.663     4.434    uart_writer/bit_cnt[2]_i_2__0_n_0
    SLICE_X31Y35         FDRE                                         r  uart_writer/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443     4.791    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.434ns  (logic 1.586ns (35.774%)  route 2.848ns (64.226%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          2.185     3.647    uart_writer/led_OBUF[0]
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.771 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=9, routed)           0.663     4.434    uart_writer/bit_cnt[2]_i_2__0_n_0
    SLICE_X31Y35         FDRE                                         r  uart_writer/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443     4.791    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.434ns  (logic 1.586ns (35.774%)  route 2.848ns (64.226%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          2.185     3.647    uart_writer/led_OBUF[0]
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     3.771 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=9, routed)           0.663     4.434    uart_writer/bit_cnt[2]_i_2__0_n_0
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443     4.791    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart_writer/data_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/etu_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.275ns (32.513%)  route 0.571ns (67.487%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.571     0.802    uart_writer/led_OBUF[0]
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.045     0.847 r  uart_writer/etu_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.847    uart_writer/etu_cnt[7]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  uart_writer/etu_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.965    uart_writer/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  uart_writer/etu_cnt_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/etu_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.275ns (31.097%)  route 0.610ns (68.903%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.610     0.840    uart_writer/led_OBUF[0]
    SLICE_X31Y37         LUT5 (Prop_lut5_I0_O)        0.045     0.885 r  uart_writer/etu_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.885    uart_writer/etu_cnt[5]_i_1_n_0
    SLICE_X31Y37         FDRE                                         r  uart_writer/etu_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.965    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  uart_writer/etu_cnt_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/etu_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.275ns (30.631%)  route 0.623ns (69.369%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.623     0.854    uart_writer/led_OBUF[0]
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.045     0.899 r  uart_writer/etu_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.899    uart_writer/etu_cnt[6]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  uart_writer/etu_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.965    uart_writer/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  uart_writer/etu_cnt_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/etu_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.275ns (28.098%)  route 0.704ns (71.902%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.704     0.935    uart_writer/led_OBUF[0]
    SLICE_X33Y38         LUT5 (Prop_lut5_I0_O)        0.045     0.980 r  uart_writer/etu_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.980    uart_writer/etu_cnt[9]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  uart_writer/etu_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.967    uart_writer/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uart_writer/etu_cnt_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/etu_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.275ns (27.930%)  route 0.710ns (72.070%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.710     0.940    uart_writer/led_OBUF[0]
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.045     0.985 r  uart_writer/etu_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.985    uart_writer/etu_cnt[8]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  uart_writer/etu_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.965    uart_writer/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  uart_writer/etu_cnt_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/etu_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.275ns (27.881%)  route 0.712ns (72.119%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.712     0.942    uart_writer/led_OBUF[0]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.045     0.987 r  uart_writer/etu_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.987    uart_writer/etu_cnt[12]_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  uart_writer/etu_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.967    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  uart_writer/etu_cnt_reg[12]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/etu_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.275ns (27.852%)  route 0.713ns (72.148%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.713     0.943    uart_writer/led_OBUF[0]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.045     0.988 r  uart_writer/etu_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     0.988    uart_writer/etu_cnt[13]_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  uart_writer/etu_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.833     1.967    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  uart_writer/etu_cnt_reg[13]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.266ns (26.546%)  route 0.735ns (73.454%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=6, routed)           0.735     0.955    uart_reader/uart_rx_IBUF
    SLICE_X15Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.000 r  uart_reader/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.000    uart_reader/FSM_onehot_state[0]_i_1_n_0
    SLICE_X15Y28         FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.820     1.954    uart_reader/clk_IBUF_BUFG
    SLICE_X15Y28         FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/etu_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.275ns (26.799%)  route 0.752ns (73.201%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.752     0.982    uart_writer/led_OBUF[0]
    SLICE_X31Y36         LUT5 (Prop_lut5_I0_O)        0.045     1.027 r  uart_writer/etu_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.027    uart_writer/etu_cnt[0]_i_1__0_n_0
    SLICE_X31Y36         FDRE                                         r  uart_writer/etu_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.830     1.964    uart_writer/clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  uart_writer/etu_cnt_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_writer/etu_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.275ns (25.614%)  route 0.799ns (74.386%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.799     1.030    uart_writer/led_OBUF[0]
    SLICE_X33Y36         LUT5 (Prop_lut5_I0_O)        0.045     1.075 r  uart_writer/etu_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.075    uart_writer/etu_cnt[1]_i_1_n_0
    SLICE_X33Y36         FDRE                                         r  uart_writer/etu_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.830     1.964    uart_writer/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  uart_writer/etu_cnt_reg[1]/C





