design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/c29b/hdl/SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI.vhd,incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
SevenSegment.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/c29b/src/SevenSegment.vhd,incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
SOC_7SEG_AXI_Core1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/c29b/hdl/SOC_7SEG_AXI_Core1.vhd,incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_SOC_7SEG_AXI_Core1_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_SOC_7SEG_AXI_Core1_0_0/sim/design_1_SOC_7SEG_AXI_Core1_0_0.vhd,incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
