

================================================================
== Vivado HLS Report for 'fc2'
================================================================
* Date:           Wed Jun 17 16:34:48 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.988|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  122042|  122042|  122042|  122042|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                      |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- memset_output       |      83|      83|         1|          -|          -|    84|    no    |
        |- fc_layer2_label13   |  121200|  121200|      1010|          -|          -|   120|    no    |
        | + fc_layer2_label41  |    1008|    1008|        12|          -|          -|    84|    no    |
        |- fc_layer2_label11   |     756|     756|         9|          -|          -|    84|    no    |
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / (!exitcond7)
	16  / (exitcond7)
4 --> 
	5  / (!exitcond6)
	3  / (exitcond6)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	4  / true
16 --> 
	17  / (!exitcond)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	16  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str90, i32 0, i32 0, [1 x i8]* @p_str91, [1 x i8]* @p_str92, [1 x i8]* @p_str93, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str94, [1 x i8]* @p_str95)"   --->   Operation 25 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecInterface(float* %in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str83, i32 0, i32 0, [1 x i8]* @p_str84, [1 x i8]* @p_str85, [1 x i8]* @p_str86, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str87, [1 x i8]* @p_str88)"   --->   Operation 26 'specinterface' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output = alloca [84 x float], align 16" [lenet_hls/lenet_hls.cpp:323]   --->   Operation 27 'alloca' 'output' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_1 : Operation 28 [1/1] (1.66ns)   --->   "br label %meminst"   --->   Operation 28 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%invdar = phi i7 [ 0, %0 ], [ %indvarinc, %meminst ]" [lenet_hls/lenet_hls.cpp:323]   --->   Operation 29 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.03ns)   --->   "%indvarinc = add i7 %invdar, 1" [lenet_hls/lenet_hls.cpp:323]   --->   Operation 30 'add' 'indvarinc' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = zext i7 %invdar to i64" [lenet_hls/lenet_hls.cpp:323]   --->   Operation 31 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [84 x float]* %output, i64 0, i64 %tmp" [lenet_hls/lenet_hls.cpp:323]   --->   Operation 32 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %output_addr, align 4" [lenet_hls/lenet_hls.cpp:323]   --->   Operation 33 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_2 : Operation 34 [1/1] (1.46ns)   --->   "%tmp_s = icmp eq i7 %invdar, -45" [lenet_hls/lenet_hls.cpp:323]   --->   Operation 34 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_output_str)"   --->   Operation 35 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 36 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader2.preheader, label %meminst" [lenet_hls/lenet_hls.cpp:323]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.66ns)   --->   "br label %.preheader2"   --->   Operation 38 'br' <Predicate = (tmp_s)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j = phi i7 [ %j_4, %4 ], [ 0, %.preheader2.preheader ]"   --->   Operation 39 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ %next_mul, %4 ], [ 0, %.preheader2.preheader ]"   --->   Operation 40 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.13ns)   --->   "%next_mul = add i14 %phi_mul, 84"   --->   Operation 41 'add' 'next_mul' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.46ns)   --->   "%exitcond7 = icmp eq i7 %j, -8" [lenet_hls/lenet_hls.cpp:326]   --->   Operation 42 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 43 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.03ns)   --->   "%j_4 = add i7 %j, 1" [lenet_hls/lenet_hls.cpp:326]   --->   Operation 44 'add' 'j_4' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader.preheader, label %1" [lenet_hls/lenet_hls.cpp:326]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str27) nounwind" [lenet_hls/lenet_hls.cpp:326]   --->   Operation 46 'specloopname' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str27)" [lenet_hls/lenet_hls.cpp:326]   --->   Operation 47 'specregionbegin' 'tmp_35' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.90ns)   --->   "%tmp_49 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %in_V)" [lenet_hls/lenet_hls.cpp:327]   --->   Operation 48 'read' 'tmp_49' <Predicate = (!exitcond7)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (1.66ns)   --->   "br label %2" [lenet_hls/lenet_hls.cpp:328]   --->   Operation 49 'br' <Predicate = (!exitcond7)> <Delay = 1.66>
ST_3 : Operation 50 [1/1] (1.66ns)   --->   "br label %.preheader" [lenet_hls/lenet_hls.cpp:332]   --->   Operation 50 'br' <Predicate = (exitcond7)> <Delay = 1.66>

State 4 <SV = 3> <Delay = 5.39>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %1 ], [ %i_7, %3 ]"   --->   Operation 51 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.46ns)   --->   "%exitcond6 = icmp eq i7 %i, -44" [lenet_hls/lenet_hls.cpp:328]   --->   Operation 52 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 53 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.03ns)   --->   "%i_7 = add i7 %i, 1" [lenet_hls/lenet_hls.cpp:328]   --->   Operation 54 'add' 'i_7' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %4, label %3" [lenet_hls/lenet_hls.cpp:328]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i7 %i to i14" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 56 'zext' 'tmp_43_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.13ns)   --->   "%tmp_47 = add i14 %phi_mul, %tmp_43_cast" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 57 'add' 'tmp_47' <Predicate = (!exitcond6)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i14 %tmp_47 to i64" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 58 'zext' 'tmp_50_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%fc2_layer_weights_ad = getelementptr [10080 x float]* @fc2_layer_weights, i64 0, i64 %tmp_50_cast" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 59 'getelementptr' 'fc2_layer_weights_ad' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%fc2_layer_weights_lo = load float* %fc2_layer_weights_ad, align 4" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 60 'load' 'fc2_layer_weights_lo' <Predicate = (!exitcond6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 84> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str27, i32 %tmp_35)" [lenet_hls/lenet_hls.cpp:331]   --->   Operation 61 'specregionend' 'empty_52' <Predicate = (exitcond6)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader2" [lenet_hls/lenet_hls.cpp:326]   --->   Operation 62 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 63 [1/2] (3.25ns)   --->   "%fc2_layer_weights_lo = load float* %fc2_layer_weights_ad, align 4" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 63 'load' 'fc2_layer_weights_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 84> <ROM>

State 6 <SV = 5> <Delay = 5.64>
ST_6 : Operation 64 [4/4] (5.64ns)   --->   "%tmp_44 = fmul float %fc2_layer_weights_lo, %tmp_49" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 64 'fmul' 'tmp_44' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.64>
ST_7 : Operation 65 [3/4] (5.64ns)   --->   "%tmp_44 = fmul float %fc2_layer_weights_lo, %tmp_49" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 65 'fmul' 'tmp_44' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.64>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_43 = zext i7 %i to i64" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 66 'zext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [2/4] (5.64ns)   --->   "%tmp_44 = fmul float %fc2_layer_weights_lo, %tmp_49" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 67 'fmul' 'tmp_44' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr inbounds [84 x float]* %output, i64 0, i64 %tmp_43" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 68 'getelementptr' 'output_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [2/2] (3.25ns)   --->   "%output_load_3 = load float* %output_addr_5, align 4" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 69 'load' 'output_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>

State 9 <SV = 8> <Delay = 5.64>
ST_9 : Operation 70 [1/4] (5.64ns)   --->   "%tmp_44 = fmul float %fc2_layer_weights_lo, %tmp_49" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 70 'fmul' 'tmp_44' <Predicate = true> <Delay = 5.64> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.64> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/2] (3.25ns)   --->   "%output_load_3 = load float* %output_addr_5, align 4" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 71 'load' 'output_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>

State 10 <SV = 9> <Delay = 7.17>
ST_10 : Operation 72 [5/5] (7.17ns)   --->   "%tmp_45 = fadd float %output_load_3, %tmp_44" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 72 'fadd' 'tmp_45' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.17>
ST_11 : Operation 73 [4/5] (7.17ns)   --->   "%tmp_45 = fadd float %output_load_3, %tmp_44" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 73 'fadd' 'tmp_45' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.17>
ST_12 : Operation 74 [3/5] (7.17ns)   --->   "%tmp_45 = fadd float %output_load_3, %tmp_44" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 74 'fadd' 'tmp_45' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.17>
ST_13 : Operation 75 [2/5] (7.17ns)   --->   "%tmp_45 = fadd float %output_load_3, %tmp_44" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 75 'fadd' 'tmp_45' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.17>
ST_14 : Operation 76 [1/5] (7.17ns)   --->   "%tmp_45 = fadd float %output_load_3, %tmp_44" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 76 'fadd' 'tmp_45' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str28) nounwind" [lenet_hls/lenet_hls.cpp:328]   --->   Operation 77 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 78 [1/1] (3.25ns)   --->   "store float %tmp_45, float* %output_addr_5, align 4" [lenet_hls/lenet_hls.cpp:329]   --->   Operation 78 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "br label %2" [lenet_hls/lenet_hls.cpp:328]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 3.25>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%i1 = phi i7 [ %i_6, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 80 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (1.46ns)   --->   "%exitcond = icmp eq i7 %i1, -44" [lenet_hls/lenet_hls.cpp:332]   --->   Operation 81 'icmp' 'exitcond' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 82 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (2.03ns)   --->   "%i_6 = add i7 %i1, 1" [lenet_hls/lenet_hls.cpp:332]   --->   Operation 83 'add' 'i_6' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %5" [lenet_hls/lenet_hls.cpp:332]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_38 = zext i7 %i1 to i64" [lenet_hls/lenet_hls.cpp:333]   --->   Operation 85 'zext' 'tmp_38' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr inbounds [84 x float]* %output, i64 0, i64 %tmp_38" [lenet_hls/lenet_hls.cpp:333]   --->   Operation 86 'getelementptr' 'output_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 87 [2/2] (3.25ns)   --->   "%output_load = load float* %output_addr_4, align 4" [lenet_hls/lenet_hls.cpp:333]   --->   Operation 87 'load' 'output_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%fc2_layer_bias_addr = getelementptr inbounds [84 x float]* @fc2_layer_bias, i64 0, i64 %tmp_38" [lenet_hls/lenet_hls.cpp:333]   --->   Operation 88 'getelementptr' 'fc2_layer_bias_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 89 [2/2] (3.25ns)   --->   "%fc2_layer_bias_load = load float* %fc2_layer_bias_addr, align 4" [lenet_hls/lenet_hls.cpp:333]   --->   Operation 89 'load' 'fc2_layer_bias_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 84> <ROM>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "ret void" [lenet_hls/lenet_hls.cpp:336]   --->   Operation 90 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 17 <SV = 4> <Delay = 3.25>
ST_17 : Operation 91 [1/2] (3.25ns)   --->   "%output_load = load float* %output_addr_4, align 4" [lenet_hls/lenet_hls.cpp:333]   --->   Operation 91 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_17 : Operation 92 [1/2] (3.25ns)   --->   "%fc2_layer_bias_load = load float* %fc2_layer_bias_addr, align 4" [lenet_hls/lenet_hls.cpp:333]   --->   Operation 92 'load' 'fc2_layer_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 84> <ROM>

State 18 <SV = 5> <Delay = 7.17>
ST_18 : Operation 93 [5/5] (7.17ns)   --->   "%a_assign = fadd float %output_load, %fc2_layer_bias_load" [lenet_hls/lenet_hls.cpp:333]   --->   Operation 93 'fadd' 'a_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 6> <Delay = 7.17>
ST_19 : Operation 94 [4/5] (7.17ns)   --->   "%a_assign = fadd float %output_load, %fc2_layer_bias_load" [lenet_hls/lenet_hls.cpp:333]   --->   Operation 94 'fadd' 'a_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 7> <Delay = 7.17>
ST_20 : Operation 95 [3/5] (7.17ns)   --->   "%a_assign = fadd float %output_load, %fc2_layer_bias_load" [lenet_hls/lenet_hls.cpp:333]   --->   Operation 95 'fadd' 'a_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 7.17>
ST_21 : Operation 96 [2/5] (7.17ns)   --->   "%a_assign = fadd float %output_load, %fc2_layer_bias_load" [lenet_hls/lenet_hls.cpp:333]   --->   Operation 96 'fadd' 'a_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 7.17>
ST_22 : Operation 97 [1/5] (7.17ns)   --->   "%a_assign = fadd float %output_load, %fc2_layer_bias_load" [lenet_hls/lenet_hls.cpp:333]   --->   Operation 97 'fadd' 'a_assign' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 7.98>
ST_23 : Operation 98 [1/1] (0.00ns)   --->   "%a_assign_to_int = bitcast float %a_assign to i32" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:333]   --->   Operation 98 'bitcast' 'a_assign_to_int' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_to_int, i32 23, i32 30)" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:333]   --->   Operation 99 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i32 %a_assign_to_int to i23" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:333]   --->   Operation 100 'trunc' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 101 [1/1] (1.47ns)   --->   "%notlhs = icmp ne i8 %tmp_39, -1" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:333]   --->   Operation 101 'icmp' 'notlhs' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 102 [1/1] (2.40ns)   --->   "%notrhs = icmp eq i23 %tmp_48, 0" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:333]   --->   Operation 102 'icmp' 'notrhs' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_40 = or i1 %notrhs, %notlhs" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:333]   --->   Operation 103 'or' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 104 [1/1] (6.61ns)   --->   "%tmp_41 = fcmp ogt float %a_assign, 0.000000e+00" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:333]   --->   Operation 104 'fcmp' 'tmp_41' <Predicate = true> <Delay = 6.61> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_42 = and i1 %tmp_40, %tmp_41" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:333]   --->   Operation 105 'and' 'tmp_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 106 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_46 = select i1 %tmp_42, float %a_assign, float 0.000000e+00" [lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:333]   --->   Operation 106 'select' 'tmp_46' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 11> <Delay = 3.90>
ST_24 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str29) nounwind" [lenet_hls/lenet_hls.cpp:332]   --->   Operation 107 'specloopname' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 108 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %out_V, float %tmp_46)" [lenet_hls/lenet_hls.cpp:333]   --->   Operation 108 'write' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_24 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet_hls/lenet_hls.cpp:332]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', lenet_hls/lenet_hls.cpp:323) with incoming values : ('indvarinc', lenet_hls/lenet_hls.cpp:323) [10]  (1.66 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'phi' operation ('invdar', lenet_hls/lenet_hls.cpp:323) with incoming values : ('indvarinc', lenet_hls/lenet_hls.cpp:323) [10]  (0 ns)
	'getelementptr' operation ('output_addr', lenet_hls/lenet_hls.cpp:323) [13]  (0 ns)
	'store' operation (lenet_hls/lenet_hls.cpp:323) of constant 0 on array 'output', lenet_hls/lenet_hls.cpp:323 [14]  (3.26 ns)

 <State 3>: 3.91ns
The critical path consists of the following:
	fifo read on port 'in_V' (lenet_hls/lenet_hls.cpp:327) [32]  (3.91 ns)

 <State 4>: 5.4ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet_hls/lenet_hls.cpp:328) [35]  (0 ns)
	'add' operation ('tmp_47', lenet_hls/lenet_hls.cpp:329) [44]  (2.14 ns)
	'getelementptr' operation ('fc2_layer_weights_ad', lenet_hls/lenet_hls.cpp:329) [46]  (0 ns)
	'load' operation ('fc2_layer_weights_lo', lenet_hls/lenet_hls.cpp:329) on array 'fc2_layer_weights' [47]  (3.26 ns)

 <State 5>: 3.26ns
The critical path consists of the following:
	'load' operation ('fc2_layer_weights_lo', lenet_hls/lenet_hls.cpp:329) on array 'fc2_layer_weights' [47]  (3.26 ns)

 <State 6>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_44', lenet_hls/lenet_hls.cpp:329) [48]  (5.64 ns)

 <State 7>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_44', lenet_hls/lenet_hls.cpp:329) [48]  (5.64 ns)

 <State 8>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_44', lenet_hls/lenet_hls.cpp:329) [48]  (5.64 ns)

 <State 9>: 5.64ns
The critical path consists of the following:
	'fmul' operation ('tmp_44', lenet_hls/lenet_hls.cpp:329) [48]  (5.64 ns)

 <State 10>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', lenet_hls/lenet_hls.cpp:329) [51]  (7.18 ns)

 <State 11>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', lenet_hls/lenet_hls.cpp:329) [51]  (7.18 ns)

 <State 12>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', lenet_hls/lenet_hls.cpp:329) [51]  (7.18 ns)

 <State 13>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', lenet_hls/lenet_hls.cpp:329) [51]  (7.18 ns)

 <State 14>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('tmp_45', lenet_hls/lenet_hls.cpp:329) [51]  (7.18 ns)

 <State 15>: 3.26ns
The critical path consists of the following:
	'store' operation (lenet_hls/lenet_hls.cpp:329) of variable 'tmp_45', lenet_hls/lenet_hls.cpp:329 on array 'output', lenet_hls/lenet_hls.cpp:323 [52]  (3.26 ns)

 <State 16>: 3.26ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet_hls/lenet_hls.cpp:332) [60]  (0 ns)
	'getelementptr' operation ('output_addr_4', lenet_hls/lenet_hls.cpp:333) [68]  (0 ns)
	'load' operation ('output_load', lenet_hls/lenet_hls.cpp:333) on array 'output', lenet_hls/lenet_hls.cpp:323 [69]  (3.26 ns)

 <State 17>: 3.26ns
The critical path consists of the following:
	'load' operation ('output_load', lenet_hls/lenet_hls.cpp:333) on array 'output', lenet_hls/lenet_hls.cpp:323 [69]  (3.26 ns)

 <State 18>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:333) [72]  (7.18 ns)

 <State 19>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:333) [72]  (7.18 ns)

 <State 20>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:333) [72]  (7.18 ns)

 <State 21>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:333) [72]  (7.18 ns)

 <State 22>: 7.18ns
The critical path consists of the following:
	'fadd' operation ('a', lenet_hls/lenet_hls.cpp:333) [72]  (7.18 ns)

 <State 23>: 7.99ns
The critical path consists of the following:
	'fcmp' operation ('tmp_41', lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:333) [79]  (6.62 ns)
	'and' operation ('tmp_42', lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:333) [80]  (0 ns)
	'select' operation ('a', lenet_hls/headers/activations.h:23->lenet_hls/lenet_hls.cpp:333) [81]  (1.37 ns)

 <State 24>: 3.91ns
The critical path consists of the following:
	fifo write on port 'out_V' (lenet_hls/lenet_hls.cpp:333) [82]  (3.91 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
