/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Oct 10 01:11:42 2017
 *                 Full Compile MD5 Checksum  ea353cbbaf7534b1acfabe87187756c5
 *                     (minus title and desc)
 *                 MD5 Checksum               bd09f6ea4577b9d8ea88a425effe4ef4
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_MEMC_L2_1_1_H__
#define BCHP_MEMC_L2_1_1_H__

/***************************************************************************
 *MEMC_L2_1_1 - MEMSYS L2_1 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_MEMC_L2_1_1_CPU_STATUS              0x0001b03200 /* [RO][32] CPU interrupt Status Register */
#define BCHP_MEMC_L2_1_1_CPU_SET                 0x0001b03204 /* [WO][32] CPU interrupt Set Register */
#define BCHP_MEMC_L2_1_1_CPU_CLEAR               0x0001b03208 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS         0x0001b0320c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET            0x0001b03210 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR          0x0001b03214 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_MEMC_L2_1_1_PCI_STATUS              0x0001b03218 /* [RO][32] PCI interrupt Status Register */
#define BCHP_MEMC_L2_1_1_PCI_SET                 0x0001b0321c /* [WO][32] PCI interrupt Set Register */
#define BCHP_MEMC_L2_1_1_PCI_CLEAR               0x0001b03220 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS         0x0001b03224 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET            0x0001b03228 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR          0x0001b0322c /* [WO][32] PCI interrupt Mask Clear Register */
#define BCHP_MEMC_L2_1_1_SCPU_STATUS             0x0001b03230 /* [RO][32] SCPU interrupt Status Register */
#define BCHP_MEMC_L2_1_1_SCPU_SET                0x0001b03234 /* [WO][32] SCPU interrupt Set Register */
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR              0x0001b03238 /* [WO][32] SCPU interrupt Clear Register */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS        0x0001b0323c /* [RO][32] SCPU interrupt Mask Status Register */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET           0x0001b03240 /* [WO][32] SCPU interrupt Mask Set Register */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR         0x0001b03244 /* [WO][32] SCPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: CPU_STATUS :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_CPU_STATUS_reserved0_MASK                 0xfffff800
#define BCHP_MEMC_L2_1_1_CPU_STATUS_reserved0_SHIFT                11

/* MEMC_L2_1_1 :: CPU_STATUS :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_CPU_STATUS_DTU_CMD_ERR_INTR_MASK          0x00000400
#define BCHP_MEMC_L2_1_1_CPU_STATUS_DTU_CMD_ERR_INTR_SHIFT         10
#define BCHP_MEMC_L2_1_1_CPU_STATUS_DTU_CMD_ERR_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_1 :: CPU_STATUS :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_CPU_STATUS_PHY_DPFE_WATCHDOG_INTR_MASK    0x00000200
#define BCHP_MEMC_L2_1_1_CPU_STATUS_PHY_DPFE_WATCHDOG_INTR_SHIFT   9
#define BCHP_MEMC_L2_1_1_CPU_STATUS_PHY_DPFE_WATCHDOG_INTR_DEFAULT 0x00000000

/* MEMC_L2_1_1 :: CPU_STATUS :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_CPU_STATUS_PHY_DPFE_CPU_INTR_MASK         0x00000100
#define BCHP_MEMC_L2_1_1_CPU_STATUS_PHY_DPFE_CPU_INTR_SHIFT        8
#define BCHP_MEMC_L2_1_1_CPU_STATUS_PHY_DPFE_CPU_INTR_DEFAULT      0x00000000

/* MEMC_L2_1_1 :: CPU_STATUS :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_CPU_STATUS_reserved1_MASK                 0x000000e0
#define BCHP_MEMC_L2_1_1_CPU_STATUS_reserved1_SHIFT                5

/* MEMC_L2_1_1 :: CPU_STATUS :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_CPU_STATUS_MEMC_EDIS_DONE_MASK            0x00000010
#define BCHP_MEMC_L2_1_1_CPU_STATUS_MEMC_EDIS_DONE_SHIFT           4
#define BCHP_MEMC_L2_1_1_CPU_STATUS_MEMC_EDIS_DONE_DEFAULT         0x00000000

/* MEMC_L2_1_1 :: CPU_STATUS :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_CPU_STATUS_MEMC_EDIS_ERR_MASK             0x00000008
#define BCHP_MEMC_L2_1_1_CPU_STATUS_MEMC_EDIS_ERR_SHIFT            3
#define BCHP_MEMC_L2_1_1_CPU_STATUS_MEMC_EDIS_ERR_DEFAULT          0x00000000

/* MEMC_L2_1_1 :: CPU_STATUS :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_CPU_STATUS_ACTIVE_BLOCK_CLIENT_MASK       0x00000004
#define BCHP_MEMC_L2_1_1_CPU_STATUS_ACTIVE_BLOCK_CLIENT_SHIFT      2
#define BCHP_MEMC_L2_1_1_CPU_STATUS_ACTIVE_BLOCK_CLIENT_DEFAULT    0x00000000

/* MEMC_L2_1_1 :: CPU_STATUS :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_CPU_STATUS_TRACELOG_DONE_INTR_MASK        0x00000002
#define BCHP_MEMC_L2_1_1_CPU_STATUS_TRACELOG_DONE_INTR_SHIFT       1
#define BCHP_MEMC_L2_1_1_CPU_STATUS_TRACELOG_DONE_INTR_DEFAULT     0x00000000

/* MEMC_L2_1_1 :: CPU_STATUS :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_CPU_STATUS_TRACELOG_TRIG_INTR_MASK        0x00000001
#define BCHP_MEMC_L2_1_1_CPU_STATUS_TRACELOG_TRIG_INTR_SHIFT       0
#define BCHP_MEMC_L2_1_1_CPU_STATUS_TRACELOG_TRIG_INTR_DEFAULT     0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: CPU_SET :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_CPU_SET_reserved0_MASK                    0xfffff800
#define BCHP_MEMC_L2_1_1_CPU_SET_reserved0_SHIFT                   11

/* MEMC_L2_1_1 :: CPU_SET :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_CPU_SET_DTU_CMD_ERR_INTR_MASK             0x00000400
#define BCHP_MEMC_L2_1_1_CPU_SET_DTU_CMD_ERR_INTR_SHIFT            10
#define BCHP_MEMC_L2_1_1_CPU_SET_DTU_CMD_ERR_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_1 :: CPU_SET :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_CPU_SET_PHY_DPFE_WATCHDOG_INTR_MASK       0x00000200
#define BCHP_MEMC_L2_1_1_CPU_SET_PHY_DPFE_WATCHDOG_INTR_SHIFT      9
#define BCHP_MEMC_L2_1_1_CPU_SET_PHY_DPFE_WATCHDOG_INTR_DEFAULT    0x00000000

/* MEMC_L2_1_1 :: CPU_SET :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_CPU_SET_PHY_DPFE_CPU_INTR_MASK            0x00000100
#define BCHP_MEMC_L2_1_1_CPU_SET_PHY_DPFE_CPU_INTR_SHIFT           8
#define BCHP_MEMC_L2_1_1_CPU_SET_PHY_DPFE_CPU_INTR_DEFAULT         0x00000000

/* MEMC_L2_1_1 :: CPU_SET :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_CPU_SET_reserved1_MASK                    0x000000e0
#define BCHP_MEMC_L2_1_1_CPU_SET_reserved1_SHIFT                   5

/* MEMC_L2_1_1 :: CPU_SET :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_CPU_SET_MEMC_EDIS_DONE_MASK               0x00000010
#define BCHP_MEMC_L2_1_1_CPU_SET_MEMC_EDIS_DONE_SHIFT              4
#define BCHP_MEMC_L2_1_1_CPU_SET_MEMC_EDIS_DONE_DEFAULT            0x00000000

/* MEMC_L2_1_1 :: CPU_SET :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_CPU_SET_MEMC_EDIS_ERR_MASK                0x00000008
#define BCHP_MEMC_L2_1_1_CPU_SET_MEMC_EDIS_ERR_SHIFT               3
#define BCHP_MEMC_L2_1_1_CPU_SET_MEMC_EDIS_ERR_DEFAULT             0x00000000

/* MEMC_L2_1_1 :: CPU_SET :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_CPU_SET_ACTIVE_BLOCK_CLIENT_MASK          0x00000004
#define BCHP_MEMC_L2_1_1_CPU_SET_ACTIVE_BLOCK_CLIENT_SHIFT         2
#define BCHP_MEMC_L2_1_1_CPU_SET_ACTIVE_BLOCK_CLIENT_DEFAULT       0x00000000

/* MEMC_L2_1_1 :: CPU_SET :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_CPU_SET_TRACELOG_DONE_INTR_MASK           0x00000002
#define BCHP_MEMC_L2_1_1_CPU_SET_TRACELOG_DONE_INTR_SHIFT          1
#define BCHP_MEMC_L2_1_1_CPU_SET_TRACELOG_DONE_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_1 :: CPU_SET :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_CPU_SET_TRACELOG_TRIG_INTR_MASK           0x00000001
#define BCHP_MEMC_L2_1_1_CPU_SET_TRACELOG_TRIG_INTR_SHIFT          0
#define BCHP_MEMC_L2_1_1_CPU_SET_TRACELOG_TRIG_INTR_DEFAULT        0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: CPU_CLEAR :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_reserved0_MASK                  0xfffff800
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_reserved0_SHIFT                 11

/* MEMC_L2_1_1 :: CPU_CLEAR :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_DTU_CMD_ERR_INTR_MASK           0x00000400
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_DTU_CMD_ERR_INTR_SHIFT          10
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_DTU_CMD_ERR_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_1 :: CPU_CLEAR :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_PHY_DPFE_WATCHDOG_INTR_MASK     0x00000200
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_PHY_DPFE_WATCHDOG_INTR_SHIFT    9
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_PHY_DPFE_WATCHDOG_INTR_DEFAULT  0x00000000

/* MEMC_L2_1_1 :: CPU_CLEAR :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_PHY_DPFE_CPU_INTR_MASK          0x00000100
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_PHY_DPFE_CPU_INTR_SHIFT         8
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_PHY_DPFE_CPU_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_1 :: CPU_CLEAR :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_reserved1_MASK                  0x000000e0
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_reserved1_SHIFT                 5

/* MEMC_L2_1_1 :: CPU_CLEAR :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_MEMC_EDIS_DONE_MASK             0x00000010
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_MEMC_EDIS_DONE_SHIFT            4
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_MEMC_EDIS_DONE_DEFAULT          0x00000000

/* MEMC_L2_1_1 :: CPU_CLEAR :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_MEMC_EDIS_ERR_MASK              0x00000008
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_MEMC_EDIS_ERR_SHIFT             3
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_MEMC_EDIS_ERR_DEFAULT           0x00000000

/* MEMC_L2_1_1 :: CPU_CLEAR :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_ACTIVE_BLOCK_CLIENT_MASK        0x00000004
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_ACTIVE_BLOCK_CLIENT_SHIFT       2
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_ACTIVE_BLOCK_CLIENT_DEFAULT     0x00000000

/* MEMC_L2_1_1 :: CPU_CLEAR :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_TRACELOG_DONE_INTR_MASK         0x00000002
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_TRACELOG_DONE_INTR_SHIFT        1
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_TRACELOG_DONE_INTR_DEFAULT      0x00000000

/* MEMC_L2_1_1 :: CPU_CLEAR :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_TRACELOG_TRIG_INTR_MASK         0x00000001
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_TRACELOG_TRIG_INTR_SHIFT        0
#define BCHP_MEMC_L2_1_1_CPU_CLEAR_TRACELOG_TRIG_INTR_DEFAULT      0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: CPU_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_reserved0_MASK            0xfffff800
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_reserved0_SHIFT           11

/* MEMC_L2_1_1 :: CPU_MASK_STATUS :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_DTU_CMD_ERR_INTR_MASK     0x00000400
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_DTU_CMD_ERR_INTR_SHIFT    10
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_DTU_CMD_ERR_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_STATUS :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_PHY_DPFE_WATCHDOG_INTR_MASK 0x00000200
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_PHY_DPFE_WATCHDOG_INTR_SHIFT 9
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_PHY_DPFE_WATCHDOG_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_STATUS :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_PHY_DPFE_CPU_INTR_MASK    0x00000100
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_PHY_DPFE_CPU_INTR_SHIFT   8
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_PHY_DPFE_CPU_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_STATUS :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_reserved1_MASK            0x000000e0
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_reserved1_SHIFT           5

/* MEMC_L2_1_1 :: CPU_MASK_STATUS :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_MEMC_EDIS_DONE_MASK       0x00000010
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_MEMC_EDIS_DONE_SHIFT      4
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_MEMC_EDIS_DONE_DEFAULT    0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_STATUS :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_MEMC_EDIS_ERR_MASK        0x00000008
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_MEMC_EDIS_ERR_SHIFT       3
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_MEMC_EDIS_ERR_DEFAULT     0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_STATUS :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_ACTIVE_BLOCK_CLIENT_MASK  0x00000004
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_ACTIVE_BLOCK_CLIENT_SHIFT 2
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_ACTIVE_BLOCK_CLIENT_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_STATUS :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_TRACELOG_DONE_INTR_MASK   0x00000002
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_TRACELOG_DONE_INTR_SHIFT  1
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_TRACELOG_DONE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_STATUS :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_TRACELOG_TRIG_INTR_MASK   0x00000001
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_TRACELOG_TRIG_INTR_SHIFT  0
#define BCHP_MEMC_L2_1_1_CPU_MASK_STATUS_TRACELOG_TRIG_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: CPU_MASK_SET :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_reserved0_MASK               0xfffff800
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_reserved0_SHIFT              11

/* MEMC_L2_1_1 :: CPU_MASK_SET :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_DTU_CMD_ERR_INTR_MASK        0x00000400
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_DTU_CMD_ERR_INTR_SHIFT       10
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_DTU_CMD_ERR_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_SET :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_PHY_DPFE_WATCHDOG_INTR_MASK  0x00000200
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_PHY_DPFE_WATCHDOG_INTR_SHIFT 9
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_PHY_DPFE_WATCHDOG_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_SET :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_PHY_DPFE_CPU_INTR_MASK       0x00000100
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_PHY_DPFE_CPU_INTR_SHIFT      8
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_PHY_DPFE_CPU_INTR_DEFAULT    0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_SET :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_reserved1_MASK               0x000000e0
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_reserved1_SHIFT              5

/* MEMC_L2_1_1 :: CPU_MASK_SET :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_MEMC_EDIS_DONE_MASK          0x00000010
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_MEMC_EDIS_DONE_SHIFT         4
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_MEMC_EDIS_DONE_DEFAULT       0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_SET :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_MEMC_EDIS_ERR_MASK           0x00000008
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_MEMC_EDIS_ERR_SHIFT          3
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_MEMC_EDIS_ERR_DEFAULT        0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_SET :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_ACTIVE_BLOCK_CLIENT_MASK     0x00000004
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_ACTIVE_BLOCK_CLIENT_SHIFT    2
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_ACTIVE_BLOCK_CLIENT_DEFAULT  0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_SET :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_TRACELOG_DONE_INTR_MASK      0x00000002
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_TRACELOG_DONE_INTR_SHIFT     1
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_TRACELOG_DONE_INTR_DEFAULT   0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_SET :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_TRACELOG_TRIG_INTR_MASK      0x00000001
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_TRACELOG_TRIG_INTR_SHIFT     0
#define BCHP_MEMC_L2_1_1_CPU_MASK_SET_TRACELOG_TRIG_INTR_DEFAULT   0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: CPU_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_reserved0_MASK             0xfffff800
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_reserved0_SHIFT            11

/* MEMC_L2_1_1 :: CPU_MASK_CLEAR :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_DTU_CMD_ERR_INTR_MASK      0x00000400
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_DTU_CMD_ERR_INTR_SHIFT     10
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_DTU_CMD_ERR_INTR_DEFAULT   0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_CLEAR :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_PHY_DPFE_WATCHDOG_INTR_MASK 0x00000200
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_PHY_DPFE_WATCHDOG_INTR_SHIFT 9
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_PHY_DPFE_WATCHDOG_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_CLEAR :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_PHY_DPFE_CPU_INTR_MASK     0x00000100
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_PHY_DPFE_CPU_INTR_SHIFT    8
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_PHY_DPFE_CPU_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_CLEAR :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_reserved1_MASK             0x000000e0
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_reserved1_SHIFT            5

/* MEMC_L2_1_1 :: CPU_MASK_CLEAR :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_MEMC_EDIS_DONE_MASK        0x00000010
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_MEMC_EDIS_DONE_SHIFT       4
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_MEMC_EDIS_DONE_DEFAULT     0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_CLEAR :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_MEMC_EDIS_ERR_MASK         0x00000008
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_MEMC_EDIS_ERR_SHIFT        3
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_MEMC_EDIS_ERR_DEFAULT      0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_CLEAR :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_MASK   0x00000004
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_SHIFT  2
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_CLEAR :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_TRACELOG_DONE_INTR_MASK    0x00000002
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_TRACELOG_DONE_INTR_SHIFT   1
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_TRACELOG_DONE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: CPU_MASK_CLEAR :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_TRACELOG_TRIG_INTR_MASK    0x00000001
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_TRACELOG_TRIG_INTR_SHIFT   0
#define BCHP_MEMC_L2_1_1_CPU_MASK_CLEAR_TRACELOG_TRIG_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: PCI_STATUS :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_PCI_STATUS_reserved0_MASK                 0xfffff800
#define BCHP_MEMC_L2_1_1_PCI_STATUS_reserved0_SHIFT                11

/* MEMC_L2_1_1 :: PCI_STATUS :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_PCI_STATUS_DTU_CMD_ERR_INTR_MASK          0x00000400
#define BCHP_MEMC_L2_1_1_PCI_STATUS_DTU_CMD_ERR_INTR_SHIFT         10
#define BCHP_MEMC_L2_1_1_PCI_STATUS_DTU_CMD_ERR_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_1 :: PCI_STATUS :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_PCI_STATUS_PHY_DPFE_WATCHDOG_INTR_MASK    0x00000200
#define BCHP_MEMC_L2_1_1_PCI_STATUS_PHY_DPFE_WATCHDOG_INTR_SHIFT   9
#define BCHP_MEMC_L2_1_1_PCI_STATUS_PHY_DPFE_WATCHDOG_INTR_DEFAULT 0x00000000

/* MEMC_L2_1_1 :: PCI_STATUS :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_PCI_STATUS_PHY_DPFE_CPU_INTR_MASK         0x00000100
#define BCHP_MEMC_L2_1_1_PCI_STATUS_PHY_DPFE_CPU_INTR_SHIFT        8
#define BCHP_MEMC_L2_1_1_PCI_STATUS_PHY_DPFE_CPU_INTR_DEFAULT      0x00000000

/* MEMC_L2_1_1 :: PCI_STATUS :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_PCI_STATUS_reserved1_MASK                 0x000000e0
#define BCHP_MEMC_L2_1_1_PCI_STATUS_reserved1_SHIFT                5

/* MEMC_L2_1_1 :: PCI_STATUS :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_PCI_STATUS_MEMC_EDIS_DONE_MASK            0x00000010
#define BCHP_MEMC_L2_1_1_PCI_STATUS_MEMC_EDIS_DONE_SHIFT           4
#define BCHP_MEMC_L2_1_1_PCI_STATUS_MEMC_EDIS_DONE_DEFAULT         0x00000000

/* MEMC_L2_1_1 :: PCI_STATUS :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_PCI_STATUS_MEMC_EDIS_ERR_MASK             0x00000008
#define BCHP_MEMC_L2_1_1_PCI_STATUS_MEMC_EDIS_ERR_SHIFT            3
#define BCHP_MEMC_L2_1_1_PCI_STATUS_MEMC_EDIS_ERR_DEFAULT          0x00000000

/* MEMC_L2_1_1 :: PCI_STATUS :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_PCI_STATUS_ACTIVE_BLOCK_CLIENT_MASK       0x00000004
#define BCHP_MEMC_L2_1_1_PCI_STATUS_ACTIVE_BLOCK_CLIENT_SHIFT      2
#define BCHP_MEMC_L2_1_1_PCI_STATUS_ACTIVE_BLOCK_CLIENT_DEFAULT    0x00000000

/* MEMC_L2_1_1 :: PCI_STATUS :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_PCI_STATUS_TRACELOG_DONE_INTR_MASK        0x00000002
#define BCHP_MEMC_L2_1_1_PCI_STATUS_TRACELOG_DONE_INTR_SHIFT       1
#define BCHP_MEMC_L2_1_1_PCI_STATUS_TRACELOG_DONE_INTR_DEFAULT     0x00000000

/* MEMC_L2_1_1 :: PCI_STATUS :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_PCI_STATUS_TRACELOG_TRIG_INTR_MASK        0x00000001
#define BCHP_MEMC_L2_1_1_PCI_STATUS_TRACELOG_TRIG_INTR_SHIFT       0
#define BCHP_MEMC_L2_1_1_PCI_STATUS_TRACELOG_TRIG_INTR_DEFAULT     0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: PCI_SET :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_PCI_SET_reserved0_MASK                    0xfffff800
#define BCHP_MEMC_L2_1_1_PCI_SET_reserved0_SHIFT                   11

/* MEMC_L2_1_1 :: PCI_SET :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_PCI_SET_DTU_CMD_ERR_INTR_MASK             0x00000400
#define BCHP_MEMC_L2_1_1_PCI_SET_DTU_CMD_ERR_INTR_SHIFT            10
#define BCHP_MEMC_L2_1_1_PCI_SET_DTU_CMD_ERR_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_1 :: PCI_SET :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_PCI_SET_PHY_DPFE_WATCHDOG_INTR_MASK       0x00000200
#define BCHP_MEMC_L2_1_1_PCI_SET_PHY_DPFE_WATCHDOG_INTR_SHIFT      9
#define BCHP_MEMC_L2_1_1_PCI_SET_PHY_DPFE_WATCHDOG_INTR_DEFAULT    0x00000000

/* MEMC_L2_1_1 :: PCI_SET :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_PCI_SET_PHY_DPFE_CPU_INTR_MASK            0x00000100
#define BCHP_MEMC_L2_1_1_PCI_SET_PHY_DPFE_CPU_INTR_SHIFT           8
#define BCHP_MEMC_L2_1_1_PCI_SET_PHY_DPFE_CPU_INTR_DEFAULT         0x00000000

/* MEMC_L2_1_1 :: PCI_SET :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_PCI_SET_reserved1_MASK                    0x000000e0
#define BCHP_MEMC_L2_1_1_PCI_SET_reserved1_SHIFT                   5

/* MEMC_L2_1_1 :: PCI_SET :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_PCI_SET_MEMC_EDIS_DONE_MASK               0x00000010
#define BCHP_MEMC_L2_1_1_PCI_SET_MEMC_EDIS_DONE_SHIFT              4
#define BCHP_MEMC_L2_1_1_PCI_SET_MEMC_EDIS_DONE_DEFAULT            0x00000000

/* MEMC_L2_1_1 :: PCI_SET :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_PCI_SET_MEMC_EDIS_ERR_MASK                0x00000008
#define BCHP_MEMC_L2_1_1_PCI_SET_MEMC_EDIS_ERR_SHIFT               3
#define BCHP_MEMC_L2_1_1_PCI_SET_MEMC_EDIS_ERR_DEFAULT             0x00000000

/* MEMC_L2_1_1 :: PCI_SET :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_PCI_SET_ACTIVE_BLOCK_CLIENT_MASK          0x00000004
#define BCHP_MEMC_L2_1_1_PCI_SET_ACTIVE_BLOCK_CLIENT_SHIFT         2
#define BCHP_MEMC_L2_1_1_PCI_SET_ACTIVE_BLOCK_CLIENT_DEFAULT       0x00000000

/* MEMC_L2_1_1 :: PCI_SET :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_PCI_SET_TRACELOG_DONE_INTR_MASK           0x00000002
#define BCHP_MEMC_L2_1_1_PCI_SET_TRACELOG_DONE_INTR_SHIFT          1
#define BCHP_MEMC_L2_1_1_PCI_SET_TRACELOG_DONE_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_1 :: PCI_SET :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_PCI_SET_TRACELOG_TRIG_INTR_MASK           0x00000001
#define BCHP_MEMC_L2_1_1_PCI_SET_TRACELOG_TRIG_INTR_SHIFT          0
#define BCHP_MEMC_L2_1_1_PCI_SET_TRACELOG_TRIG_INTR_DEFAULT        0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: PCI_CLEAR :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_reserved0_MASK                  0xfffff800
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_reserved0_SHIFT                 11

/* MEMC_L2_1_1 :: PCI_CLEAR :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_DTU_CMD_ERR_INTR_MASK           0x00000400
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_DTU_CMD_ERR_INTR_SHIFT          10
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_DTU_CMD_ERR_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_1 :: PCI_CLEAR :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_PHY_DPFE_WATCHDOG_INTR_MASK     0x00000200
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_PHY_DPFE_WATCHDOG_INTR_SHIFT    9
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_PHY_DPFE_WATCHDOG_INTR_DEFAULT  0x00000000

/* MEMC_L2_1_1 :: PCI_CLEAR :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_PHY_DPFE_CPU_INTR_MASK          0x00000100
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_PHY_DPFE_CPU_INTR_SHIFT         8
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_PHY_DPFE_CPU_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_1 :: PCI_CLEAR :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_reserved1_MASK                  0x000000e0
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_reserved1_SHIFT                 5

/* MEMC_L2_1_1 :: PCI_CLEAR :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_MEMC_EDIS_DONE_MASK             0x00000010
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_MEMC_EDIS_DONE_SHIFT            4
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_MEMC_EDIS_DONE_DEFAULT          0x00000000

/* MEMC_L2_1_1 :: PCI_CLEAR :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_MEMC_EDIS_ERR_MASK              0x00000008
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_MEMC_EDIS_ERR_SHIFT             3
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_MEMC_EDIS_ERR_DEFAULT           0x00000000

/* MEMC_L2_1_1 :: PCI_CLEAR :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_ACTIVE_BLOCK_CLIENT_MASK        0x00000004
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_ACTIVE_BLOCK_CLIENT_SHIFT       2
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_ACTIVE_BLOCK_CLIENT_DEFAULT     0x00000000

/* MEMC_L2_1_1 :: PCI_CLEAR :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_TRACELOG_DONE_INTR_MASK         0x00000002
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_TRACELOG_DONE_INTR_SHIFT        1
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_TRACELOG_DONE_INTR_DEFAULT      0x00000000

/* MEMC_L2_1_1 :: PCI_CLEAR :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_TRACELOG_TRIG_INTR_MASK         0x00000001
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_TRACELOG_TRIG_INTR_SHIFT        0
#define BCHP_MEMC_L2_1_1_PCI_CLEAR_TRACELOG_TRIG_INTR_DEFAULT      0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: PCI_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_reserved0_MASK            0xfffff800
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_reserved0_SHIFT           11

/* MEMC_L2_1_1 :: PCI_MASK_STATUS :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_DTU_CMD_ERR_INTR_MASK     0x00000400
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_DTU_CMD_ERR_INTR_SHIFT    10
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_DTU_CMD_ERR_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_STATUS :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_PHY_DPFE_WATCHDOG_INTR_MASK 0x00000200
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_PHY_DPFE_WATCHDOG_INTR_SHIFT 9
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_PHY_DPFE_WATCHDOG_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_STATUS :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_PHY_DPFE_CPU_INTR_MASK    0x00000100
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_PHY_DPFE_CPU_INTR_SHIFT   8
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_PHY_DPFE_CPU_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_STATUS :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_reserved1_MASK            0x000000e0
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_reserved1_SHIFT           5

/* MEMC_L2_1_1 :: PCI_MASK_STATUS :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_MEMC_EDIS_DONE_MASK       0x00000010
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_MEMC_EDIS_DONE_SHIFT      4
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_MEMC_EDIS_DONE_DEFAULT    0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_STATUS :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_MEMC_EDIS_ERR_MASK        0x00000008
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_MEMC_EDIS_ERR_SHIFT       3
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_MEMC_EDIS_ERR_DEFAULT     0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_STATUS :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_ACTIVE_BLOCK_CLIENT_MASK  0x00000004
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_ACTIVE_BLOCK_CLIENT_SHIFT 2
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_ACTIVE_BLOCK_CLIENT_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_STATUS :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_TRACELOG_DONE_INTR_MASK   0x00000002
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_TRACELOG_DONE_INTR_SHIFT  1
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_TRACELOG_DONE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_STATUS :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_TRACELOG_TRIG_INTR_MASK   0x00000001
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_TRACELOG_TRIG_INTR_SHIFT  0
#define BCHP_MEMC_L2_1_1_PCI_MASK_STATUS_TRACELOG_TRIG_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: PCI_MASK_SET :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_reserved0_MASK               0xfffff800
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_reserved0_SHIFT              11

/* MEMC_L2_1_1 :: PCI_MASK_SET :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_DTU_CMD_ERR_INTR_MASK        0x00000400
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_DTU_CMD_ERR_INTR_SHIFT       10
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_DTU_CMD_ERR_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_SET :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_PHY_DPFE_WATCHDOG_INTR_MASK  0x00000200
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_PHY_DPFE_WATCHDOG_INTR_SHIFT 9
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_PHY_DPFE_WATCHDOG_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_SET :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_PHY_DPFE_CPU_INTR_MASK       0x00000100
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_PHY_DPFE_CPU_INTR_SHIFT      8
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_PHY_DPFE_CPU_INTR_DEFAULT    0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_SET :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_reserved1_MASK               0x000000e0
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_reserved1_SHIFT              5

/* MEMC_L2_1_1 :: PCI_MASK_SET :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_MEMC_EDIS_DONE_MASK          0x00000010
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_MEMC_EDIS_DONE_SHIFT         4
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_MEMC_EDIS_DONE_DEFAULT       0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_SET :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_MEMC_EDIS_ERR_MASK           0x00000008
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_MEMC_EDIS_ERR_SHIFT          3
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_MEMC_EDIS_ERR_DEFAULT        0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_SET :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_ACTIVE_BLOCK_CLIENT_MASK     0x00000004
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_ACTIVE_BLOCK_CLIENT_SHIFT    2
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_ACTIVE_BLOCK_CLIENT_DEFAULT  0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_SET :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_TRACELOG_DONE_INTR_MASK      0x00000002
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_TRACELOG_DONE_INTR_SHIFT     1
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_TRACELOG_DONE_INTR_DEFAULT   0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_SET :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_TRACELOG_TRIG_INTR_MASK      0x00000001
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_TRACELOG_TRIG_INTR_SHIFT     0
#define BCHP_MEMC_L2_1_1_PCI_MASK_SET_TRACELOG_TRIG_INTR_DEFAULT   0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: PCI_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_reserved0_MASK             0xfffff800
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_reserved0_SHIFT            11

/* MEMC_L2_1_1 :: PCI_MASK_CLEAR :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_DTU_CMD_ERR_INTR_MASK      0x00000400
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_DTU_CMD_ERR_INTR_SHIFT     10
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_DTU_CMD_ERR_INTR_DEFAULT   0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_CLEAR :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_PHY_DPFE_WATCHDOG_INTR_MASK 0x00000200
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_PHY_DPFE_WATCHDOG_INTR_SHIFT 9
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_PHY_DPFE_WATCHDOG_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_CLEAR :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_PHY_DPFE_CPU_INTR_MASK     0x00000100
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_PHY_DPFE_CPU_INTR_SHIFT    8
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_PHY_DPFE_CPU_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_CLEAR :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_reserved1_MASK             0x000000e0
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_reserved1_SHIFT            5

/* MEMC_L2_1_1 :: PCI_MASK_CLEAR :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_MEMC_EDIS_DONE_MASK        0x00000010
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_MEMC_EDIS_DONE_SHIFT       4
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_MEMC_EDIS_DONE_DEFAULT     0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_CLEAR :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_MEMC_EDIS_ERR_MASK         0x00000008
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_MEMC_EDIS_ERR_SHIFT        3
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_MEMC_EDIS_ERR_DEFAULT      0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_CLEAR :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_MASK   0x00000004
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_SHIFT  2
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_CLEAR :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_TRACELOG_DONE_INTR_MASK    0x00000002
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_TRACELOG_DONE_INTR_SHIFT   1
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_TRACELOG_DONE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: PCI_MASK_CLEAR :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_TRACELOG_TRIG_INTR_MASK    0x00000001
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_TRACELOG_TRIG_INTR_SHIFT   0
#define BCHP_MEMC_L2_1_1_PCI_MASK_CLEAR_TRACELOG_TRIG_INTR_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_STATUS - SCPU interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: SCPU_STATUS :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_reserved0_MASK                0xfffff800
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_reserved0_SHIFT               11

/* MEMC_L2_1_1 :: SCPU_STATUS :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_DTU_CMD_ERR_INTR_MASK         0x00000400
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_DTU_CMD_ERR_INTR_SHIFT        10
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_DTU_CMD_ERR_INTR_DEFAULT      0x00000000

/* MEMC_L2_1_1 :: SCPU_STATUS :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_PHY_DPFE_WATCHDOG_INTR_MASK   0x00000200
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_PHY_DPFE_WATCHDOG_INTR_SHIFT  9
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_PHY_DPFE_WATCHDOG_INTR_DEFAULT 0x00000000

/* MEMC_L2_1_1 :: SCPU_STATUS :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_PHY_DPFE_CPU_INTR_MASK        0x00000100
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_PHY_DPFE_CPU_INTR_SHIFT       8
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_PHY_DPFE_CPU_INTR_DEFAULT     0x00000000

/* MEMC_L2_1_1 :: SCPU_STATUS :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_reserved1_MASK                0x000000e0
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_reserved1_SHIFT               5

/* MEMC_L2_1_1 :: SCPU_STATUS :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_MEMC_EDIS_DONE_MASK           0x00000010
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_MEMC_EDIS_DONE_SHIFT          4
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_MEMC_EDIS_DONE_DEFAULT        0x00000000

/* MEMC_L2_1_1 :: SCPU_STATUS :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_MEMC_EDIS_ERR_MASK            0x00000008
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_MEMC_EDIS_ERR_SHIFT           3
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_MEMC_EDIS_ERR_DEFAULT         0x00000000

/* MEMC_L2_1_1 :: SCPU_STATUS :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_ACTIVE_BLOCK_CLIENT_MASK      0x00000004
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_ACTIVE_BLOCK_CLIENT_SHIFT     2
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_ACTIVE_BLOCK_CLIENT_DEFAULT   0x00000000

/* MEMC_L2_1_1 :: SCPU_STATUS :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_TRACELOG_DONE_INTR_MASK       0x00000002
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_TRACELOG_DONE_INTR_SHIFT      1
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_TRACELOG_DONE_INTR_DEFAULT    0x00000000

/* MEMC_L2_1_1 :: SCPU_STATUS :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_TRACELOG_TRIG_INTR_MASK       0x00000001
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_TRACELOG_TRIG_INTR_SHIFT      0
#define BCHP_MEMC_L2_1_1_SCPU_STATUS_TRACELOG_TRIG_INTR_DEFAULT    0x00000000

/***************************************************************************
 *SCPU_SET - SCPU interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: SCPU_SET :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_SCPU_SET_reserved0_MASK                   0xfffff800
#define BCHP_MEMC_L2_1_1_SCPU_SET_reserved0_SHIFT                  11

/* MEMC_L2_1_1 :: SCPU_SET :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_SCPU_SET_DTU_CMD_ERR_INTR_MASK            0x00000400
#define BCHP_MEMC_L2_1_1_SCPU_SET_DTU_CMD_ERR_INTR_SHIFT           10
#define BCHP_MEMC_L2_1_1_SCPU_SET_DTU_CMD_ERR_INTR_DEFAULT         0x00000000

/* MEMC_L2_1_1 :: SCPU_SET :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_SCPU_SET_PHY_DPFE_WATCHDOG_INTR_MASK      0x00000200
#define BCHP_MEMC_L2_1_1_SCPU_SET_PHY_DPFE_WATCHDOG_INTR_SHIFT     9
#define BCHP_MEMC_L2_1_1_SCPU_SET_PHY_DPFE_WATCHDOG_INTR_DEFAULT   0x00000000

/* MEMC_L2_1_1 :: SCPU_SET :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_SCPU_SET_PHY_DPFE_CPU_INTR_MASK           0x00000100
#define BCHP_MEMC_L2_1_1_SCPU_SET_PHY_DPFE_CPU_INTR_SHIFT          8
#define BCHP_MEMC_L2_1_1_SCPU_SET_PHY_DPFE_CPU_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_1 :: SCPU_SET :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_SCPU_SET_reserved1_MASK                   0x000000e0
#define BCHP_MEMC_L2_1_1_SCPU_SET_reserved1_SHIFT                  5

/* MEMC_L2_1_1 :: SCPU_SET :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_SCPU_SET_MEMC_EDIS_DONE_MASK              0x00000010
#define BCHP_MEMC_L2_1_1_SCPU_SET_MEMC_EDIS_DONE_SHIFT             4
#define BCHP_MEMC_L2_1_1_SCPU_SET_MEMC_EDIS_DONE_DEFAULT           0x00000000

/* MEMC_L2_1_1 :: SCPU_SET :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_SCPU_SET_MEMC_EDIS_ERR_MASK               0x00000008
#define BCHP_MEMC_L2_1_1_SCPU_SET_MEMC_EDIS_ERR_SHIFT              3
#define BCHP_MEMC_L2_1_1_SCPU_SET_MEMC_EDIS_ERR_DEFAULT            0x00000000

/* MEMC_L2_1_1 :: SCPU_SET :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_SCPU_SET_ACTIVE_BLOCK_CLIENT_MASK         0x00000004
#define BCHP_MEMC_L2_1_1_SCPU_SET_ACTIVE_BLOCK_CLIENT_SHIFT        2
#define BCHP_MEMC_L2_1_1_SCPU_SET_ACTIVE_BLOCK_CLIENT_DEFAULT      0x00000000

/* MEMC_L2_1_1 :: SCPU_SET :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_SCPU_SET_TRACELOG_DONE_INTR_MASK          0x00000002
#define BCHP_MEMC_L2_1_1_SCPU_SET_TRACELOG_DONE_INTR_SHIFT         1
#define BCHP_MEMC_L2_1_1_SCPU_SET_TRACELOG_DONE_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_1 :: SCPU_SET :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_SCPU_SET_TRACELOG_TRIG_INTR_MASK          0x00000001
#define BCHP_MEMC_L2_1_1_SCPU_SET_TRACELOG_TRIG_INTR_SHIFT         0
#define BCHP_MEMC_L2_1_1_SCPU_SET_TRACELOG_TRIG_INTR_DEFAULT       0x00000000

/***************************************************************************
 *SCPU_CLEAR - SCPU interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: SCPU_CLEAR :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_reserved0_MASK                 0xfffff800
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_reserved0_SHIFT                11

/* MEMC_L2_1_1 :: SCPU_CLEAR :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_DTU_CMD_ERR_INTR_MASK          0x00000400
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_DTU_CMD_ERR_INTR_SHIFT         10
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_DTU_CMD_ERR_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_1 :: SCPU_CLEAR :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_PHY_DPFE_WATCHDOG_INTR_MASK    0x00000200
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_PHY_DPFE_WATCHDOG_INTR_SHIFT   9
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_PHY_DPFE_WATCHDOG_INTR_DEFAULT 0x00000000

/* MEMC_L2_1_1 :: SCPU_CLEAR :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_PHY_DPFE_CPU_INTR_MASK         0x00000100
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_PHY_DPFE_CPU_INTR_SHIFT        8
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_PHY_DPFE_CPU_INTR_DEFAULT      0x00000000

/* MEMC_L2_1_1 :: SCPU_CLEAR :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_reserved1_MASK                 0x000000e0
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_reserved1_SHIFT                5

/* MEMC_L2_1_1 :: SCPU_CLEAR :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_MEMC_EDIS_DONE_MASK            0x00000010
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_MEMC_EDIS_DONE_SHIFT           4
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_MEMC_EDIS_DONE_DEFAULT         0x00000000

/* MEMC_L2_1_1 :: SCPU_CLEAR :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_MEMC_EDIS_ERR_MASK             0x00000008
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_MEMC_EDIS_ERR_SHIFT            3
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_MEMC_EDIS_ERR_DEFAULT          0x00000000

/* MEMC_L2_1_1 :: SCPU_CLEAR :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_ACTIVE_BLOCK_CLIENT_MASK       0x00000004
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_ACTIVE_BLOCK_CLIENT_SHIFT      2
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_ACTIVE_BLOCK_CLIENT_DEFAULT    0x00000000

/* MEMC_L2_1_1 :: SCPU_CLEAR :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_TRACELOG_DONE_INTR_MASK        0x00000002
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_TRACELOG_DONE_INTR_SHIFT       1
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_TRACELOG_DONE_INTR_DEFAULT     0x00000000

/* MEMC_L2_1_1 :: SCPU_CLEAR :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_TRACELOG_TRIG_INTR_MASK        0x00000001
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_TRACELOG_TRIG_INTR_SHIFT       0
#define BCHP_MEMC_L2_1_1_SCPU_CLEAR_TRACELOG_TRIG_INTR_DEFAULT     0x00000000

/***************************************************************************
 *SCPU_MASK_STATUS - SCPU interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: SCPU_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_reserved0_MASK           0xfffff800
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_reserved0_SHIFT          11

/* MEMC_L2_1_1 :: SCPU_MASK_STATUS :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_DTU_CMD_ERR_INTR_MASK    0x00000400
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_DTU_CMD_ERR_INTR_SHIFT   10
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_DTU_CMD_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_STATUS :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_PHY_DPFE_WATCHDOG_INTR_MASK 0x00000200
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_PHY_DPFE_WATCHDOG_INTR_SHIFT 9
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_PHY_DPFE_WATCHDOG_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_STATUS :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_PHY_DPFE_CPU_INTR_MASK   0x00000100
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_PHY_DPFE_CPU_INTR_SHIFT  8
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_PHY_DPFE_CPU_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_STATUS :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_reserved1_MASK           0x000000e0
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_reserved1_SHIFT          5

/* MEMC_L2_1_1 :: SCPU_MASK_STATUS :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_MEMC_EDIS_DONE_MASK      0x00000010
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_MEMC_EDIS_DONE_SHIFT     4
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_MEMC_EDIS_DONE_DEFAULT   0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_STATUS :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_MEMC_EDIS_ERR_MASK       0x00000008
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_MEMC_EDIS_ERR_SHIFT      3
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_MEMC_EDIS_ERR_DEFAULT    0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_STATUS :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_ACTIVE_BLOCK_CLIENT_MASK 0x00000004
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_ACTIVE_BLOCK_CLIENT_SHIFT 2
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_ACTIVE_BLOCK_CLIENT_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_STATUS :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_TRACELOG_DONE_INTR_MASK  0x00000002
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_TRACELOG_DONE_INTR_SHIFT 1
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_TRACELOG_DONE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_STATUS :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_TRACELOG_TRIG_INTR_MASK  0x00000001
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_TRACELOG_TRIG_INTR_SHIFT 0
#define BCHP_MEMC_L2_1_1_SCPU_MASK_STATUS_TRACELOG_TRIG_INTR_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_MASK_SET - SCPU interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: SCPU_MASK_SET :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_reserved0_MASK              0xfffff800
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_reserved0_SHIFT             11

/* MEMC_L2_1_1 :: SCPU_MASK_SET :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_DTU_CMD_ERR_INTR_MASK       0x00000400
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_DTU_CMD_ERR_INTR_SHIFT      10
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_DTU_CMD_ERR_INTR_DEFAULT    0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_SET :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_PHY_DPFE_WATCHDOG_INTR_MASK 0x00000200
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_PHY_DPFE_WATCHDOG_INTR_SHIFT 9
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_PHY_DPFE_WATCHDOG_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_SET :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_PHY_DPFE_CPU_INTR_MASK      0x00000100
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_PHY_DPFE_CPU_INTR_SHIFT     8
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_PHY_DPFE_CPU_INTR_DEFAULT   0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_SET :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_reserved1_MASK              0x000000e0
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_reserved1_SHIFT             5

/* MEMC_L2_1_1 :: SCPU_MASK_SET :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_MEMC_EDIS_DONE_MASK         0x00000010
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_MEMC_EDIS_DONE_SHIFT        4
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_MEMC_EDIS_DONE_DEFAULT      0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_SET :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_MEMC_EDIS_ERR_MASK          0x00000008
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_MEMC_EDIS_ERR_SHIFT         3
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_MEMC_EDIS_ERR_DEFAULT       0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_SET :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_ACTIVE_BLOCK_CLIENT_MASK    0x00000004
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_ACTIVE_BLOCK_CLIENT_SHIFT   2
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_ACTIVE_BLOCK_CLIENT_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_SET :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_TRACELOG_DONE_INTR_MASK     0x00000002
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_TRACELOG_DONE_INTR_SHIFT    1
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_TRACELOG_DONE_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_SET :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_TRACELOG_TRIG_INTR_MASK     0x00000001
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_TRACELOG_TRIG_INTR_SHIFT    0
#define BCHP_MEMC_L2_1_1_SCPU_MASK_SET_TRACELOG_TRIG_INTR_DEFAULT  0x00000001

/***************************************************************************
 *SCPU_MASK_CLEAR - SCPU interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_1_1 :: SCPU_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_reserved0_MASK            0xfffff800
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_reserved0_SHIFT           11

/* MEMC_L2_1_1 :: SCPU_MASK_CLEAR :: DTU_CMD_ERR_INTR [10:10] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_DTU_CMD_ERR_INTR_MASK     0x00000400
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_DTU_CMD_ERR_INTR_SHIFT    10
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_DTU_CMD_ERR_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_CLEAR :: PHY_DPFE_WATCHDOG_INTR [09:09] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_PHY_DPFE_WATCHDOG_INTR_MASK 0x00000200
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_PHY_DPFE_WATCHDOG_INTR_SHIFT 9
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_PHY_DPFE_WATCHDOG_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_CLEAR :: PHY_DPFE_CPU_INTR [08:08] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_PHY_DPFE_CPU_INTR_MASK    0x00000100
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_PHY_DPFE_CPU_INTR_SHIFT   8
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_PHY_DPFE_CPU_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_CLEAR :: reserved1 [07:05] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_reserved1_MASK            0x000000e0
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_reserved1_SHIFT           5

/* MEMC_L2_1_1 :: SCPU_MASK_CLEAR :: MEMC_EDIS_DONE [04:04] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_MEMC_EDIS_DONE_MASK       0x00000010
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_MEMC_EDIS_DONE_SHIFT      4
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_MEMC_EDIS_DONE_DEFAULT    0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_CLEAR :: MEMC_EDIS_ERR [03:03] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_MEMC_EDIS_ERR_MASK        0x00000008
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_MEMC_EDIS_ERR_SHIFT       3
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_MEMC_EDIS_ERR_DEFAULT     0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_CLEAR :: ACTIVE_BLOCK_CLIENT [02:02] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_MASK  0x00000004
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_SHIFT 2
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_CLEAR :: TRACELOG_DONE_INTR [01:01] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_TRACELOG_DONE_INTR_MASK   0x00000002
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_TRACELOG_DONE_INTR_SHIFT  1
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_TRACELOG_DONE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_1 :: SCPU_MASK_CLEAR :: TRACELOG_TRIG_INTR [00:00] */
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_TRACELOG_TRIG_INTR_MASK   0x00000001
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_TRACELOG_TRIG_INTR_SHIFT  0
#define BCHP_MEMC_L2_1_1_SCPU_MASK_CLEAR_TRACELOG_TRIG_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_MEMC_L2_1_1_H__ */

/* End of File */
