1c1
< --2022-04-03 18:20:17--  http://www.hepforge.org/archive/cutlang/cms_opendata_ttbar.root
---
> --2022-04-13 15:09:34--  http://www.hepforge.org/archive/cutlang/cms_opendata_ttbar.root
6c6
< --2022-04-03 18:20:18--  https://www.hepforge.org/archive/cutlang/cms_opendata_ttbar.root
---
> --2022-04-13 15:09:35--  https://www.hepforge.org/archive/cutlang/cms_opendata_ttbar.root
10c10
< --2022-04-03 18:20:19--  https://www.hepforge.org/downloads/cutlang/cms_opendata_ttbar.root
---
> --2022-04-13 15:09:35--  https://www.hepforge.org/downloads/cutlang/cms_opendata_ttbar.root
14c14
< --2022-04-03 18:20:19--  https://cutlang.hepforge.org/downloads/cms_opendata_ttbar.root
---
> --2022-04-13 15:09:36--  https://cutlang.hepforge.org/downloads/cms_opendata_ttbar.root
19c19
< --2022-04-03 18:20:20--  https://cutlang.hepforge.org/downloads?f=/cms_opendata_ttbar.root
---
> --2022-04-13 15:09:36--  https://cutlang.hepforge.org/downloads?f=/cms_opendata_ttbar.root
23c23
< --2022-04-03 18:20:20--  https://cutlang.hepforge.org/downloads?f=cms_opendata_ttbar.root
---
> --2022-04-13 15:09:36--  https://cutlang.hepforge.org/downloads?f=cms_opendata_ttbar.root
29,136c29,136
<      0K .......... .......... .......... .......... ..........  242K
<     50K .......... .......... .......... .......... ..........  566K
<    100K .......... .......... .......... .......... .......... 67.8M
<    150K .......... .......... .......... .......... ..........  573K
<    200K .......... .......... .......... .......... ..........  102M
<    250K .......... .......... .......... .......... .......... 32.2M
<    300K .......... .......... .......... .......... .......... 17.7M
<    350K .......... .......... .......... .......... .......... 1.14M
<    400K .......... .......... .......... .......... .......... 1.21M
<    450K .......... .......... .......... .......... .......... 86.5M
<    500K .......... .......... .......... .......... ..........  105M
<    550K .......... .......... .......... .......... .......... 92.8M
<    600K .......... .......... .......... .......... .......... 33.2M
<    650K .......... .......... .......... .......... .......... 38.9M
<    700K .......... .......... .......... .......... .......... 54.6M
<    750K .......... .......... .......... .......... .......... 1.15M
<    800K .......... .......... .......... .......... .......... 44.0M
<    850K .......... .......... .......... .......... .......... 1.23M
<    900K .......... .......... .......... .......... ..........  111M
<    950K .......... .......... .......... .......... ..........  114M
<   1000K .......... .......... .......... .......... ..........  111M
<   1050K .......... .......... .......... .......... .......... 94.8M
<   1100K .......... .......... .......... .......... ..........  109M
<   1150K .......... .......... .......... .......... .......... 79.6M
<   1200K .......... .......... .......... .......... ..........  130M
<   1250K .......... .......... .......... .......... .......... 85.8M
<   1300K .......... .......... .......... .......... ..........  164M
<   1350K .......... .......... .......... .......... ..........  295M
<   1400K .......... .......... .......... .......... ..........  258M
<   1450K .......... .......... .......... .......... ..........  298M
<   1500K .......... .......... .......... .......... .......... 39.6M
<   1550K .......... .......... .......... .......... .......... 1.19M
<   1600K .......... .......... .......... .......... .......... 82.0M
<   1650K .......... .......... .......... .......... ..........  277M
<   1700K .......... .......... .......... .......... .......... 1.22M
<   1750K .......... .......... .......... .......... .......... 49.8M
<   1800K .......... .......... .......... .......... ..........  155M
<   1850K .......... .......... .......... .......... ..........  294M
<   1900K .......... .......... .......... .......... ..........  144M
<   1950K .......... .......... .......... .......... ..........  299M
<   2000K .......... .......... .......... .......... ..........  256M
<   2050K .......... .......... .......... .......... ..........  305M
<   2100K .......... .......... .......... .......... .......... 71.0M
<   2150K .......... .......... .......... .......... ..........  137M
<   2200K .......... .......... .......... .......... ..........  243M
<   2250K .......... .......... .......... .......... ..........  286M
<   2300K .......... .......... .......... .......... ..........  151M
<   2350K .......... .......... .......... .......... ..........  274M
<   2400K .......... .......... .......... .......... ..........  230M
<   2450K .......... .......... .......... .......... ..........  148M
<   2500K .......... .......... .......... .......... ..........  283M
<   2550K .......... .......... .......... .......... ..........  283M
<   2600K .......... .......... .......... .......... ..........  252M
<   2650K .......... .......... .......... .......... ..........  158M
<   2700K .......... .......... .......... .......... ..........  284M
<   2750K .......... .......... .......... .......... ..........  164M
<   2800K .......... .......... .......... .......... ..........  185M
<   2850K .......... .......... .......... .......... ..........  288M
<   2900K .......... .......... .......... .......... ..........  277M
<   2950K .......... .......... .......... .......... ..........  284M
<   3000K .......... .......... .......... .......... ..........  241M
<   3050K .......... .......... .......... .......... ..........  280M
<   3100K .......... .......... .......... .......... ..........  290M
<   3150K .......... .......... .......... .......... .......... 1.22M
<   3200K .......... .......... .......... .......... .......... 57.4M
<   3250K .......... .......... .......... .......... .......... 79.8M
<   3300K .......... .......... .......... .......... ..........  111M
<   3350K .......... .......... .......... .......... ..........  113M
<   3400K .......... .......... .......... .......... .......... 90.3M
<   3450K .......... .......... .......... .......... .......... 92.3M
<   3500K .......... .......... .......... .......... .......... 1.32M
<   3550K .......... .......... .......... .......... .......... 89.4M
<   3600K .......... .......... .......... .......... .......... 93.1M
<   3650K .......... .......... .......... .......... .......... 12.5M
<   3700K .......... .......... .......... .......... .......... 81.1M
<   3750K .......... .......... .......... .......... ..........  123M
<   3800K .......... .......... .......... .......... ..........  138M
<   3850K .......... .......... .......... .......... ..........  129M
<   3900K .......... .......... .......... .......... ..........  158M
<   3950K .......... .......... .......... .......... ..........  134M
<   4000K .......... .......... .......... .......... .......... 85.0M
<   4050K .......... .......... .......... .......... .......... 93.3M
<   4100K .......... .......... .......... .......... .......... 93.3M
<   4150K .......... .......... .......... .......... .......... 94.8M
<   4200K .......... .......... .......... .......... .......... 84.1M
<   4250K .......... .......... .......... .......... .......... 95.4M
<   4300K .......... .......... .......... .......... .......... 92.3M
<   4350K .......... .......... .......... .......... .......... 89.1M
<   4400K .......... .......... .......... .......... ..........  236M
<   4450K .......... .......... .......... .......... ..........  276M
<   4500K .......... .......... .......... .......... ..........  279M
<   4550K .......... .......... .......... .......... ..........  276M
<   4600K .......... .......... .......... .......... ..........  238M
<   4650K .......... .......... .......... .......... ..........  286M
<   4700K .......... .......... .......... .......... ..........  280M
<   4750K .......... .......... .......... .......... ..........  278M
<   4800K .......... .......... .......... .......... ..........  237M
<   4850K .......... .......... .......... .......... ..........  269M
<   4900K .......... .......... .......... .......... ..........  286M
<   4950K .......... .......... .......... .......... ..........  274M
<   5000K .......... .......... .......... .......... ..........  250M
<   5050K .......... .......... .......... .......... ..........  281M
<   5100K .......... .......... .......... .......... ..........  261M
<   5150K .......... .......... .......... .......... ..........  285M
<   5200K .......... .......... .......... .......... ..........  238M
<   5250K .......... .......... .......... .......... ..........  281M
<   5300K .......... .......... .......... .......... ..........  259M
<   5350K .......... ....                                         255M=0.8s
---
>      0K .......... .......... .......... .......... ..........  263K
>     50K .......... .......... .......... .......... ..........  574K
>    100K .......... .......... .......... .......... .......... 86.7M
>    150K .......... .......... .......... .......... ..........  575K
>    200K .......... .......... .......... .......... .......... 61.6M
>    250K .......... .......... .......... .......... ..........  101M
>    300K .......... .......... .......... .......... ..........  130M
>    350K .......... .......... .......... .......... ..........  138M
>    400K .......... .......... .......... .......... ..........  575K
>    450K .......... .......... .......... .......... ..........  116M
>    500K .......... .......... .......... .......... .......... 26.5M
>    550K .......... .......... .......... .......... .......... 18.1M
>    600K .......... .......... .......... .......... .......... 18.5M
>    650K .......... .......... .......... .......... .......... 36.2M
>    700K .......... .......... .......... .......... .......... 32.9M
>    750K .......... .......... .......... .......... .......... 31.8M
>    800K .......... .......... .......... .......... ..........  669K
>    850K .......... .......... .......... .......... .......... 52.0M
>    900K .......... .......... .......... .......... .......... 82.8M
>    950K .......... .......... .......... .......... ..........  172M
>   1000K .......... .......... .......... .......... ..........  112M
>   1050K .......... .......... .......... .......... .......... 78.5M
>   1100K .......... .......... .......... .......... .......... 48.9M
>   1150K .......... .......... .......... .......... .......... 31.6M
>   1200K .......... .......... .......... .......... .......... 23.6M
>   1250K .......... .......... .......... .......... .......... 92.1M
>   1300K .......... .......... .......... .......... .......... 55.6M
>   1350K .......... .......... .......... .......... .......... 26.4M
>   1400K .......... .......... .......... .......... .......... 47.4M
>   1450K .......... .......... .......... .......... .......... 44.0M
>   1500K .......... .......... .......... .......... .......... 40.1M
>   1550K .......... .......... .......... .......... .......... 45.7M
>   1600K .......... .......... .......... .......... ..........  690K
>   1650K .......... .......... .......... .......... .......... 86.7M
>   1700K .......... .......... .......... .......... .......... 93.9M
>   1750K .......... .......... .......... .......... .......... 37.3M
>   1800K .......... .......... .......... .......... .......... 97.5M
>   1850K .......... .......... .......... .......... ..........  146M
>   1900K .......... .......... .......... .......... ..........  114M
>   1950K .......... .......... .......... .......... ..........  148M
>   2000K .......... .......... .......... .......... ..........  111M
>   2050K .......... .......... .......... .......... ..........  141M
>   2100K .......... .......... .......... .......... ..........  161M
>   2150K .......... .......... .......... .......... ..........  155M
>   2200K .......... .......... .......... .......... ..........  133M
>   2250K .......... .......... .......... .......... ..........  166M
>   2300K .......... .......... .......... .......... ..........  167M
>   2350K .......... .......... .......... .......... ..........  114M
>   2400K .......... .......... .......... .......... .......... 11.8M
>   2450K .......... .......... .......... .......... .......... 18.2M
>   2500K .......... .......... .......... .......... .......... 46.9M
>   2550K .......... .......... .......... .......... .......... 40.3M
>   2600K .......... .......... .......... .......... .......... 47.1M
>   2650K .......... .......... .......... .......... .......... 43.0M
>   2700K .......... .......... .......... .......... .......... 43.3M
>   2750K .......... .......... .......... .......... .......... 53.2M
>   2800K .......... .......... .......... .......... .......... 32.1M
>   2850K .......... .......... .......... .......... .......... 55.0M
>   2900K .......... .......... .......... .......... .......... 50.2M
>   2950K .......... .......... .......... .......... .......... 66.8M
>   3000K .......... .......... .......... .......... .......... 67.0M
>   3050K .......... .......... .......... .......... .......... 65.6M
>   3100K .......... .......... .......... .......... .......... 67.6M
>   3150K .......... .......... .......... .......... .......... 69.8M
>   3200K .......... .......... .......... .......... .......... 50.4M
>   3250K .......... .......... .......... .......... .......... 33.7M
>   3300K .......... .......... .......... .......... ..........  852K
>   3350K .......... .......... .......... .......... ..........  174M
>   3400K .......... .......... .......... .......... ..........  209M
>   3450K .......... .......... .......... .......... ..........  165M
>   3500K .......... .......... .......... .......... ..........  282M
>   3550K .......... .......... .......... .......... ..........  254M
>   3600K .......... .......... .......... .......... ..........  240M
>   3650K .......... .......... .......... .......... ..........  287M
>   3700K .......... .......... .......... .......... ..........  302M
>   3750K .......... .......... .......... .......... ..........  111M
>   3800K .......... .......... .......... .......... ..........  204M
>   3850K .......... .......... .......... .......... ..........  260M
>   3900K .......... .......... .......... .......... ..........  133M
>   3950K .......... .......... .......... .......... ..........  286M
>   4000K .......... .......... .......... .......... ..........  247M
>   4050K .......... .......... .......... .......... ..........  178M
>   4100K .......... .......... .......... .......... .......... 80.0M
>   4150K .......... .......... .......... .......... ..........  138M
>   4200K .......... .......... .......... .......... ..........  136M
>   4250K .......... .......... .......... .......... ..........  144M
>   4300K .......... .......... .......... .......... ..........  149M
>   4350K .......... .......... .......... .......... ..........  153M
>   4400K .......... .......... .......... .......... ..........  131M
>   4450K .......... .......... .......... .......... ..........  149M
>   4500K .......... .......... .......... .......... ..........  149M
>   4550K .......... .......... .......... .......... ..........  148M
>   4600K .......... .......... .......... .......... ..........  140M
>   4650K .......... .......... .......... .......... ..........  136M
>   4700K .......... .......... .......... .......... .......... 44.5M
>   4750K .......... .......... .......... .......... .......... 26.5M
>   4800K .......... .......... .......... .......... .......... 20.5M
>   4850K .......... .......... .......... .......... .......... 24.0M
>   4900K .......... .......... .......... .......... .......... 38.6M
>   4950K .......... .......... .......... .......... .......... 58.4M
>   5000K .......... .......... .......... .......... .......... 64.5M
>   5050K .......... .......... .......... .......... .......... 52.6M
>   5100K .......... .......... .......... .......... .......... 57.9M
>   5150K .......... .......... .......... .......... .......... 80.4M
>   5200K .......... .......... .......... .......... .......... 47.9M
>   5250K .......... .......... .......... .......... .......... 61.1M
>   5300K .......... .......... .......... .......... .......... 59.5M
>   5350K .......... ....                                         149M=0.7s
138c138
< 2022-04-03 18:20:21 (6.98 MB/s) - ‘cms_opendata_ttbar.root’ saved [5492946]
---
> 2022-04-13 15:09:37 (7.08 MB/s) - ‘cms_opendata_ttbar.root’ saved [5492946]
141c141
< --2022-04-03 18:20:21--  https://www.hepforge.org/archive/cutlang/atla_opendata_had_ttbar.root
---
> --2022-04-13 15:09:37--  https://www.hepforge.org/archive/cutlang/atla_opendata_had_ttbar.root
146c146
< --2022-04-03 18:20:26--  https://www.hepforge.org/downloads/cutlang/atla_opendata_had_ttbar.root
---
> --2022-04-13 15:09:38--  https://www.hepforge.org/downloads/cutlang/atla_opendata_had_ttbar.root
150c150
< --2022-04-03 18:20:26--  https://cutlang.hepforge.org/downloads/atla_opendata_had_ttbar.root
---
> --2022-04-13 15:09:38--  https://cutlang.hepforge.org/downloads/atla_opendata_had_ttbar.root
155c155
< --2022-04-03 18:20:27--  https://cutlang.hepforge.org/downloads?f=/atla_opendata_had_ttbar.root
---
> --2022-04-13 15:09:39--  https://cutlang.hepforge.org/downloads?f=/atla_opendata_had_ttbar.root
159c159
< --2022-04-03 18:20:27--  https://cutlang.hepforge.org/downloads?f=atla_opendata_had_ttbar.root
---
> --2022-04-13 15:09:39--  https://cutlang.hepforge.org/downloads?f=atla_opendata_had_ttbar.root
165,278c165,278
<      0K .......... .......... .......... .......... ..........  259K
<     50K .......... .......... .......... .......... ..........  570K
<    100K .......... .......... .......... .......... ..........  101M
<    150K .......... .......... .......... .......... ..........  572K
<    200K .......... .......... .......... .......... .......... 55.6M
<    250K .......... .......... .......... .......... ..........  116M
<    300K .......... .......... .......... .......... .......... 18.5M
<    350K .......... .......... .......... .......... .......... 17.9M
<    400K .......... .......... .......... .......... ..........  607K
<    450K .......... .......... .......... .......... ..........  112M
<    500K .......... .......... .......... .......... ..........  124M
<    550K .......... .......... .......... .......... ..........  126M
<    600K .......... .......... .......... .......... ..........  114M
<    650K .......... .......... .......... .......... .......... 57.0M
<    700K .......... .......... .......... .......... .......... 62.1M
<    750K .......... .......... .......... .......... .......... 27.6M
<    800K .......... .......... .......... .......... ..........  601K
<    850K .......... .......... .......... .......... .......... 66.1M
<    900K .......... .......... .......... .......... ..........  278M
<    950K .......... .......... .......... .......... ..........  303M
<   1000K .......... .......... .......... .......... ..........  110M
<   1050K .......... .......... .......... .......... ..........  283M
<   1100K .......... .......... .......... .......... ..........  274M
<   1150K .......... .......... .......... .......... .......... 19.6M
<   1200K .......... .......... .......... .......... .......... 14.3M
<   1250K .......... .......... .......... .......... .......... 35.4M
<   1300K .......... .......... .......... .......... .......... 36.4M
<   1350K .......... .......... .......... .......... .......... 9.47M
<   1400K .......... .......... .......... .......... .......... 46.0M
<   1450K .......... .......... .......... .......... .......... 58.4M
<   1500K .......... .......... .......... .......... .......... 65.5M
<   1550K .......... .......... .......... .......... .......... 66.7M
<   1600K .......... .......... .......... .......... ..........  734K
<   1650K .......... .......... .......... .......... .......... 96.4M
<   1700K .......... .......... .......... .......... ..........  101M
<   1750K .......... .......... .......... .......... ..........  266M
<   1800K .......... .......... .......... .......... ..........  266M
<   1850K .......... .......... .......... .......... ..........  106M
<   1900K .......... .......... .......... .......... ..........  284M
<   1950K .......... .......... .......... .......... ..........  308M
<   2000K .......... .......... .......... .......... ..........  122M
<   2050K .......... .......... .......... .......... ..........  246M
<   2100K .......... .......... .......... .......... ..........  175M
<   2150K .......... .......... .......... .......... ..........  345M
<   2200K .......... .......... .......... .......... ..........  306M
<   2250K .......... .......... .......... .......... ..........  341M
<   2300K .......... .......... .......... .......... ..........  182M
<   2350K .......... .......... .......... .......... .......... 41.1M
<   2400K .......... .......... .......... .......... .......... 21.0M
<   2450K .......... .......... .......... .......... .......... 48.3M
<   2500K .......... .......... .......... .......... .......... 54.5M
<   2550K .......... .......... .......... .......... .......... 70.5M
<   2600K .......... .......... .......... .......... .......... 34.3M
<   2650K .......... .......... .......... .......... .......... 44.9M
<   2700K .......... .......... .......... .......... .......... 53.7M
<   2750K .......... .......... .......... .......... .......... 15.4M
<   2800K .......... .......... .......... .......... .......... 82.9M
<   2850K .......... .......... .......... .......... ..........  334M
<   2900K .......... .......... .......... .......... .......... 71.2M
<   2950K .......... .......... .......... .......... .......... 37.9M
<   3000K .......... .......... .......... .......... .......... 38.5M
<   3050K .......... .......... .......... .......... .......... 53.2M
<   3100K .......... .......... .......... .......... .......... 47.6M
<   3150K .......... .......... .......... .......... .......... 84.8M
<   3200K .......... .......... .......... .......... .......... 52.4M
<   3250K .......... .......... .......... .......... .......... 31.7M
<   3300K .......... .......... .......... .......... ..........  789K
<   3350K .......... .......... .......... .......... ..........  273M
<   3400K .......... .......... .......... .......... ..........  142M
<   3450K .......... .......... .......... .......... ..........  279M
<   3500K .......... .......... .......... .......... ..........  295M
<   3550K .......... .......... .......... .......... ..........  143M
<   3600K .......... .......... .......... .......... ..........  222M
<   3650K .......... .......... .......... .......... ..........  308M
<   3700K .......... .......... .......... .......... ..........  130M
<   3750K .......... .......... .......... .......... ..........  300M
<   3800K .......... .......... .......... .......... ..........  272M
<   3850K .......... .......... .......... .......... ..........  301M
<   3900K .......... .......... .......... .......... ..........  156M
<   3950K .......... .......... .......... .......... ..........  283M
<   4000K .......... .......... .......... .......... ..........  135M
<   4050K .......... .......... .......... .......... ..........  301M
<   4100K .......... .......... .......... .......... ..........  174M
<   4150K .......... .......... .......... .......... ..........  303M
<   4200K .......... .......... .......... .......... ..........  271M
<   4250K .......... .......... .......... .......... ..........  240M
<   4300K .......... .......... .......... .......... ..........  309M
<   4350K .......... .......... .......... .......... ..........  304M
<   4400K .......... .......... .......... .......... ..........  257M
<   4450K .......... .......... .......... .......... ..........  352M
<   4500K .......... .......... .......... .......... .......... 38.9M
<   4550K .......... .......... .......... .......... .......... 15.1M
<   4600K .......... .......... .......... .......... .......... 13.5M
<   4650K .......... .......... .......... .......... .......... 43.7M
<   4700K .......... .......... .......... .......... .......... 37.6M
<   4750K .......... .......... .......... .......... .......... 44.4M
<   4800K .......... .......... .......... .......... .......... 30.3M
<   4850K .......... .......... .......... .......... .......... 38.5M
<   4900K .......... .......... .......... .......... .......... 42.4M
<   4950K .......... .......... .......... .......... .......... 34.4M
<   5000K .......... .......... .......... .......... .......... 36.5M
<   5050K .......... .......... .......... .......... .......... 45.9M
<   5100K .......... .......... .......... .......... .......... 94.3M
<   5150K .......... .......... .......... .......... .......... 47.0M
<   5200K .......... .......... .......... .......... .......... 69.6M
<   5250K .......... .......... .......... .......... .......... 67.7M
<   5300K .......... .......... .......... .......... .......... 69.3M
<   5350K .......... .......... .......... .......... .......... 59.6M
<   5400K .......... .......... .......... .......... .......... 62.0M
<   5450K .......... .......... .......... .......... .......... 87.6M
<   5500K .......... .......... .......... .......... .......... 68.2M
<   5550K .......... .......... .......... .......... .......... 56.9M
<   5600K .......... .......... .......... .......... .......... 62.7M
<   5650K .......... .......... .......... ........               104M=0.8s
---
>      0K .......... .......... .......... .......... ..........  258K
>     50K .......... .......... .......... .......... ..........  574K
>    100K .......... .......... .......... .......... .......... 88.9M
>    150K .......... .......... .......... .......... ..........  576K
>    200K .......... .......... .......... .......... .......... 55.7M
>    250K .......... .......... .......... .......... .......... 35.7M
>    300K .......... .......... .......... .......... .......... 16.8M
>    350K .......... .......... .......... .......... .......... 1.38M
>    400K .......... .......... .......... .......... .......... 1.03M
>    450K .......... .......... .......... .......... .......... 82.9M
>    500K .......... .......... .......... .......... ..........  133M
>    550K .......... .......... .......... .......... .......... 88.1M
>    600K .......... .......... .......... .......... .......... 28.5M
>    650K .......... .......... .......... .......... .......... 37.2M
>    700K .......... .......... .......... .......... .......... 64.6M
>    750K .......... .......... .......... .......... .......... 1.40M
>    800K .......... .......... .......... .......... .......... 30.5M
>    850K .......... .......... .......... .......... .......... 1.06M
>    900K .......... .......... .......... .......... ..........  122M
>    950K .......... .......... .......... .......... ..........  229M
>   1000K .......... .......... .......... .......... ..........  197M
>   1050K .......... .......... .......... .......... ..........  249M
>   1100K .......... .......... .......... .......... ..........  345M
>   1150K .......... .......... .......... .......... ..........  352M
>   1200K .......... .......... .......... .......... .......... 40.5M
>   1250K .......... .......... .......... .......... .......... 79.9M
>   1300K .......... .......... .......... .......... ..........  292M
>   1350K .......... .......... .......... .......... .......... 59.2M
>   1400K .......... .......... .......... .......... ..........  160M
>   1450K .......... .......... .......... .......... ..........  110M
>   1500K .......... .......... .......... .......... .......... 61.4M
>   1550K .......... .......... .......... .......... .......... 1.42M
>   1600K .......... .......... .......... .......... ..........  201M
>   1650K .......... .......... .......... .......... ..........  150M
>   1700K .......... .......... .......... .......... .......... 1.05M
>   1750K .......... .......... .......... .......... ..........  162M
>   1800K .......... .......... .......... .......... ..........  117M
>   1850K .......... .......... .......... .......... ..........  268M
>   1900K .......... .......... .......... .......... ..........  295M
>   1950K .......... .......... .......... .......... ..........  123M
>   2000K .......... .......... .......... .......... ..........  232M
>   2050K .......... .......... .......... .......... ..........  288M
>   2100K .......... .......... .......... .......... ..........  271M
>   2150K .......... .......... .......... .......... ..........  270M
>   2200K .......... .......... .......... .......... ..........  267M
>   2250K .......... .......... .......... .......... ..........  293M
>   2300K .......... .......... .......... .......... ..........  250M
>   2350K .......... .......... .......... .......... .......... 72.5M
>   2400K .......... .......... .......... .......... .......... 57.0M
>   2450K .......... .......... .......... .......... .......... 67.1M
>   2500K .......... .......... .......... .......... .......... 97.0M
>   2550K .......... .......... .......... .......... .......... 92.8M
>   2600K .......... .......... .......... .......... .......... 91.4M
>   2650K .......... .......... .......... .......... ..........  102M
>   2700K .......... .......... .......... .......... ..........  114M
>   2750K .......... .......... .......... .......... ..........  271M
>   2800K .......... .......... .......... .......... ..........  283M
>   2850K .......... .......... .......... .......... ..........  338M
>   2900K .......... .......... .......... .......... ..........  317M
>   2950K .......... .......... .......... .......... ..........  339M
>   3000K .......... .......... .......... .......... ..........  279M
>   3050K .......... .......... .......... .......... ..........  338M
>   3100K .......... .......... .......... .......... ..........  341M
>   3150K .......... .......... .......... .......... .......... 1.56M
>   3200K .......... .......... .......... .......... .......... 83.2M
>   3250K .......... .......... .......... .......... ..........  256M
>   3300K .......... .......... .......... .......... ..........  242M
>   3350K .......... .......... .......... .......... ..........  231M
>   3400K .......... .......... .......... .......... ..........  222M
>   3450K .......... .......... .......... .......... .......... 60.3M
>   3500K .......... .......... .......... .......... .......... 1.08M
>   3550K .......... .......... .......... .......... .......... 93.0M
>   3600K .......... .......... .......... .......... ..........  110M
>   3650K .......... .......... .......... .......... ..........  132M
>   3700K .......... .......... .......... .......... ..........  261M
>   3750K .......... .......... .......... .......... ..........  312M
>   3800K .......... .......... .......... .......... ..........  296M
>   3850K .......... .......... .......... .......... ..........  343M
>   3900K .......... .......... .......... .......... ..........  297M
>   3950K .......... .......... .......... .......... ..........  335M
>   4000K .......... .......... .......... .......... ..........  280M
>   4050K .......... .......... .......... .......... ..........  341M
>   4100K .......... .......... .......... .......... ..........  289M
>   4150K .......... .......... .......... .......... ..........  296M
>   4200K .......... .......... .......... .......... .......... 61.2M
>   4250K .......... .......... .......... .......... ..........  159M
>   4300K .......... .......... .......... .......... ..........  154M
>   4350K .......... .......... .......... .......... ..........  176M
>   4400K .......... .......... .......... .......... ..........  141M
>   4450K .......... .......... .......... .......... ..........  174M
>   4500K .......... .......... .......... .......... ..........  162M
>   4550K .......... .......... .......... .......... ..........  162M
>   4600K .......... .......... .......... .......... ..........  153M
>   4650K .......... .......... .......... .......... ..........  175M
>   4700K .......... .......... .......... .......... ..........  329M
>   4750K .......... .......... .......... .......... ..........  281M
>   4800K .......... .......... .......... .......... ..........  263M
>   4850K .......... .......... .......... .......... ..........  318M
>   4900K .......... .......... .......... .......... ..........  328M
>   4950K .......... .......... .......... .......... ..........  309M
>   5000K .......... .......... .......... .......... ..........  291M
>   5050K .......... .......... .......... .......... ..........  341M
>   5100K .......... .......... .......... .......... ..........  348M
>   5150K .......... .......... .......... .......... ..........  315M
>   5200K .......... .......... .......... .......... ..........  268M
>   5250K .......... .......... .......... .......... ..........  338M
>   5300K .......... .......... .......... .......... ..........  342M
>   5350K .......... .......... .......... .......... ..........  338M
>   5400K .......... .......... .......... .......... ..........  307M
>   5450K .......... .......... .......... .......... ..........  341M
>   5500K .......... .......... .......... .......... ..........  333M
>   5550K .......... .......... .......... .......... ..........  345M
>   5600K .......... .......... .......... .......... ..........  290M
>   5650K .......... .......... .......... ........               341M=0.7s
280c280
< 2022-04-03 18:20:28 (7.36 MB/s) - ‘atla_opendata_had_ttbar.root’ saved [5825184]
---
> 2022-04-13 15:09:40 (7.62 MB/s) - ‘atla_opendata_had_ttbar.root’ saved [5825184]
282,284c282,284
< --2022-04-03 18:20:28--  https://docs.google.com/uc?export=download&id=1P8Pv2hmV4QcMfNWmQTsuAkqIYcEzsuxt
< Resolving docs.google.com (docs.google.com)... 172.253.115.139, 172.253.115.138, 172.253.115.100, ...
< Connecting to docs.google.com (docs.google.com)|172.253.115.139|:443... connected.
---
> --2022-04-13 15:09:40--  https://docs.google.com/uc?export=download&id=1P8Pv2hmV4QcMfNWmQTsuAkqIYcEzsuxt
> Resolving docs.google.com (docs.google.com)... 142.251.33.206, 2607:f8b0:4004:829::200e
> Connecting to docs.google.com (docs.google.com)|142.251.33.206|:443... connected.
286c286
< Location: https://doc-0g-2s-docs.googleusercontent.com/docs/securesc/ha0ro937gcuc7l7deffksulhg5h7mbp1/addog10e9jvc9m0797ntrkr4hl3urg87/1649010000000/01891518843930644308/*/1P8Pv2hmV4QcMfNWmQTsuAkqIYcEzsuxt?e=download [following]
---
> Location: https://doc-0g-2s-docs.googleusercontent.com/docs/securesc/ha0ro937gcuc7l7deffksulhg5h7mbp1/3tvmud6cdt83jf2bh91c57vfa46m96bf/1649862525000/01891518843930644308/*/1P8Pv2hmV4QcMfNWmQTsuAkqIYcEzsuxt?e=download [following]
288,290c288,290
< --2022-04-03 18:20:30--  https://doc-0g-2s-docs.googleusercontent.com/docs/securesc/ha0ro937gcuc7l7deffksulhg5h7mbp1/addog10e9jvc9m0797ntrkr4hl3urg87/1649010000000/01891518843930644308/*/1P8Pv2hmV4QcMfNWmQTsuAkqIYcEzsuxt?e=download
< Resolving doc-0g-2s-docs.googleusercontent.com (doc-0g-2s-docs.googleusercontent.com)... 172.217.164.129, 2607:f8b0:4004:c09::84
< Connecting to doc-0g-2s-docs.googleusercontent.com (doc-0g-2s-docs.googleusercontent.com)|172.217.164.129|:443... connected.
---
> --2022-04-13 15:09:43--  https://doc-0g-2s-docs.googleusercontent.com/docs/securesc/ha0ro937gcuc7l7deffksulhg5h7mbp1/3tvmud6cdt83jf2bh91c57vfa46m96bf/1649862525000/01891518843930644308/*/1P8Pv2hmV4QcMfNWmQTsuAkqIYcEzsuxt?e=download
> Resolving doc-0g-2s-docs.googleusercontent.com (doc-0g-2s-docs.googleusercontent.com)... 172.217.13.65, 2607:f8b0:4004:835::2001
> Connecting to doc-0g-2s-docs.googleusercontent.com (doc-0g-2s-docs.googleusercontent.com)|172.217.13.65|:443... connected.
295,501c295,501
<      0K .......... .......... .......... .......... ..........  0% 3.41M 3s
<     50K .......... .......... .......... .......... ..........  0% 5.25M 2s
<    100K .......... .......... .......... .......... ..........  1% 10.4M 2s
<    150K .......... .......... .......... .......... ..........  1% 13.2M 2s
<    200K .......... .......... .......... .......... ..........  2% 17.9M 1s
<    250K .......... .......... .......... .......... ..........  2% 18.1M 1s
<    300K .......... .......... .......... .......... ..........  3% 19.0M 1s
<    350K .......... .......... .......... .......... ..........  3% 48.7M 1s
<    400K .......... .......... .......... .......... ..........  4% 33.9M 1s
<    450K .......... .......... .......... .......... ..........  4% 47.8M 1s
<    500K .......... .......... .......... .......... ..........  5% 35.9M 1s
<    550K .......... .......... .......... .......... ..........  5% 42.0M 1s
<    600K .......... .......... .......... .......... ..........  6% 75.3M 1s
<    650K .......... .......... .......... .......... ..........  6% 41.6M 1s
<    700K .......... .......... .......... .......... ..........  7% 36.1M 1s
<    750K .......... .......... .......... .......... ..........  7% 42.4M 1s
<    800K .......... .......... .......... .......... ..........  8% 70.1M 1s
<    850K .......... .......... .......... .......... ..........  8% 92.2M 1s
<    900K .......... .......... .......... .......... ..........  9% 75.0M 1s
<    950K .......... .......... .......... .......... ..........  9% 42.9M 0s
<   1000K .......... .......... .......... .......... .......... 10% 63.8M 0s
<   1050K .......... .......... .......... .......... .......... 10%  118M 0s
<   1100K .......... .......... .......... .......... .......... 11%  105M 0s
<   1150K .......... .......... .......... .......... .......... 11%  132M 0s
<   1200K .......... .......... .......... .......... .......... 12% 68.0M 0s
<   1250K .......... .......... .......... .......... .......... 12%  182M 0s
<   1300K .......... .......... .......... .......... .......... 13% 95.7M 0s
<   1350K .......... .......... .......... .......... .......... 13%  136M 0s
<   1400K .......... .......... .......... .......... .......... 14%  126M 0s
<   1450K .......... .......... .......... .......... .......... 14%  108M 0s
<   1500K .......... .......... .......... .......... .......... 15%  239M 0s
<   1550K .......... .......... .......... .......... .......... 15% 72.3M 0s
<   1600K .......... .......... .......... .......... .......... 16%  254M 0s
<   1650K .......... .......... .......... .......... .......... 16%  267M 0s
<   1700K .......... .......... .......... .......... .......... 16%  102M 0s
<   1750K .......... .......... .......... .......... .......... 17%  223M 0s
<   1800K .......... .......... .......... .......... .......... 17%  167M 0s
<   1850K .......... .......... .......... .......... .......... 18% 57.7M 0s
<   1900K .......... .......... .......... .......... .......... 18%  178M 0s
<   1950K .......... .......... .......... .......... .......... 19%  121M 0s
<   2000K .......... .......... .......... .......... .......... 19%  136M 0s
<   2050K .......... .......... .......... .......... .......... 20%  197M 0s
<   2100K .......... .......... .......... .......... .......... 20%  332M 0s
<   2150K .......... .......... .......... .......... .......... 21% 79.1M 0s
<   2200K .......... .......... .......... .......... .......... 21% 98.1M 0s
<   2250K .......... .......... .......... .......... .......... 22%  113M 0s
<   2300K .......... .......... .......... .......... .......... 22% 91.3M 0s
<   2350K .......... .......... .......... .......... .......... 23%  215M 0s
<   2400K .......... .......... .......... .......... .......... 23%  171M 0s
<   2450K .......... .......... .......... .......... .......... 24%  256M 0s
<   2500K .......... .......... .......... .......... .......... 24%  181M 0s
<   2550K .......... .......... .......... .......... .......... 25%  255M 0s
<   2600K .......... .......... .......... .......... .......... 25%  208M 0s
<   2650K .......... .......... .......... .......... .......... 26%  224M 0s
<   2700K .......... .......... .......... .......... .......... 26%  346M 0s
<   2750K .......... .......... .......... .......... .......... 27%  341M 0s
<   2800K .......... .......... .......... .......... .......... 27%  155M 0s
<   2850K .......... .......... .......... .......... .......... 28%  320M 0s
<   2900K .......... .......... .......... .......... .......... 28%  198M 0s
<   2950K .......... .......... .......... .......... .......... 29%  232M 0s
<   3000K .......... .......... .......... .......... .......... 29%  267M 0s
<   3050K .......... .......... .......... .......... .......... 30%  248M 0s
<   3100K .......... .......... .......... .......... .......... 30%  243M 0s
<   3150K .......... .......... .......... .......... .......... 31%  323M 0s
<   3200K .......... .......... .......... .......... .......... 31%  205M 0s
<   3250K .......... .......... .......... .......... .......... 32%  219M 0s
<   3300K .......... .......... .......... .......... .......... 32%  298M 0s
<   3350K .......... .......... .......... .......... .......... 32%  188M 0s
<   3400K .......... .......... .......... .......... .......... 33%  303M 0s
<   3450K .......... .......... .......... .......... .......... 33%  342M 0s
<   3500K .......... .......... .......... .......... .......... 34%  124M 0s
<   3550K .......... .......... .......... .......... .......... 34% 60.6M 0s
<   3600K .......... .......... .......... .......... .......... 35% 69.1M 0s
<   3650K .......... .......... .......... .......... .......... 35% 82.5M 0s
<   3700K .......... .......... .......... .......... .......... 36% 67.4M 0s
<   3750K .......... .......... .......... .......... .......... 36% 57.5M 0s
<   3800K .......... .......... .......... .......... .......... 37% 79.4M 0s
<   3850K .......... .......... .......... .......... .......... 37% 56.3M 0s
<   3900K .......... .......... .......... .......... .......... 38% 87.1M 0s
<   3950K .......... .......... .......... .......... .......... 38%  204M 0s
<   4000K .......... .......... .......... .......... .......... 39%  280M 0s
<   4050K .......... .......... .......... .......... .......... 39%  333M 0s
<   4100K .......... .......... .......... .......... .......... 40%  323M 0s
<   4150K .......... .......... .......... .......... .......... 40%  160M 0s
<   4200K .......... .......... .......... .......... .......... 41%  205M 0s
<   4250K .......... .......... .......... .......... .......... 41%  327M 0s
<   4300K .......... .......... .......... .......... .......... 42%  335M 0s
<   4350K .......... .......... .......... .......... .......... 42%  324M 0s
<   4400K .......... .......... .......... .......... .......... 43%  229M 0s
<   4450K .......... .......... .......... .......... .......... 43%  331M 0s
<   4500K .......... .......... .......... .......... .......... 44%  173M 0s
<   4550K .......... .......... .......... .......... .......... 44%  227M 0s
<   4600K .......... .......... .......... .......... .......... 45%  207M 0s
<   4650K .......... .......... .......... .......... .......... 45%  300M 0s
<   4700K .......... .......... .......... .......... .......... 46%  253M 0s
<   4750K .......... .......... .......... .......... .......... 46%  310M 0s
<   4800K .......... .......... .......... .......... .......... 47%  177M 0s
<   4850K .......... .......... .......... .......... .......... 47%  320M 0s
<   4900K .......... .......... .......... .......... .......... 48%  232M 0s
<   4950K .......... .......... .......... .......... .......... 48%  342M 0s
<   5000K .......... .......... .......... .......... .......... 48%  300M 0s
<   5050K .......... .......... .......... .......... .......... 49%  341M 0s
<   5100K .......... .......... .......... .......... .......... 49%  343M 0s
<   5150K .......... .......... .......... .......... .......... 50%  327M 0s
<   5200K .......... .......... .......... .......... .......... 50%  285M 0s
<   5250K .......... .......... .......... .......... .......... 51%  341M 0s
<   5300K .......... .......... .......... .......... .......... 51%  338M 0s
<   5350K .......... .......... .......... .......... .......... 52% 58.0M 0s
<   5400K .......... .......... .......... .......... .......... 52% 50.9M 0s
<   5450K .......... .......... .......... .......... .......... 53% 81.7M 0s
<   5500K .......... .......... .......... .......... .......... 53%  102M 0s
<   5550K .......... .......... .......... .......... .......... 54% 83.3M 0s
<   5600K .......... .......... .......... .......... .......... 54% 69.8M 0s
<   5650K .......... .......... .......... .......... .......... 55% 77.9M 0s
<   5700K .......... .......... .......... .......... .......... 55%  112M 0s
<   5750K .......... .......... .......... .......... .......... 56% 79.7M 0s
<   5800K .......... .......... .......... .......... .......... 56% 81.8M 0s
<   5850K .......... .......... .......... .......... .......... 57% 72.7M 0s
<   5900K .......... .......... .......... .......... .......... 57% 79.0M 0s
<   5950K .......... .......... .......... .......... .......... 58% 79.5M 0s
<   6000K .......... .......... .......... .......... .......... 58% 73.9M 0s
<   6050K .......... .......... .......... .......... .......... 59% 72.4M 0s
<   6100K .......... .......... .......... .......... .......... 59%  101M 0s
<   6150K .......... .......... .......... .......... .......... 60%  117M 0s
<   6200K .......... .......... .......... .......... .......... 60% 98.2M 0s
<   6250K .......... .......... .......... .......... .......... 61% 95.4M 0s
<   6300K .......... .......... .......... .......... .......... 61% 92.7M 0s
<   6350K .......... .......... .......... .......... .......... 62%  193M 0s
<   6400K .......... .......... .......... .......... .......... 62%  265M 0s
<   6450K .......... .......... .......... .......... .......... 63%  327M 0s
<   6500K .......... .......... .......... .......... .......... 63%  336M 0s
<   6550K .......... .......... .......... .......... .......... 64%  336M 0s
<   6600K .......... .......... .......... .......... .......... 64%  307M 0s
<   6650K .......... .......... .......... .......... .......... 64%  325M 0s
<   6700K .......... .......... .......... .......... .......... 65%  330M 0s
<   6750K .......... .......... .......... .......... .......... 65%  341M 0s
<   6800K .......... .......... .......... .......... .......... 66%  281M 0s
<   6850K .......... .......... .......... .......... .......... 66%  331M 0s
<   6900K .......... .......... .......... .......... .......... 67%  330M 0s
<   6950K .......... .......... .......... .......... .......... 67%  338M 0s
<   7000K .......... .......... .......... .......... .......... 68%  298M 0s
<   7050K .......... .......... .......... .......... .......... 68%  333M 0s
<   7100K .......... .......... .......... .......... .......... 69%  337M 0s
<   7150K .......... .......... .......... .......... .......... 69%  312M 0s
<   7200K .......... .......... .......... .......... .......... 70%  280M 0s
<   7250K .......... .......... .......... .......... .......... 70%  334M 0s
<   7300K .......... .......... .......... .......... .......... 71%  334M 0s
<   7350K .......... .......... .......... .......... .......... 71%  332M 0s
<   7400K .......... .......... .......... .......... .......... 72%  295M 0s
<   7450K .......... .......... .......... .......... .......... 72%  300M 0s
<   7500K .......... .......... .......... .......... .......... 73%  325M 0s
<   7550K .......... .......... .......... .......... .......... 73%  286M 0s
<   7600K .......... .......... .......... .......... .......... 74% 68.6M 0s
<   7650K .......... .......... .......... .......... .......... 74%  118M 0s
<   7700K .......... .......... .......... .......... .......... 75%  335M 0s
<   7750K .......... .......... .......... .......... .......... 75%  335M 0s
<   7800K .......... .......... .......... .......... .......... 76%  295M 0s
<   7850K .......... .......... .......... .......... .......... 76%  340M 0s
<   7900K .......... .......... .......... .......... .......... 77%  329M 0s
<   7950K .......... .......... .......... .......... .......... 77%  336M 0s
<   8000K .......... .......... .......... .......... .......... 78%  284M 0s
<   8050K .......... .......... .......... .......... .......... 78%  336M 0s
<   8100K .......... .......... .......... .......... .......... 79%  272M 0s
<   8150K .......... .......... .......... .......... .......... 79%  229M 0s
<   8200K .......... .......... .......... .......... .......... 80%  105M 0s
<   8250K .......... .......... .......... .......... .......... 80% 61.2M 0s
<   8300K .......... .......... .......... .......... .......... 80% 65.6M 0s
<   8350K .......... .......... .......... .......... .......... 81% 82.0M 0s
<   8400K .......... .......... .......... .......... .......... 81% 92.5M 0s
<   8450K .......... .......... .......... .......... .......... 82% 90.3M 0s
<   8500K .......... .......... .......... .......... .......... 82%  122M 0s
<   8550K .......... .......... .......... .......... .......... 83% 82.2M 0s
<   8600K .......... .......... .......... .......... .......... 83% 77.5M 0s
<   8650K .......... .......... .......... .......... .......... 84% 89.3M 0s
<   8700K .......... .......... .......... .......... .......... 84%  115M 0s
<   8750K .......... .......... .......... .......... .......... 85%  115M 0s
<   8800K .......... .......... .......... .......... .......... 85% 92.2M 0s
<   8850K .......... .......... .......... .......... .......... 86%  148M 0s
<   8900K .......... .......... .......... .......... .......... 86%  328M 0s
<   8950K .......... .......... .......... .......... .......... 87%  335M 0s
<   9000K .......... .......... .......... .......... .......... 87%  301M 0s
<   9050K .......... .......... .......... .......... .......... 88%  339M 0s
<   9100K .......... .......... .......... .......... .......... 88%  156M 0s
<   9150K .......... .......... .......... .......... .......... 89%  323M 0s
<   9200K .......... .......... .......... .......... .......... 89%  281M 0s
<   9250K .......... .......... .......... .......... .......... 90%  338M 0s
<   9300K .......... .......... .......... .......... .......... 90%  161M 0s
<   9350K .......... .......... .......... .......... .......... 91%  294M 0s
<   9400K .......... .......... .......... .......... .......... 91%  247M 0s
<   9450K .......... .......... .......... .......... .......... 92%  177M 0s
<   9500K .......... .......... .......... .......... .......... 92%  310M 0s
<   9550K .......... .......... .......... .......... .......... 93%  338M 0s
<   9600K .......... .......... .......... .......... .......... 93%  282M 0s
<   9650K .......... .......... .......... .......... .......... 94%  330M 0s
<   9700K .......... .......... .......... .......... .......... 94%  338M 0s
<   9750K .......... .......... .......... .......... .......... 95%  340M 0s
<   9800K .......... .......... .......... .......... .......... 95%  302M 0s
<   9850K .......... .......... .......... .......... .......... 96%  343M 0s
<   9900K .......... .......... .......... .......... .......... 96% 80.7M 0s
<   9950K .......... .......... .......... .......... .......... 96% 92.2M 0s
<  10000K .......... .......... .......... .......... .......... 97% 80.4M 0s
<  10050K .......... .......... .......... .......... .......... 97% 90.2M 0s
<  10100K .......... .......... .......... .......... .......... 98% 91.8M 0s
<  10150K .......... .......... .......... .......... .......... 98% 82.8M 0s
<  10200K .......... .......... .......... .......... .......... 99%  101M 0s
<  10250K .......... .......... .......... .......... .......... 99% 83.2M 0s
<  10300K ..........                                            100%  291M=0.1s
---
>      0K .......... .......... .......... .......... ..........  0% 3.28M 3s
>     50K .......... .......... .......... .......... ..........  0% 4.61M 3s
>    100K .......... .......... .......... .......... ..........  1% 11.8M 2s
>    150K .......... .......... .......... .......... ..........  1% 13.0M 2s
>    200K .......... .......... .......... .......... ..........  2% 16.2M 1s
>    250K .......... .......... .......... .......... ..........  2% 4.78M 2s
>    300K .......... .......... .......... .......... ..........  3% 7.62M 2s
>    350K .......... .......... .......... .......... ..........  3% 11.6M 1s
>    400K .......... .......... .......... .......... ..........  4% 7.61M 1s
>    450K .......... .......... .......... .......... ..........  4% 21.6M 1s
>    500K .......... .......... .......... .......... ..........  5% 10.1M 1s
>    550K .......... .......... .......... .......... ..........  5% 17.9M 1s
>    600K .......... .......... .......... .......... ..........  6% 35.9M 1s
>    650K .......... .......... .......... .......... ..........  6% 16.6M 1s
>    700K .......... .......... .......... .......... ..........  7% 19.9M 1s
>    750K .......... .......... .......... .......... ..........  7% 15.0M 1s
>    800K .......... .......... .......... .......... ..........  8% 39.7M 1s
>    850K .......... .......... .......... .......... ..........  8% 75.9M 1s
>    900K .......... .......... .......... .......... ..........  9% 48.3M 1s
>    950K .......... .......... .......... .......... ..........  9% 22.1M 1s
>   1000K .......... .......... .......... .......... .......... 10% 74.2M 1s
>   1050K .......... .......... .......... .......... .......... 10% 72.2M 1s
>   1100K .......... .......... .......... .......... .......... 11% 28.2M 1s
>   1150K .......... .......... .......... .......... .......... 11% 63.6M 1s
>   1200K .......... .......... .......... .......... .......... 12% 61.6M 1s
>   1250K .......... .......... .......... .......... .......... 12%  130M 1s
>   1300K .......... .......... .......... .......... .......... 13% 72.8M 1s
>   1350K .......... .......... .......... .......... .......... 13%  162M 1s
>   1400K .......... .......... .......... .......... .......... 14%  147M 1s
>   1450K .......... .......... .......... .......... .......... 14%  111M 1s
>   1500K .......... .......... .......... .......... .......... 15%  138M 1s
>   1550K .......... .......... .......... .......... .......... 15% 96.2M 1s
>   1600K .......... .......... .......... .......... .......... 16%  133M 1s
>   1650K .......... .......... .......... .......... .......... 16% 67.9M 0s
>   1700K .......... .......... .......... .......... .......... 16%  136M 0s
>   1750K .......... .......... .......... .......... .......... 17%  159M 0s
>   1800K .......... .......... .......... .......... .......... 17%  164M 0s
>   1850K .......... .......... .......... .......... .......... 18% 94.6M 0s
>   1900K .......... .......... .......... .......... .......... 18%  162M 0s
>   1950K .......... .......... .......... .......... .......... 19%  193M 0s
>   2000K .......... .......... .......... .......... .......... 19%  165M 0s
>   2050K .......... .......... .......... .......... .......... 20%  115M 0s
>   2100K .......... .......... .......... .......... .......... 20%  170M 0s
>   2150K .......... .......... .......... .......... .......... 21%  138M 0s
>   2200K .......... .......... .......... .......... .......... 21%  198M 0s
>   2250K .......... .......... .......... .......... .......... 22%  277M 0s
>   2300K .......... .......... .......... .......... .......... 22%  178M 0s
>   2350K .......... .......... .......... .......... .......... 23%  246M 0s
>   2400K .......... .......... .......... .......... .......... 23% 57.8M 0s
>   2450K .......... .......... .......... .......... .......... 24%  108M 0s
>   2500K .......... .......... .......... .......... .......... 24% 95.7M 0s
>   2550K .......... .......... .......... .......... .......... 25% 92.5M 0s
>   2600K .......... .......... .......... .......... .......... 25%  107M 0s
>   2650K .......... .......... .......... .......... .......... 26%  102M 0s
>   2700K .......... .......... .......... .......... .......... 26% 84.7M 0s
>   2750K .......... .......... .......... .......... .......... 27%  144M 0s
>   2800K .......... .......... .......... .......... .......... 27% 96.2M 0s
>   2850K .......... .......... .......... .......... .......... 28% 90.0M 0s
>   2900K .......... .......... .......... .......... .......... 28% 90.1M 0s
>   2950K .......... .......... .......... .......... .......... 29%  148M 0s
>   3000K .......... .......... .......... .......... .......... 29% 99.3M 0s
>   3050K .......... .......... .......... .......... .......... 30%  105M 0s
>   3100K .......... .......... .......... .......... .......... 30%  135M 0s
>   3150K .......... .......... .......... .......... .......... 31%  156M 0s
>   3200K .......... .......... .......... .......... .......... 31%  155M 0s
>   3250K .......... .......... .......... .......... .......... 32%  160M 0s
>   3300K .......... .......... .......... .......... .......... 32%  147M 0s
>   3350K .......... .......... .......... .......... .......... 32%  149M 0s
>   3400K .......... .......... .......... .......... .......... 33%  159M 0s
>   3450K .......... .......... .......... .......... .......... 33%  159M 0s
>   3500K .......... .......... .......... .......... .......... 34%  142M 0s
>   3550K .......... .......... .......... .......... .......... 34%  172M 0s
>   3600K .......... .......... .......... .......... .......... 35%  157M 0s
>   3650K .......... .......... .......... .......... .......... 35%  158M 0s
>   3700K .......... .......... .......... .......... .......... 36%  143M 0s
>   3750K .......... .......... .......... .......... .......... 36%  159M 0s
>   3800K .......... .......... .......... .......... .......... 37%  161M 0s
>   3850K .......... .......... .......... .......... .......... 37%  161M 0s
>   3900K .......... .......... .......... .......... .......... 38%  142M 0s
>   3950K .......... .......... .......... .......... .......... 38%  153M 0s
>   4000K .......... .......... .......... .......... .......... 39%  191M 0s
>   4050K .......... .......... .......... .......... .......... 39% 1.69M 0s
>   4100K .......... .......... .......... .......... .......... 40%  125M 0s
>   4150K .......... .......... .......... .......... .......... 40%  103M 0s
>   4200K .......... .......... .......... .......... .......... 41%  141M 0s
>   4250K .......... .......... .......... .......... .......... 41% 26.1M 0s
>   4300K .......... .......... .......... .......... .......... 42% 40.7M 0s
>   4350K .......... .......... .......... .......... .......... 42% 47.9M 0s
>   4400K .......... .......... .......... .......... .......... 43% 22.4M 0s
>   4450K .......... .......... .......... .......... .......... 43%  190M 0s
>   4500K .......... .......... .......... .......... .......... 44% 62.4M 0s
>   4550K .......... .......... .......... .......... .......... 44%  129M 0s
>   4600K .......... .......... .......... .......... .......... 45%  125M 0s
>   4650K .......... .......... .......... .......... .......... 45%  290M 0s
>   4700K .......... .......... .......... .......... .......... 46%  167M 0s
>   4750K .......... .......... .......... .......... .......... 46%  187M 0s
>   4800K .......... .......... .......... .......... .......... 47%  191M 0s
>   4850K .......... .......... .......... .......... .......... 47%  126M 0s
>   4900K .......... .......... .......... .......... .......... 48%  210M 0s
>   4950K .......... .......... .......... .......... .......... 48%  178M 0s
>   5000K .......... .......... .......... .......... .......... 48%  228M 0s
>   5050K .......... .......... .......... .......... .......... 49% 76.2M 0s
>   5100K .......... .......... .......... .......... .......... 49%  275M 0s
>   5150K .......... .......... .......... .......... .......... 50% 23.2M 0s
>   5200K .......... .......... .......... .......... .......... 50%  128M 0s
>   5250K .......... .......... .......... .......... .......... 51% 86.5M 0s
>   5300K .......... .......... .......... .......... .......... 51%  199M 0s
>   5350K .......... .......... .......... .......... .......... 52%  331M 0s
>   5400K .......... .......... .......... .......... .......... 52%  169M 0s
>   5450K .......... .......... .......... .......... .......... 53%  332M 0s
>   5500K .......... .......... .......... .......... .......... 53% 87.0M 0s
>   5550K .......... .......... .......... .......... .......... 54%  303M 0s
>   5600K .......... .......... .......... .......... .......... 54%  284M 0s
>   5650K .......... .......... .......... .......... .......... 55%  222M 0s
>   5700K .......... .......... .......... .......... .......... 55%  310M 0s
>   5750K .......... .......... .......... .......... .......... 56%  337M 0s
>   5800K .......... .......... .......... .......... .......... 56%  144M 0s
>   5850K .......... .......... .......... .......... .......... 57%  131M 0s
>   5900K .......... .......... .......... .......... .......... 57%  109M 0s
>   5950K .......... .......... .......... .......... .......... 58%  268M 0s
>   6000K .......... .......... .......... .......... .......... 58%  271M 0s
>   6050K .......... .......... .......... .......... .......... 59%  339M 0s
>   6100K .......... .......... .......... .......... .......... 59%  320M 0s
>   6150K .......... .......... .......... .......... .......... 60%  314M 0s
>   6200K .......... .......... .......... .......... .......... 60%  296M 0s
>   6250K .......... .......... .......... .......... .......... 61%  345M 0s
>   6300K .......... .......... .......... .......... .......... 61%  324M 0s
>   6350K .......... .......... .......... .......... .......... 62%  312M 0s
>   6400K .......... .......... .......... .......... .......... 62%  260M 0s
>   6450K .......... .......... .......... .......... .......... 63%  334M 0s
>   6500K .......... .......... .......... .......... .......... 63% 97.9M 0s
>   6550K .......... .......... .......... .......... .......... 64% 90.1M 0s
>   6600K .......... .......... .......... .......... .......... 64%  101M 0s
>   6650K .......... .......... .......... .......... .......... 64%  311M 0s
>   6700K .......... .......... .......... .......... .......... 65%  151M 0s
>   6750K .......... .......... .......... .......... .......... 65% 95.9M 0s
>   6800K .......... .......... .......... .......... .......... 66%  101M 0s
>   6850K .......... .......... .......... .......... .......... 66%  106M 0s
>   6900K .......... .......... .......... .......... .......... 67%  149M 0s
>   6950K .......... .......... .......... .......... .......... 67%  135M 0s
>   7000K .......... .......... .......... .......... .......... 68%  143M 0s
>   7050K .......... .......... .......... .......... .......... 68%  105M 0s
>   7100K .......... .......... .......... .......... .......... 69%  128M 0s
>   7150K .......... .......... .......... .......... .......... 69%  159M 0s
>   7200K .......... .......... .......... .......... .......... 70% 87.5M 0s
>   7250K .......... .......... .......... .......... .......... 70%  159M 0s
>   7300K .......... .......... .......... .......... .......... 71%  284M 0s
>   7350K .......... .......... .......... .......... .......... 71%  326M 0s
>   7400K .......... .......... .......... .......... .......... 72%  303M 0s
>   7450K .......... .......... .......... .......... .......... 72%  342M 0s
>   7500K .......... .......... .......... .......... .......... 73%  320M 0s
>   7550K .......... .......... .......... .......... .......... 73%  325M 0s
>   7600K .......... .......... .......... .......... .......... 74%  285M 0s
>   7650K .......... .......... .......... .......... .......... 74%  338M 0s
>   7700K .......... .......... .......... .......... .......... 75%  324M 0s
>   7750K .......... .......... .......... .......... .......... 75%  317M 0s
>   7800K .......... .......... .......... .......... .......... 76%  156M 0s
>   7850K .......... .......... .......... .......... .......... 76%  323M 0s
>   7900K .......... .......... .......... .......... .......... 77%  217M 0s
>   7950K .......... .......... .......... .......... .......... 77%  276M 0s
>   8000K .......... .......... .......... .......... .......... 78%  240M 0s
>   8050K .......... .......... .......... .......... .......... 78%  255M 0s
>   8100K .......... .......... .......... .......... .......... 79%  301M 0s
>   8150K .......... .......... .......... .......... .......... 79%  307M 0s
>   8200K .......... .......... .......... .......... .......... 80%  240M 0s
>   8250K .......... .......... .......... .......... .......... 80%  295M 0s
>   8300K .......... .......... .......... .......... .......... 80%  339M 0s
>   8350K .......... .......... .......... .......... .......... 81%  307M 0s
>   8400K .......... .......... .......... .......... .......... 81%  249M 0s
>   8450K .......... .......... .......... .......... .......... 82%  269M 0s
>   8500K .......... .......... .......... .......... .......... 82%  337M 0s
>   8550K .......... .......... .......... .......... .......... 83%  338M 0s
>   8600K .......... .......... .......... .......... .......... 83%  274M 0s
>   8650K .......... .......... .......... .......... .......... 84%  314M 0s
>   8700K .......... .......... .......... .......... .......... 84%  338M 0s
>   8750K .......... .......... .......... .......... .......... 85%  334M 0s
>   8800K .......... .......... .......... .......... .......... 85%  281M 0s
>   8850K .......... .......... .......... .......... .......... 86%  254M 0s
>   8900K .......... .......... .......... .......... .......... 86%  327M 0s
>   8950K .......... .......... .......... .......... .......... 87%  344M 0s
>   9000K .......... .......... .......... .......... .......... 87%  234M 0s
>   9050K .......... .......... .......... .......... .......... 88%  169M 0s
>   9100K .......... .......... .......... .......... .......... 88% 70.1M 0s
>   9150K .......... .......... .......... .......... .......... 89% 69.6M 0s
>   9200K .......... .......... .......... .......... .......... 89% 67.6M 0s
>   9250K .......... .......... .......... .......... .......... 90% 85.5M 0s
>   9300K .......... .......... .......... .......... .......... 90%  175M 0s
>   9350K .......... .......... .......... .......... .......... 91%  231M 0s
>   9400K .......... .......... .......... .......... .......... 91% 91.9M 0s
>   9450K .......... .......... .......... .......... .......... 92%  111M 0s
>   9500K .......... .......... .......... .......... .......... 92%  135M 0s
>   9550K .......... .......... .......... .......... .......... 93%  103M 0s
>   9600K .......... .......... .......... .......... .......... 93%  124M 0s
>   9650K .......... .......... .......... .......... .......... 94%  121M 0s
>   9700K .......... .......... .......... .......... .......... 94%  142M 0s
>   9750K .......... .......... .......... .......... .......... 95%  144M 0s
>   9800K .......... .......... .......... .......... .......... 95%  152M 0s
>   9850K .......... .......... .......... .......... .......... 96%  136M 0s
>   9900K .......... .......... .......... .......... .......... 96%  136M 0s
>   9950K .......... .......... .......... .......... .......... 96%  156M 0s
>  10000K .......... .......... .......... .......... .......... 97%  130M 0s
>  10050K .......... .......... .......... .......... .......... 97%  143M 0s
>  10100K .......... .......... .......... .......... .......... 98%  159M 0s
>  10150K .......... .......... .......... .......... .......... 98%  187M 0s
>  10200K .......... .......... .......... .......... .......... 99%  116M 0s
>  10250K .......... .......... .......... .......... .......... 99%  120M 0s
>  10300K ..........                                            100%  287M=0.2s
503c503
< 2022-04-03 18:20:31 (87.5 MB/s) - ‘delphes_events_ttbar.root’ saved [10557777/10557777]
---
> 2022-04-13 15:09:44 (53.9 MB/s) - ‘delphes_events_ttbar.root’ saved [10557777/10557777]
514c514
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
569c569
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
624c624
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
676c676
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
727c727
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
778c778
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
837c837
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
881c881
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
925c925
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
966c966
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1006c1006
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1046c1046
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1097c1097
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1178c1178
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1259c1259
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1337c1337
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1400,1401c1400,1401
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Source file 2: ./histoOut-BP_2.root
1403d1402
< hadd Target path: ./histoOut-Le6-hi.adl.root:/cuts
1404a1404
> hadd Target path: ./histoOut-Le6-hi.adl.root:/cuts
1414c1414
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1477,1478c1477,1478
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Source file 2: ./histoOut-BP_2.root
1480d1479
< hadd Target path: ./histoOut-Le6-hi.adl.root:/cuts
1481a1481
> hadd Target path: ./histoOut-Le6-hi.adl.root:/cuts
1491c1491
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1555,1556c1555,1556
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Source file 2: ./histoOut-BP_2.root
1558d1557
< hadd Target path: ./histoOut-Le6-hi.adl.root:/cuts
1559a1559
> hadd Target path: ./histoOut-Le6-hi.adl.root:/cuts
1573c1573
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1629c1629
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1685c1685
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1738c1738
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1790c1790
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1842c1842
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1902c1902
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1948c1948
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
1994c1994
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
2037c2037
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
2079c2079
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
2121c2121
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
2176c2176
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
2268c2268
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
2360c2360
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
2449c2449
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
2519,2521c2519,2521
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_3.root
< hadd Source file 3: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_3.root
> hadd Source file 2: ./histoOut-BP_1.root
> hadd Source file 3: ./histoOut-BP_2.root
2523d2522
< hadd Target path: ./histoOut-ex2.adl.root:/testdep
2525a2525
> hadd Target path: ./histoOut-ex2.adl.root:/testdep
2537c2537
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
2607,2609c2607,2609
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_3.root
< hadd Source file 3: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_3.root
> hadd Source file 2: ./histoOut-BP_1.root
> hadd Source file 3: ./histoOut-BP_2.root
2611d2610
< hadd Target path: ./histoOut-ex2.adl.root:/testdep
2613a2613
> hadd Target path: ./histoOut-ex2.adl.root:/testdep
2625c2625
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
2696,2698c2696,2698
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_3.root
< hadd Source file 3: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_3.root
> hadd Source file 2: ./histoOut-BP_1.root
> hadd Source file 3: ./histoOut-BP_2.root
2700d2699
< hadd Target path: ./histoOut-ex2.adl.root:/testdep
2702a2702
> hadd Target path: ./histoOut-ex2.adl.root:/testdep
2719c2719
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
2790c2790
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
2861c2861
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
2929c2929
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
2982,2983c2982,2983
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Source file 2: ./histoOut-BP_2.root
2985d2984
< hadd Target path: ./histoOut-ex3.adl.root:/mest
2986a2986
> hadd Target path: ./histoOut-ex3.adl.root:/mest
2996c2996
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
3049,3050c3049,3050
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Source file 2: ./histoOut-BP_2.root
3052d3051
< hadd Target path: ./histoOut-ex3.adl.root:/mest
3053a3053
> hadd Target path: ./histoOut-ex3.adl.root:/mest
3063c3063
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
3117,3118c3117,3118
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Source file 2: ./histoOut-BP_2.root
3120d3119
< hadd Target path: ./histoOut-ex3.adl.root:/mest
3121a3121
> hadd Target path: ./histoOut-ex3.adl.root:/mest
3135c3135
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
3160,3165c3160,3165
<                                                   bTag(JET[0]) > 0 :      1 +-         0 evt:       15
<                                                  bTag(JET[0]) == 1 :      1 +-         0 evt:       15
<                                                   Size(BiJET) >= 1 :      1 +-         0 evt:       15
<                                                     Size(ELE) >= 2 :    0.2 +-     0.103 evt:        3
<                                                 Size(goodEle) >= 2 :      1 +-         0 evt:        3
<                                                     Size(MUO) >= 2 :      0 +-         0 evt:        0
---
>                                                   bTag(JET[0]) > 0 :      0 +-         0 evt:        0
>                                                  bTag(JET[0]) == 1 :   -nan +-      -nan evt:        0
>                                                   Size(BiJET) >= 1 :   -nan +-      -nan evt:        0
>                                                     Size(ELE) >= 2 :   -nan +-      -nan evt:        0
>                                                 Size(goodEle) >= 2 :   -nan +-      -nan evt:        0
>                                                     Size(MUO) >= 2 :   -nan +-      -nan evt:        0
3192c3192
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
3217,3220c3217,3220
<                                                   bTag(JET[0]) > 0 :      1 +-         0 evt:        1
<                                                  bTag(JET[0]) == 1 :      1 +-         0 evt:        1
<                                                   Size(BiJET) >= 1 :      1 +-         0 evt:        1
<                                                     Size(ELE) >= 2 :      0 +-         0 evt:        0
---
>                                                   bTag(JET[0]) > 0 :      0 +-         0 evt:        0
>                                                  bTag(JET[0]) == 1 :   -nan +-      -nan evt:        0
>                                                   Size(BiJET) >= 1 :   -nan +-      -nan evt:        0
>                                                     Size(ELE) >= 2 :   -nan +-      -nan evt:        0
3249c3249
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
3275,3280c3275,3280
<                                                   bTag(JET[0]) > 0 :      1 +-         0 evt:        3
<                                                  bTag(JET[0]) == 1 :      1 +-         0 evt:        3
<                                                   Size(BiJET) >= 1 :      1 +-         0 evt:        3
<                                                     Size(ELE) >= 2 : 0.3333 +-     0.272 evt:        1
<                                                 Size(goodEle) >= 2 :      1 +-         0 evt:        1
<                                                     Size(MUO) >= 2 :      0 +-         0 evt:        0
---
>                                                   bTag(JET[0]) > 0 :      0 +-         0 evt:        0
>                                                  bTag(JET[0]) == 1 :   -nan +-      -nan evt:        0
>                                                   Size(BiJET) >= 1 :   -nan +-      -nan evt:        0
>                                                     Size(ELE) >= 2 :   -nan +-      -nan evt:        0
>                                                 Size(goodEle) >= 2 :   -nan +-      -nan evt:        0
>                                                     Size(MUO) >= 2 :   -nan +-      -nan evt:        0
3303c3303
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
3328,3333c3328,3333
<                                                   bTag(JET[0]) > 0 :      1 +-         0 evt:       15
<                                                  bTag(JET[0]) == 1 :      1 +-         0 evt:       15
<                                                   Size(BiJET) >= 1 :      1 +-         0 evt:       15
<                                                     Size(ELE) >= 2 :    0.2 +-     0.103 evt:        3
<                                                 Size(goodEle) >= 2 :      1 +-         0 evt:        3
<                                                     Size(MUO) >= 2 :      0 +-         0 evt:        0
---
>                                                   bTag(JET[0]) > 0 :      0 +-         0 evt:        0
>                                                  bTag(JET[0]) == 1 :   -nan +-      -nan evt:        0
>                                                   Size(BiJET) >= 1 :   -nan +-      -nan evt:        0
>                                                     Size(ELE) >= 2 :   -nan +-      -nan evt:        0
>                                                 Size(goodEle) >= 2 :   -nan +-      -nan evt:        0
>                                                     Size(MUO) >= 2 :   -nan +-      -nan evt:        0
3356c3356
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
3381,3384c3381,3384
<                                                   bTag(JET[0]) > 0 :      1 +-         0 evt:        1
<                                                  bTag(JET[0]) == 1 :      1 +-         0 evt:        1
<                                                   Size(BiJET) >= 1 :      1 +-         0 evt:        1
<                                                     Size(ELE) >= 2 :      0 +-         0 evt:        0
---
>                                                   bTag(JET[0]) > 0 :      0 +-         0 evt:        0
>                                                  bTag(JET[0]) == 1 :   -nan +-      -nan evt:        0
>                                                   Size(BiJET) >= 1 :   -nan +-      -nan evt:        0
>                                                     Size(ELE) >= 2 :   -nan +-      -nan evt:        0
3409c3409
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
3435,3440c3435,3440
<                                                   bTag(JET[0]) > 0 :      1 +-         0 evt:        3
<                                                  bTag(JET[0]) == 1 :      1 +-         0 evt:        3
<                                                   Size(BiJET) >= 1 :      1 +-         0 evt:        3
<                                                     Size(ELE) >= 2 : 0.3333 +-     0.272 evt:        1
<                                                 Size(goodEle) >= 2 :      1 +-         0 evt:        1
<                                                     Size(MUO) >= 2 :      0 +-         0 evt:        0
---
>                                                   bTag(JET[0]) > 0 :      0 +-         0 evt:        0
>                                                  bTag(JET[0]) == 1 :   -nan +-      -nan evt:        0
>                                                   Size(BiJET) >= 1 :   -nan +-      -nan evt:        0
>                                                     Size(ELE) >= 2 :   -nan +-      -nan evt:        0
>                                                 Size(goodEle) >= 2 :   -nan +-      -nan evt:        0
>                                                     Size(MUO) >= 2 :   -nan +-      -nan evt:        0
3475c3475
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
3562c3562
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
3649c3649
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
3733c3733
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
3798,3800c3798,3800
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_3.root
< hadd Source file 3: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_3.root
> hadd Source file 2: ./histoOut-BP_1.root
> hadd Source file 3: ./histoOut-BP_2.root
3802d3801
< hadd Target path: ./histoOut-ex5.adl.root:/testg
3804a3804
> hadd Target path: ./histoOut-ex5.adl.root:/testg
3816c3816
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
3881,3883c3881,3883
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_3.root
< hadd Source file 3: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_3.root
> hadd Source file 2: ./histoOut-BP_1.root
> hadd Source file 3: ./histoOut-BP_2.root
3885d3884
< hadd Target path: ./histoOut-ex5.adl.root:/testg
3887a3887
> hadd Target path: ./histoOut-ex5.adl.root:/testg
3899c3899
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
3965,3967c3965,3967
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_3.root
< hadd Source file 3: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_3.root
> hadd Source file 2: ./histoOut-BP_1.root
> hadd Source file 3: ./histoOut-BP_2.root
3969d3968
< hadd Target path: ./histoOut-ex5.adl.root:/testg
3971a3971
> hadd Target path: ./histoOut-ex5.adl.root:/testg
3985c3985
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4033c4033
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4081c4081
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4126c4126
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4170c4170
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4214c4214
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4266c4266
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4311c4311
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4356c4356
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4398c4398
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4439c4439
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4480c4480
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4529c4529
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4581c4581
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4633c4633
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4682c4682
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4730c4730
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4778c4778
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4836c4836
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4917c4917
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
4998c4998
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5076c5076
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5140,5141c5140,5141
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Source file 2: ./histoOut-BP_2.root
5143d5142
< hadd Target path: ./histoOut-exBin.adl.root:/mest
5144a5144
> hadd Target path: ./histoOut-exBin.adl.root:/mest
5153c5153
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5217,5218c5217,5218
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Source file 2: ./histoOut-BP_2.root
5220d5219
< hadd Target path: ./histoOut-exBin.adl.root:/mest
5221a5221
> hadd Target path: ./histoOut-exBin.adl.root:/mest
5230c5230
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5295,5296c5295,5296
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Source file 2: ./histoOut-BP_2.root
5298d5297
< hadd Target path: ./histoOut-exBin.adl.root:/mest
5299a5299
> hadd Target path: ./histoOut-exBin.adl.root:/mest
5313c5313
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5357c5357
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5401c5401
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5442c5442
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5482c5482
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5522c5522
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5570c5570
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5613c5613
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5656c5656
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5696c5696
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5735c5735
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5774c5774
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5821c5821
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5866c5866
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5911c5911
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5953c5953
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
5994c5994
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
6035c6035
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
6082,6085c6082,6089
< Single Analysis
< /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./cms_opendata_ttbar.root -inp CMSOD -BP 1 -EVT 1000 -V 500 -ST 0 -HLT
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
< Analysis run count is 1
---
> Analysis with Multiple Regions
> A region, ID:  0 named:            [testEs] 	 is defined in lines from 1 to 8
> A region, ID:  1 named:            [testMs] 	 is defined in lines from 8 to 15
> A region, ID:  2 named:            [testPs] 	 is defined in lines from 15 to 22
> A region, ID:  3 named:            [testJs] 	 is defined in lines from 22 to 33
> /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./cms_opendata_ttbar.root -inp CMSOD -BP 4 -EVT 1000 -V 500 -ST 0 -HLT
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
> Analysis run count is 4
6093c6097,6100
< 	 REGION/ALGO:testZ
---
> This is BP_2
> This is BP_3
> This is BP_4
> 	 REGION/ALGO:testEs
6095c6102
< We have 3 CutLang Cuts, 1 CutLang objects and 0 Bins
---
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
6098a6106,6123
> 	 REGION/ALGO:testMs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 1 BP_2
> 	 REGION/ALGO:testPs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 2 BP_3
> 	 REGION/ALGO:testJs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 3 BP_4
6103,6127c6128
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< Processing event 500
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
---
> Processing event 500
6129c6130
< 						testZ	Based on 1000 events:
---
> 						testEs	Based on 1000 events:
6132c6133,6135
<                                               Size (TightELE) >= 2 :      0 +-         0 evt:        0
---
>                                               Size (LooseELE) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumELE) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightELE) >= 2 :   -nan +-      -nan evt:        0
6135a6139,6168
> Efficiencies for analysis : BP_2
> 						testMs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (MUO) >= 2 :  0.005 +-   0.00223 evt:        5
>                                               Size (LooseMUO) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumMUO) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightMUO) >= 2 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_2
> saving...	saved.
> Efficiencies for analysis : BP_3
> 						testPs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (PHO) >= 2 :   0.01 +-   0.00315 evt:       10
>                                               Size (LoosePHO) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumPHO) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightPHO) >= 2 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_3
> saving...	saved.
> Efficiencies for analysis : BP_4
> 						testJs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (JET) >= 3 :  0.832 +-    0.0118 evt:      832
>                                               Size (LooseJET) >= 3 :      0 +-         0 evt:        0
>                                              Size (MediumJET) >= 0 :   -nan +-      -nan evt:        0
>                                               Size (TightJET) >= 3 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_4
> saving...	saved.
6140a6174,6176
> hadd Source file 2: /home/runner/work/CutLang/CutLang/runs/histoOut-BP_2.root
> hadd Source file 3: /home/runner/work/CutLang/CutLang/runs/histoOut-BP_3.root
> hadd Source file 4: /home/runner/work/CutLang/CutLang/runs/histoOut-BP_4.root
6142c6178,6181
< hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testZ
---
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testEs
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testMs
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testPs
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testJs
6150,6153c6189,6196
< Single Analysis
< /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./atla_opendata_had_ttbar.root -inp ATLASOD -BP 1 -EVT 1000 -V 500 -ST 0 -HLT
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
< Analysis run count is 1
---
> Analysis with Multiple Regions
> A region, ID:  0 named:            [testEs] 	 is defined in lines from 1 to 8
> A region, ID:  1 named:            [testMs] 	 is defined in lines from 8 to 15
> A region, ID:  2 named:            [testPs] 	 is defined in lines from 15 to 22
> A region, ID:  3 named:            [testJs] 	 is defined in lines from 22 to 33
> /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./atla_opendata_had_ttbar.root -inp ATLASOD -BP 4 -EVT 1000 -V 500 -ST 0 -HLT
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
> Analysis run count is 4
6161c6204,6207
< 	 REGION/ALGO:testZ
---
> This is BP_2
> This is BP_3
> This is BP_4
> 	 REGION/ALGO:testEs
6163c6209
< We have 3 CutLang Cuts, 1 CutLang objects and 0 Bins
---
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
6166a6213,6230
> 	 REGION/ALGO:testMs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 1 BP_2
> 	 REGION/ALGO:testPs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 2 BP_3
> 	 REGION/ALGO:testJs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 3 BP_4
6171,6249c6235
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< Processing event 500
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
---
> Processing event 500
6251c6237
< 						testZ	Based on 1000 events:
---
> 						testEs	Based on 1000 events:
6254c6240,6242
<                                               Size (TightELE) >= 2 :      0 +-         0 evt:        0
---
>                                               Size (LooseELE) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumELE) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightELE) >= 2 :   -nan +-      -nan evt:        0
6257a6246,6275
> Efficiencies for analysis : BP_2
> 						testMs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (MUO) >= 2 :  0.019 +-   0.00432 evt:       19
>                                               Size (LooseMUO) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumMUO) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightMUO) >= 2 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_2
> saving...	saved.
> Efficiencies for analysis : BP_3
> 						testPs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (PHO) >= 2 :      0 +-         0 evt:        0
>                                               Size (LoosePHO) >= 2 :   -nan +-      -nan evt:        0
>                                              Size (MediumPHO) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightPHO) >= 2 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_3
> saving...	saved.
> Efficiencies for analysis : BP_4
> 						testJs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (JET) >= 3 :   0.94 +-   0.00751 evt:      940
>                                               Size (LooseJET) >= 3 :      0 +-         0 evt:        0
>                                              Size (MediumJET) >= 0 :   -nan +-      -nan evt:        0
>                                               Size (TightJET) >= 3 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_4
> saving...	saved.
6262a6281,6283
> hadd Source file 2: /home/runner/work/CutLang/CutLang/runs/histoOut-BP_2.root
> hadd Source file 3: /home/runner/work/CutLang/CutLang/runs/histoOut-BP_3.root
> hadd Source file 4: /home/runner/work/CutLang/CutLang/runs/histoOut-BP_4.root
6264c6285,6288
< hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testZ
---
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testEs
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testMs
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testPs
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testJs
6272,6275c6296,6303
< Single Analysis
< /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./delphes_events_ttbar.root -inp DELPHES -BP 1 -EVT 1000 -V 500 -ST 0 -HLT
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
< Analysis run count is 1
---
> Analysis with Multiple Regions
> A region, ID:  0 named:            [testEs] 	 is defined in lines from 1 to 8
> A region, ID:  1 named:            [testMs] 	 is defined in lines from 8 to 15
> A region, ID:  2 named:            [testPs] 	 is defined in lines from 15 to 22
> A region, ID:  3 named:            [testJs] 	 is defined in lines from 22 to 33
> /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./delphes_events_ttbar.root -inp DELPHES -BP 4 -EVT 1000 -V 500 -ST 0 -HLT
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
> Analysis run count is 4
6283c6311,6314
< 	 REGION/ALGO:testZ
---
> This is BP_2
> This is BP_3
> This is BP_4
> 	 REGION/ALGO:testEs
6285c6316
< We have 3 CutLang Cuts, 1 CutLang objects and 0 Bins
---
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
6288a6320,6337
> 	 REGION/ALGO:testMs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 1 BP_2
> 	 REGION/ALGO:testPs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 2 BP_3
> 	 REGION/ALGO:testJs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 3 BP_4
6294,6748c6343
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< Processing event 500
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
---
> Processing event 500
6750c6345
< 						testZ	Based on 1000 events:
---
> 						testEs	Based on 1000 events:
6753c6348,6350
<                                               Size (TightELE) >= 2 :      0 +-         0 evt:        0
---
>                                               Size (LooseELE) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumELE) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightELE) >= 2 :   -nan +-      -nan evt:        0
6756a6354,6383
> Efficiencies for analysis : BP_2
> 						testMs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (MUO) >= 2 :  0.345 +-     0.015 evt:      345
>                                               Size (LooseMUO) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumMUO) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightMUO) >= 2 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_2
> saving...	saved.
> Efficiencies for analysis : BP_3
> 						testPs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (PHO) >= 2 :  0.005 +-   0.00223 evt:        5
>                                               Size (LoosePHO) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumPHO) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightPHO) >= 2 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_3
> saving...	saved.
> Efficiencies for analysis : BP_4
> 						testJs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (JET) >= 3 :  0.013 +-   0.00358 evt:       13
>                                               Size (LooseJET) >= 3 :      0 +-         0 evt:        0
>                                              Size (MediumJET) >= 0 :   -nan +-      -nan evt:        0
>                                               Size (TightJET) >= 3 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_4
> saving...	saved.
6761a6389,6391
> hadd Source file 2: /home/runner/work/CutLang/CutLang/runs/histoOut-BP_2.root
> hadd Source file 3: /home/runner/work/CutLang/CutLang/runs/histoOut-BP_3.root
> hadd Source file 4: /home/runner/work/CutLang/CutLang/runs/histoOut-BP_4.root
6763c6393,6396
< hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testZ
---
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testEs
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testMs
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testPs
> hadd Target path: /home/runner/work/CutLang/CutLang/runs/histoOut-exD2.root:/testJs
6769,6770c6402,6407
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
< Analysis run count is 1
---
> A region, ID:  0 named:            [testEs] 	 is defined in lines from 1 to 8
> A region, ID:  1 named:            [testMs] 	 is defined in lines from 8 to 15
> A region, ID:  2 named:            [testPs] 	 is defined in lines from 15 to 22
> A region, ID:  3 named:            [testJs] 	 is defined in lines from 22 to 33
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
> Analysis run count is 4
6778c6415,6418
< 	 REGION/ALGO:testZ
---
> This is BP_2
> This is BP_3
> This is BP_4
> 	 REGION/ALGO:testEs
6780c6420
< We have 3 CutLang Cuts, 1 CutLang objects and 0 Bins
---
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
6783a6424,6441
> 	 REGION/ALGO:testMs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 1 BP_2
> 	 REGION/ALGO:testPs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 2 BP_3
> 	 REGION/ALGO:testJs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 3 BP_4
6788,6812c6446
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< Processing event 500
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
---
> Processing event 500
6814c6448
< 						testZ	Based on 1000 events:
---
> 						testEs	Based on 1000 events:
6817c6451,6453
<                                               Size (TightELE) >= 2 :      0 +-         0 evt:        0
---
>                                               Size (LooseELE) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumELE) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightELE) >= 2 :   -nan +-      -nan evt:        0
6820a6457,6486
> Efficiencies for analysis : BP_2
> 						testMs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (MUO) >= 2 :  0.005 +-   0.00223 evt:        5
>                                               Size (LooseMUO) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumMUO) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightMUO) >= 2 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_2
> saving...	saved.
> Efficiencies for analysis : BP_3
> 						testPs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (PHO) >= 2 :   0.01 +-   0.00315 evt:       10
>                                               Size (LoosePHO) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumPHO) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightPHO) >= 2 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_3
> saving...	saved.
> Efficiencies for analysis : BP_4
> 						testJs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (JET) >= 3 :  0.832 +-    0.0118 evt:      832
>                                               Size (LooseJET) >= 3 :      0 +-         0 evt:        0
>                                              Size (MediumJET) >= 0 :   -nan +-      -nan evt:        0
>                                               Size (TightJET) >= 3 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_4
> saving...	saved.
6824c6490,6493
< hadd Source file 1: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_3.root
> hadd Source file 2: ./histoOut-BP_4.root
> hadd Source file 3: ./histoOut-BP_1.root
> hadd Source file 4: ./histoOut-BP_2.root
6826,6828c6495,6500
< hadd Target path: ./histoOut-exD2.adl.root:/testZ
< Single Analysis
< /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./cms_opendata_ttbar.root -inp CMSOD -BP 1 -EVT 1000 -V 500 -ST 0 -HLT 
---
> hadd Target path: ./histoOut-exD2.adl.root:/testPs
> hadd Target path: ./histoOut-exD2.adl.root:/testJs
> hadd Target path: ./histoOut-exD2.adl.root:/testEs
> hadd Target path: ./histoOut-exD2.adl.root:/testMs
> Analysis with Multiple Regions
> /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./cms_opendata_ttbar.root -inp CMSOD -BP 4 -EVT 1000 -V 500 -ST 0 -HLT 
6833,6834c6505,6510
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
< Analysis run count is 1
---
> A region, ID:  0 named:            [testEs] 	 is defined in lines from 1 to 8
> A region, ID:  1 named:            [testMs] 	 is defined in lines from 8 to 15
> A region, ID:  2 named:            [testPs] 	 is defined in lines from 15 to 22
> A region, ID:  3 named:            [testJs] 	 is defined in lines from 22 to 33
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
> Analysis run count is 4
6842c6518,6521
< 	 REGION/ALGO:testZ
---
> This is BP_2
> This is BP_3
> This is BP_4
> 	 REGION/ALGO:testEs
6844c6523
< We have 3 CutLang Cuts, 1 CutLang objects and 0 Bins
---
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
6847a6527,6544
> 	 REGION/ALGO:testMs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 1 BP_2
> 	 REGION/ALGO:testPs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 2 BP_3
> 	 REGION/ALGO:testJs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 3 BP_4
6852,6930c6549
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< Processing event 500
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
---
> Processing event 500
6932c6551
< 						testZ	Based on 1000 events:
---
> 						testEs	Based on 1000 events:
6935c6554,6556
<                                               Size (TightELE) >= 2 :      0 +-         0 evt:        0
---
>                                               Size (LooseELE) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumELE) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightELE) >= 2 :   -nan +-      -nan evt:        0
6938a6560,6589
> Efficiencies for analysis : BP_2
> 						testMs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (MUO) >= 2 :  0.019 +-   0.00432 evt:       19
>                                               Size (LooseMUO) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumMUO) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightMUO) >= 2 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_2
> saving...	saved.
> Efficiencies for analysis : BP_3
> 						testPs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (PHO) >= 2 :      0 +-         0 evt:        0
>                                               Size (LoosePHO) >= 2 :   -nan +-      -nan evt:        0
>                                              Size (MediumPHO) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightPHO) >= 2 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_3
> saving...	saved.
> Efficiencies for analysis : BP_4
> 						testJs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (JET) >= 3 :   0.94 +-   0.00751 evt:      940
>                                               Size (LooseJET) >= 3 :      0 +-         0 evt:        0
>                                              Size (MediumJET) >= 0 :   -nan +-      -nan evt:        0
>                                               Size (TightJET) >= 3 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_4
> saving...	saved.
6942c6593,6596
< hadd Source file 1: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_3.root
> hadd Source file 2: ./histoOut-BP_4.root
> hadd Source file 3: ./histoOut-BP_1.root
> hadd Source file 4: ./histoOut-BP_2.root
6944,6946c6598,6603
< hadd Target path: ./histoOut-exD2.adl.root:/testZ
< Single Analysis
< /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./atla_opendata_had_ttbar.root -inp ATLASOD -BP 1 -EVT 1000 -V 500 -ST 0 -HLT 
---
> hadd Target path: ./histoOut-exD2.adl.root:/testPs
> hadd Target path: ./histoOut-exD2.adl.root:/testJs
> hadd Target path: ./histoOut-exD2.adl.root:/testEs
> hadd Target path: ./histoOut-exD2.adl.root:/testMs
> Analysis with Multiple Regions
> /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./atla_opendata_had_ttbar.root -inp ATLASOD -BP 4 -EVT 1000 -V 500 -ST 0 -HLT 
6951,6952c6608,6613
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
< Analysis run count is 1
---
> A region, ID:  0 named:            [testEs] 	 is defined in lines from 1 to 8
> A region, ID:  1 named:            [testMs] 	 is defined in lines from 8 to 15
> A region, ID:  2 named:            [testPs] 	 is defined in lines from 15 to 22
> A region, ID:  3 named:            [testJs] 	 is defined in lines from 22 to 33
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
> Analysis run count is 4
6960c6621,6624
< 	 REGION/ALGO:testZ
---
> This is BP_2
> This is BP_3
> This is BP_4
> 	 REGION/ALGO:testEs
6962c6626
< We have 3 CutLang Cuts, 1 CutLang objects and 0 Bins
---
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
6965a6630,6647
> 	 REGION/ALGO:testMs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 1 BP_2
> 	 REGION/ALGO:testPs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 2 BP_3
> 	 REGION/ALGO:testJs
> ==Parsing started:		 Parsing finished.==
> We have 5 CutLang Cuts, 12 CutLang objects and 0 Bins
> Systematics:0
> TRGe:1  TRGm:0
>  => 3 BP_4
6971,7425c6653
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< Processing event 500
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
< T:0
---
> Processing event 500
7427c6655
< 						testZ	Based on 1000 events:
---
> 						testEs	Based on 1000 events:
7430c6658,6660
<                                               Size (TightELE) >= 2 :      0 +-         0 evt:        0
---
>                                               Size (LooseELE) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumELE) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightELE) >= 2 :   -nan +-      -nan evt:        0
7433a6664,6693
> Efficiencies for analysis : BP_2
> 						testMs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (MUO) >= 2 :  0.345 +-     0.015 evt:      345
>                                               Size (LooseMUO) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumMUO) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightMUO) >= 2 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_2
> saving...	saved.
> Efficiencies for analysis : BP_3
> 						testPs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (PHO) >= 2 :  0.005 +-   0.00223 evt:        5
>                                               Size (LoosePHO) >= 2 :      0 +-         0 evt:        0
>                                              Size (MediumPHO) >= 2 :   -nan +-      -nan evt:        0
>                                               Size (TightPHO) >= 2 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_3
> saving...	saved.
> Efficiencies for analysis : BP_4
> 						testJs	Based on 1000 events:
>                                                                ALL :      1 +-         0 evt:     1000
>                                                    Size (JET) >= 3 :  0.013 +-   0.00358 evt:       13
>                                               Size (LooseJET) >= 3 :      0 +-         0 evt:        0
>                                              Size (MediumJET) >= 0 :   -nan +-      -nan evt:        0
>                                               Size (TightJET) >= 3 :   -nan +-      -nan evt:        0
> 					 --> Overall efficiency	 =      0 % +-      0 %
> Bins for analysis : BP_4
> saving...	saved.
7437c6697,6700
< hadd Source file 1: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_3.root
> hadd Source file 2: ./histoOut-BP_4.root
> hadd Source file 3: ./histoOut-BP_1.root
> hadd Source file 4: ./histoOut-BP_2.root
7439,7441c6702,6707
< hadd Target path: ./histoOut-exD2.adl.root:/testZ
< Single Analysis
< /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./delphes_events_ttbar.root -inp DELPHES -BP 1 -EVT 1000 -V 500 -ST 0 -HLT 
---
> hadd Target path: ./histoOut-exD2.adl.root:/testPs
> hadd Target path: ./histoOut-exD2.adl.root:/testJs
> hadd Target path: ./histoOut-exD2.adl.root:/testEs
> hadd Target path: ./histoOut-exD2.adl.root:/testMs
> Analysis with Multiple Regions
> /home/runner/work/CutLang/CutLang/CLA/CLA.exe ./delphes_events_ttbar.root -inp DELPHES -BP 4 -EVT 1000 -V 500 -ST 0 -HLT 
7453c6719
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
7499c6765
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
7545c6811
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
7588c6854
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
7630c6896
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
7672c6938
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
7722c6988
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
7766c7032
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
7810c7076
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
7851c7117
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
7891c7157
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
7931c7197
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
7979c7245
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8032c7298
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8085c7351
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8135c7401
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8184c7450
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8233c7499
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8290c7556
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8342c7608
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8394c7660
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8443c7709
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8491c7757
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8539c7805
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8597c7863
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8668c7934
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8739c8005
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8807c8073
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8861,8862c8127,8128
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Source file 2: ./histoOut-BP_2.root
8864d8129
< hadd Target path: ./histoOut-exLoop.adl.root:/deneme
8865a8131
> hadd Target path: ./histoOut-exLoop.adl.root:/deneme
8874c8140
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8928,8929c8194,8195
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Source file 2: ./histoOut-BP_2.root
8931d8196
< hadd Target path: ./histoOut-exLoop.adl.root:/deneme
8932a8198
> hadd Target path: ./histoOut-exLoop.adl.root:/deneme
8941c8207
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
8996,8997c8262,8263
< hadd Source file 1: ./histoOut-BP_2.root
< hadd Source file 2: ./histoOut-BP_1.root
---
> hadd Source file 1: ./histoOut-BP_1.root
> hadd Source file 2: ./histoOut-BP_2.root
8999d8264
< hadd Target path: ./histoOut-exLoop.adl.root:/deneme
9000a8266
> hadd Target path: ./histoOut-exLoop.adl.root:/deneme
9014c8280
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9063c8329
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9112c8378
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9158c8424
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9203c8469
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9248c8514
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9301c8567
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9352c8618
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9403c8669
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9451c8717
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9498c8764
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9545c8811
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9600c8866
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9651c8917
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9702c8968
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9750c9016
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9797c9063
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9844c9110
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9899c9165
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9946c9212
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
9993c9259
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10037c9303
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10080c9346
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10123c9389
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10174c9440
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10228c9494
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10282c9548
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10333c9599
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10383c9649
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10433c9699
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10491c9757
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10538c9804
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10585c9851
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10629c9895
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10672c9938
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
10715c9981
< CLA v2.20.00	compiled on Sun Apr  3 18:20:14 UTC 2022	 
---
> CLA v2.20.00	compiled on Wed Apr 13 15:09:31 UTC 2022	 
