$date
	Wed Apr 21 19:31:35 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_graycode $end
$var wire 1 ! Dcomp $end
$var wire 1 " D $end
$var wire 1 # Ccomp $end
$var wire 1 $ C $end
$var wire 1 % Bcomp $end
$var wire 1 & B $end
$var wire 1 ' Acomp $end
$var wire 1 ( A $end
$var reg 1 ) clk $end
$var reg 1 * rst $end
$scope module DUT $end
$var wire 1 + RA $end
$var wire 1 , RB $end
$var wire 1 - RB1 $end
$var wire 1 . RB2 $end
$var wire 1 / RB3 $end
$var wire 1 0 RC $end
$var wire 1 1 RC1 $end
$var wire 1 2 RC2 $end
$var wire 1 3 RD $end
$var wire 1 4 SA $end
$var wire 1 5 SB $end
$var wire 1 6 SB1 $end
$var wire 1 7 SB2 $end
$var wire 1 8 SB3 $end
$var wire 1 9 SC $end
$var wire 1 : SC1 $end
$var wire 1 ; SC2 $end
$var wire 1 < SD $end
$var wire 1 = SD1 $end
$var wire 1 > SD2 $end
$var wire 1 ) clk $end
$var wire 1 * rst $end
$var wire 1 ! Dcomp $end
$var wire 1 " D $end
$var wire 1 # Ccomp $end
$var wire 1 $ C $end
$var wire 1 % Bcomp $end
$var wire 1 & B $end
$var wire 1 ' Acomp $end
$var wire 1 ( A $end
$scope module SRA $end
$var wire 1 + R $end
$var wire 1 4 S $end
$var wire 1 ) clk $end
$var wire 1 * rst $end
$var reg 1 ( Q $end
$var reg 1 ' Qcomp $end
$upscope $end
$scope module SRB $end
$var wire 1 , R $end
$var wire 1 5 S $end
$var wire 1 ) clk $end
$var wire 1 * rst $end
$var reg 1 & Q $end
$var reg 1 % Qcomp $end
$upscope $end
$scope module SRC $end
$var wire 1 0 R $end
$var wire 1 9 S $end
$var wire 1 ) clk $end
$var wire 1 * rst $end
$var reg 1 $ Q $end
$var reg 1 # Qcomp $end
$upscope $end
$scope module SRD $end
$var wire 1 3 R $end
$var wire 1 < S $end
$var wire 1 ) clk $end
$var wire 1 * rst $end
$var reg 1 " Q $end
$var reg 1 ! Qcomp $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0>
0=
0<
0;
0:
09
08
07
16
15
04
03
02
01
00
0/
0.
0-
0,
1+
1*
0)
0(
1'
0&
1%
0$
1#
0"
1!
$end
#2
0*
#10
1<
0+
1=
0%
1&
1)
#20
0)
#30
05
1,
06
1.
0!
1"
1)
#40
0)
#50
19
0<
1:
0=
1%
0&
1)
#60
0)
#70
0,
15
0.
17
0#
1$
1)
#80
0)
#90
09
0:
13
0%
1&
1)
#100
0)
#110
1,
05
1/
07
1!
0"
1)
#120
0)
#130
14
03
1%
0&
1)
#140
0)
#150
0,
1<
0/
1>
0'
1(
1)
#160
0)
#170
10
04
11
0!
1"
1)
#180
0)
#190
15
0<
18
0>
1#
0$
1)
#200
0)
#210
00
19
01
1;
0%
1&
1)
#220
0)
#230
05
08
13
0#
1$
1)
#240
0)
#250
10
09
12
0;
1!
0"
1)
#260
0)
#270
1,
1-
03
1#
0$
1)
#280
0)
#290
00
1+
02
1%
0&
1)
#300
0)
#310
15
0,
16
0-
1'
0(
1)
#320
0)
#330
1<
0+
1=
0%
1&
1)
#340
0)
#350
05
1,
06
1.
0!
1"
1)
#360
0)
#370
19
0<
1:
0=
1%
0&
1)
#380
0)
#390
0,
15
0.
17
0#
1$
1)
