---
title: "Lalit Arora"
description: "VLSI | STA & PDN Expert | ML-driven Timing Optimization"
---

# ğŸ‘‹ Hi, I'm Lalit Arora

A passionate VLSI professional with 7+ years of experience in **Static Timing Analysis (STA)** and **Power Delivery Network (PDN)**. Currently working at **Intel**, I specialize in 3DIC methodologies, high-performance timing closure, and ML-powered design automation.

---

## ğŸ› ï¸ Skills

<b>Static Timing Analysis (STA)</b>  
<div style="background:#eee; border-radius:6px; padding:2px; width:80%">
  <div style="background:#28a745; width:95%; padding:4px; border-radius:6px; color:white; text-align:center;">Expert</div>
</div>

<b>Power Delivery Network (PDN)</b>  
<div style="background:#eee; border-radius:6px; padding:2px; width:80%">
  <div style="background:#28a745; width:90%; padding:4px; border-radius:6px; color:white; text-align:center;">Advanced</div>
</div>

<b>Python / TCL Scripting</b>  
<div style="background:#eee; border-radius:6px; padding:2px; width:80%">
  <div style="background:#28a745; width:85%; padding:4px; border-radius:6px; color:white; text-align:center;">Advanced</div>
</div>

<b>Machine Learning in VLSI</b>  
<div style="background:#eee; border-radius:6px; padding:2px; width:80%">
  <div style="background:#ffc107; width:75%; padding:4px; border-radius:6px; color:black; text-align:center;">Intermediate</div>
</div>

---

## ğŸ–ï¸ Quick Highlights

![VLSI](https://img.shields.io/badge/domain-VLSI-blue)
![STA](https://img.shields.io/badge/skill-STA-green)
![PDN](https://img.shields.io/badge/skill-PDN-green)
![Python](https://img.shields.io/badge/code-python-blue)
![TCL](https://img.shields.io/badge/code-TCL-orange)
![EDA Tools](https://img.shields.io/badge/tools-Primetime%2FRedhawk-critical)

---

## ğŸ§  Expertise Snapshot

![Skills Pie](https://quickchart.io/chart?c={type:'pie',data:{labels:['STA','PDN','ML','Scripting'],datasets:[{data:[40,30,15,15]}]}})

---

## ğŸ•’ Career Timeline

<div style="border-left: 3px solid #28a745; padding-left: 20px; margin-left: 10px;">

  <h3 style="color:#28a745;">2022â€“Present: Lead Digital Design Engineer @ Intel</h3>
  <ul>
    <li>Led 3DIC timing signoff across multiple dies</li>
    <li>Developed ML-based tools for I/O constraints and Xtalk ECOs</li>
    <li>Delivered timing closure for 100M+ cell SoCs</li>
  </ul>

  <h3 style="color:#28a745;">2018â€“2022: Senior Engineer @ Qualcomm</h3>
  <ul>
    <li>Delivered PDN signoff for 5nm 5G SoCs</li>
    <li>Built custom TCL/Python utilities for STA and IR-aware flows</li>
    <li>Led ECO generation, IR simulations, and PG optimizations</li>
  </ul>

  <h3 style="color:#28a745;">2023â€“2024: M.Tech, BITS Pilani</h3>
  <ul>
    <li>CGPA: 10.0 â€” Microelectronics & VLSI</li>
    <li>Focused on STA/PDN modeling and ML applications</li>
  </ul>

  <h3 style="color:#28a745;">2014â€“2018: B.E., NSIT Delhi</h3>
  <ul>
    <li>ECE major (84.7%) â€” Merit Scholar (twice)</li>
    <li>Hackathon winner, IEEE Tech Fest finalist</li>
  </ul>

</div>

---

## ğŸ† Awards & Recognition

- ğŸ¥‡ **Best Presentation** â€” SNUG 2024, DAC 2023  
- ğŸ“ƒ **Research Papers** â€” VLSID 2025, Intel DTTC x3  
- ğŸ¥ˆ **Hackathon Winner** â€” IGDTUW & IEEE Tech Week  
- ğŸ“ **3rd Place** â€” Menâ€™s Doubles Table Tennis at Qualcomm  
- ğŸ“ **Merit Scholar** â€” NSIT (twice)

---

## ğŸ”— Connect with Me

- [GitHub](https://github.com/Mcodez)  
- [LinkedIn](https://www.linkedin.com/in/lalit-arora)  
- ğŸ“§ Email: xx@gmail.com

---

_â€œDriven by precision, powered by innovation.â€_
