// Seed: 2394950899
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    output tri0 id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6,
    input tri0 id_7,
    input tri id_8,
    output tri0 id_9
);
  assign id_3 = 1;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd37,
    parameter id_2 = 32'd98,
    parameter id_3 = 32'd24
) (
    output uwire id_0,
    input  uwire _id_1,
    input  wire  _id_2,
    input  tri   _id_3,
    input  tri0  id_4,
    output logic id_5
);
  always @(id_3 or 1) for (id_5 = id_4 < -1; -1; id_5 = id_1) id_5 = 1;
  tri1 [id_3 : 1  <  id_2] id_7 = -1'b0;
  wire [id_3 : id_1] id_8 = id_4;
  tri id_9 = id_4 - 1;
  tri0 ["" : -1  ==  1 'h0] id_10 = 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_0,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_0
  );
endmodule
