// Seed: 2637083261
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    input wire id_3,
    input tri0 id_4,
    input wand id_5,
    input wand id_6
    , id_9,
    input tri0 id_7
);
  assign id_9 = id_9;
  wire id_10;
  wire id_11;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output wand id_2,
    output supply1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    input logic id_6
);
  assign id_4 = id_0;
  assign id_3 = 1;
  always id_1 = #id_8 id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign id_1 = id_8;
  wire id_9;
endmodule
