[
  {
    "EventName": "IFU_ROB_FLUSH",
    "EventCode": "0x1",
    "BriefDescription": "ROB flush (all kinds of exceptions)",
  },
  {
    "EventName": "IFU_BRU_FLUSH",
    "EventCode": "0x2",
    "BriefDescription": "BRU flush (jump/branch instruction prediction miss)",
  },
  {
    "EventName": "IFU_BPU_FLUSH",
    "EventCode": "0x3",
    "BriefDescription": "BPU flush (mBTB prediction miss)",
  },
  {
    "EventName": "IFU_MBTB_END_RET",
    "EventCode": "0x4",
    "BriefDescription": "mBTB ending with return instruction",
  },
  {
    "EventName": "IFU_MBTB_END_BRTK",
    "EventCode": "0x5",
    "BriefDescription": "mBTB ending with branch-tk instruction",
  },
  {
    "EventName": "IFU_MBTB_END_JUMP",
    "EventCode": "0x6",
    "BriefDescription": "mBTB ending with other jump instruction",
  },
  {
    "EventName": "IFU_MBTB_END_SEQT",
    "EventCode": "0x7",
    "BriefDescription": "mBTB ending with sequential (non-jump) instruction",
  },
  {
    "EventName": "IFU_MBTB_RET_MISS",
    "EventCode": "0x8",
    "BriefDescription": "mBTB return instruction miss",
  },
  {
    "EventName": "IFU_MBTB_BR_MISS",
    "EventCode": "0x9",
    "BriefDescription": "mBTB branch instruction miss",
  },
  {
    "EventName": "IFU_MBTB_JUMP_MISS",
    "EventCode": "0xA",
    "BriefDescription": "mBTB other jump instruction miss",
  },
  {
    "EventName": "IFU_MBTB_SEQT_MISS",
    "EventCode": "0xB",
    "BriefDescription": "mBTB sequential instruction miss",
  },
  {
    "EventName": "IFU_L0BTB_HIT",
    "EventCode": "0xC",
    "BriefDescription": "L0BTB hit",
  },
  {
    "EventName": "IFU_L1BTB_HIT",
    "EventCode": "0xD",
    "BriefDescription": "L1BTB hit",
  },
  {
    "EventName": "IFU_MBTB_STALL",
    "EventCode": "0xE",
    "BriefDescription": "mBTB stall",
  },
  {
    "EventName": "IFU_IDLE",
    "EventCode": "0xF",
    "BriefDescription": "IFU idle cycles wait for waking up ",
  },
  {
    "EventName": "IFU_ITLB_MISS",
    "EventCode": "0x10",
    "BriefDescription": "ITLB miss",
  },
  {
    "EventName": "IFU_ITLB_STALL",
    "EventCode": "0x11",
    "BriefDescription": "ITLB miss to stall cycles",
  },
  {
    "EventName": "IFU_ITLB_ABORT",
    "EventCode": "0x12",
    "BriefDescription": "ITLB miss abort (the flying request is flushed by the backend)",
  },
  {
    "EventName": "IFU_ITLB_STALL_NULL",
    "EventCode": "0x13",
    "BriefDescription": "ITLB miss to stall cycles when IFU has no instruction",
  },
  {
    "EventName": "IFU_FG_REQ",
    "EventCode": "0x14",
    "BriefDescription": "Fetch-group access",
  },
  {
    "EventName": "IFU_FG_MISS",
    "EventCode": "0x15",
    "BriefDescription": "Fetch-group miss",
  },
  {
    "EventName": "IFU_ICACHE_STALL",
    "EventCode": "0x16",
    "BriefDescription": "ICache miss to stall cycles",
  },
  {
    "EventName": "IFU_ICACHE_ABORT",
    "EventCode": "0x17",
    "BriefDescription": "ICache miss abort (the flying request is flushed by backend)",
  },
  {
    "EventName": "IFU_IPRED_REFILL",
    "EventCode": "0x18",
    "BriefDescription": "IPrefetch refill",
  },
  {
    "EventName": "IFU_IPRED_MISS",
    "EventCode": "0x19",
    "BriefDescription": "IPrefetch miss",
  },
  {
    "EventName": "IFU_ICACHE_MISS_NULL",
    "EventCode": "0x1A",
    "BriefDescription": "ICache miss to stall cycles when IFU has no any instruction",
  },
  {
    "EventName": "IFU_BPU_BR_RETIRE",
    "EventCode": "0x1B",
    "BriefDescription": "Condition branch instruction retire",
  },
  {
    "EventName": "IFU_BPU_BR_MISS",
    "EventCode": "0x1C",
    "BriefDescription": "Condition branch instruction miss",
  },
  {
    "EventName": "IFU_BPU_RET_RETIRE",
    "EventCode": "0x1D",
    "BriefDescription": "Return instruction retire",
  },
  {
    "EventName": "IFU_BPU_RET_MISS",
    "EventCode": "0x1E",
    "BriefDescription": "Return instruction miss",
  },
  {
    "EventName": "IFU_BPU_IJR_RETIRE",
    "EventCode": "0x1F",
    "BriefDescription": "Indirect JR instruction retire",
  },
  {
    "EventName": "IFU_BPU_IJR_MISS",
    "EventCode": "0x20",
    "BriefDescription": "Indirect JR instruction miss (including without target)",
  },
  {
    "EventName": "IFU_BPU_IJR_WOT",
    "EventCode": "0x21",
    "BriefDescription": "Indirect JR instruction without target (IJTP miss)",
  },
  {
    "EventName": "IFU_IBUF_ISSUE",
    "EventCode": "0x22",
    "BriefDescription": "IBUF valid while ID ready",
  },
  {
    "EventName": "IFU_IBUF_NORDY",
    "EventCode": "0x23",
    "BriefDescription": "IBUF valid while ID not ready",
  },
  {
    "EventName": "IFU_IBUF_NOVAL",
    "EventCode": "0x24",
    "BriefDescription": "IBUF not valid while ID ready",
  },
  {
    "EventName": "IFU_BB_1INSN_ISSUE",
    "EventCode": "0x25",
    "BriefDescription": "IBUF issues 1 INSN in a BasicBlock",
  },
  {
    "EventName": "IFU_BB_2INSN_ISSUE",
    "EventCode": "0x26",
    "BriefDescription": "IBUF issues 2 INSN in a BasicBlock",
  },
  {
    "EventName": "IFU_BB_3INSN_ISSUE",
    "EventCode": "0x27",
    "BriefDescription": "IBUF issues 3 INSN in a BasicBlock",
  },
  {
    "EventName": "IFU_BB_4INSN_ISSUE",
    "EventCode": "0x28",
    "BriefDescription": "IBUF issues 4 INSN in a BasicBlock",
  },
  {
    "EventName": "IFU_BB_5INSN_ISSUE",
    "EventCode": "0x29",
    "BriefDescription": "IBUF issues 5 INSN in a BasicBlock",
  },
  {
    "EventName": "IFU_BB_1INSN_FF_MT1",
    "EventCode": "0x2A",
    "BriefDescription": "IBUF issues 1 INSN while IFIFO more than 1 insn  (>1)",
  },
  {
    "EventName": "IFU_BB_2INSN_FF_MT2",
    "EventCode": "0x2B",
    "BriefDescription": "IBUF issues 2 INSN while IFIFO more than 2 insn  (>2)",
  },
  {
    "EventName": "IFU_BB_3INSB_FF_MT3",
    "EventCode": "0x2C",
    "BriefDescription": "IBUF issues 3 INSN while IFIFO more than 3 insn  (>3)",
  },
  {
    "EventName": "IFU_BB_4INSN_FF_MT4",
    "EventCode": "0x2D",
    "BriefDescription": "IBUF issues 4 INSN while IFIFO more than 4 insn  (>4)",
  },
]