Timing Analyzer report for seg_display
Thu Jan 18 18:29:57 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; seg_display                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------+
; Clock Name                                                        ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                              ; Targets                                                               ;
+-------------------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------+
; clk                                                               ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                     ; { clk }                                                               ;
; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100000.000 ; 0.01 MHz  ; 0.000 ; 50000.000 ; 50.00      ; 5000      ; 1           ;       ;        ;           ;            ; false    ; clk    ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|inclk[0] ; { counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                               ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                        ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; 183.99 MHz ; 183.99 MHz      ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 254.45 MHz ; 250.0 MHz       ; clk                                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                           ;
+-------------------------------------------------------------------+-----------+---------------+
; Clock                                                             ; Slack     ; End Point TNS ;
+-------------------------------------------------------------------+-----------+---------------+
; clk                                                               ; 16.070    ; 0.000         ;
; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 99994.565 ; 0.000         ;
+-------------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                        ;
+-------------------------------------------------------------------+-------+---------------+
; Clock                                                             ; Slack ; End Point TNS ;
+-------------------------------------------------------------------+-------+---------------+
; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
; clk                                                               ; 0.454 ; 0.000         ;
+-------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                             ;
+-------------------------------------------------------------------+-----------+---------------+
; Clock                                                             ; Slack     ; End Point TNS ;
+-------------------------------------------------------------------+-----------+---------------+
; clk                                                               ; 9.743     ; 0.000         ;
; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 49999.717 ; 0.000         ;
+-------------------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                        ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 16.070 ; count[4]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.080     ; 3.851      ;
; 16.264 ; count[0]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.083     ; 3.654      ;
; 16.357 ; count[4]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.080     ; 3.564      ;
; 16.370 ; count[8]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.080     ; 3.551      ;
; 16.374 ; count[1]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.083     ; 3.544      ;
; 16.409 ; count[2]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.083     ; 3.509      ;
; 16.431 ; count[4]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.080     ; 3.490      ;
; 16.435 ; count[1]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.083     ; 3.483      ;
; 16.518 ; count[10] ; count[13]      ; clk          ; clk         ; 20.000       ; -0.080     ; 3.403      ;
; 16.521 ; count[11] ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.397      ;
; 16.521 ; count[11] ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.397      ;
; 16.521 ; count[11] ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.397      ;
; 16.521 ; count[11] ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.397      ;
; 16.521 ; count[11] ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.083     ; 3.397      ;
; 16.521 ; count[3]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.083     ; 3.397      ;
; 16.525 ; count[1]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.393      ;
; 16.525 ; count[1]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.393      ;
; 16.525 ; count[1]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.393      ;
; 16.525 ; count[1]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.393      ;
; 16.525 ; count[1]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.083     ; 3.393      ;
; 16.529 ; count[9]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.080     ; 3.392      ;
; 16.533 ; count[0]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.083     ; 3.385      ;
; 16.547 ; count[3]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.371      ;
; 16.547 ; count[3]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.371      ;
; 16.547 ; count[3]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.371      ;
; 16.547 ; count[3]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.371      ;
; 16.547 ; count[3]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.083     ; 3.371      ;
; 16.551 ; count[0]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.083     ; 3.367      ;
; 16.572 ; count[15] ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.346      ;
; 16.572 ; count[15] ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.346      ;
; 16.572 ; count[15] ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.346      ;
; 16.572 ; count[15] ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.346      ;
; 16.572 ; count[15] ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.083     ; 3.346      ;
; 16.576 ; count[14] ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.342      ;
; 16.576 ; count[14] ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.342      ;
; 16.576 ; count[14] ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.342      ;
; 16.576 ; count[14] ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.342      ;
; 16.576 ; count[14] ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.083     ; 3.342      ;
; 16.582 ; count[3]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.083     ; 3.336      ;
; 16.614 ; count[4]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.080     ; 3.307      ;
; 16.618 ; count[1]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.083     ; 3.300      ;
; 16.635 ; count[9]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.080     ; 3.286      ;
; 16.657 ; count[8]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.080     ; 3.264      ;
; 16.661 ; count[1]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.083     ; 3.257      ;
; 16.667 ; count[5]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.083     ; 3.251      ;
; 16.678 ; count[2]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.083     ; 3.240      ;
; 16.696 ; count[2]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.083     ; 3.222      ;
; 16.697 ; count[11] ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.083     ; 3.221      ;
; 16.701 ; count[1]  ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.083     ; 3.217      ;
; 16.703 ; count[6]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.083     ; 3.215      ;
; 16.712 ; count[2]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.206      ;
; 16.712 ; count[2]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.206      ;
; 16.712 ; count[2]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.206      ;
; 16.712 ; count[2]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.206      ;
; 16.712 ; count[2]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.083     ; 3.206      ;
; 16.716 ; count[0]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.083     ; 3.202      ;
; 16.723 ; count[3]  ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.083     ; 3.195      ;
; 16.728 ; count[5]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.083     ; 3.190      ;
; 16.733 ; count[8]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.080     ; 3.188      ;
; 16.746 ; count[6]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.172      ;
; 16.746 ; count[6]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.172      ;
; 16.746 ; count[6]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.172      ;
; 16.746 ; count[6]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.172      ;
; 16.746 ; count[6]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.083     ; 3.172      ;
; 16.748 ; count[15] ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.083     ; 3.170      ;
; 16.752 ; count[14] ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.083     ; 3.166      ;
; 16.765 ; count[3]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.083     ; 3.153      ;
; 16.802 ; count[0]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.116      ;
; 16.802 ; count[0]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.116      ;
; 16.802 ; count[0]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.116      ;
; 16.802 ; count[0]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.083     ; 3.116      ;
; 16.802 ; count[0]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.083     ; 3.116      ;
; 16.808 ; count[3]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.083     ; 3.110      ;
; 16.809 ; count[7]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.083     ; 3.109      ;
; 16.853 ; count[4]  ; count[15]      ; clk          ; clk         ; 20.000       ; -0.078     ; 3.070      ;
; 16.861 ; count[2]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.083     ; 3.057      ;
; 16.870 ; count[7]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.083     ; 3.048      ;
; 16.877 ; count[1]  ; count[4]       ; clk          ; clk         ; 20.000       ; -0.083     ; 3.041      ;
; 16.888 ; count[2]  ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.083     ; 3.030      ;
; 16.911 ; count[5]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.083     ; 3.007      ;
; 16.922 ; count[6]  ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.083     ; 2.996      ;
; 16.930 ; count[11] ; count[10]      ; clk          ; clk         ; 20.000       ; -0.083     ; 2.988      ;
; 16.930 ; count[11] ; count[8]       ; clk          ; clk         ; 20.000       ; -0.083     ; 2.988      ;
; 16.931 ; count[11] ; count[9]       ; clk          ; clk         ; 20.000       ; -0.083     ; 2.987      ;
; 16.931 ; count[11] ; count[4]       ; clk          ; clk         ; 20.000       ; -0.083     ; 2.987      ;
; 16.932 ; count[11] ; count[13]      ; clk          ; clk         ; 20.000       ; -0.083     ; 2.986      ;
; 16.954 ; count[5]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.083     ; 2.964      ;
; 16.956 ; count[9]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.080     ; 2.965      ;
; 16.956 ; count[9]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.080     ; 2.965      ;
; 16.956 ; count[9]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.080     ; 2.965      ;
; 16.956 ; count[9]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.080     ; 2.965      ;
; 16.956 ; count[9]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.080     ; 2.965      ;
; 16.957 ; count[3]  ; count[4]       ; clk          ; clk         ; 20.000       ; -0.083     ; 2.961      ;
; 16.961 ; count[6]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.083     ; 2.957      ;
; 16.970 ; count[12] ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.083     ; 2.948      ;
; 16.970 ; count[12] ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.083     ; 2.948      ;
; 16.970 ; count[12] ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.083     ; 2.948      ;
; 16.970 ; count[12] ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.083     ; 2.948      ;
; 16.970 ; count[12] ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.083     ; 2.948      ;
; 16.975 ; count[0]  ; count[4]       ; clk          ; clk         ; 20.000       ; -0.083     ; 2.943      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                             ; To Node                               ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 99994.565 ; seg_counter:counter_2|clk_counter[10] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.351      ;
; 99994.565 ; seg_counter:counter_2|clk_counter[10] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.351      ;
; 99994.565 ; seg_counter:counter_2|clk_counter[10] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.351      ;
; 99994.664 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.252      ;
; 99994.664 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.252      ;
; 99994.664 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.252      ;
; 99994.718 ; seg_counter:counter_2|clk_counter[15] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.198      ;
; 99994.718 ; seg_counter:counter_2|clk_counter[15] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.198      ;
; 99994.718 ; seg_counter:counter_2|clk_counter[15] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.198      ;
; 99994.773 ; seg_counter:counter_2|clk_counter[10] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.143      ;
; 99994.800 ; seg_counter:counter_2|clk_counter[9]  ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.116      ;
; 99994.800 ; seg_counter:counter_2|clk_counter[9]  ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.116      ;
; 99994.800 ; seg_counter:counter_2|clk_counter[9]  ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.116      ;
; 99994.843 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.073      ;
; 99994.843 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.073      ;
; 99994.843 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.073      ;
; 99994.872 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 5.044      ;
; 99994.879 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 5.048      ;
; 99994.879 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 5.048      ;
; 99994.879 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 5.048      ;
; 99994.899 ; seg_counter:counter_4|clk_counter[9]  ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.021      ;
; 99994.899 ; seg_counter:counter_4|clk_counter[9]  ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.021      ;
; 99994.899 ; seg_counter:counter_4|clk_counter[9]  ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.021      ;
; 99994.926 ; seg_counter:counter_2|clk_counter[15] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 4.990      ;
; 99994.989 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.939      ;
; 99994.989 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.939      ;
; 99994.989 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.939      ;
; 99995.008 ; seg_counter:counter_2|clk_counter[9]  ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 4.908      ;
; 99995.048 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.873      ;
; 99995.048 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.873      ;
; 99995.048 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.873      ;
; 99995.051 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 4.865      ;
; 99995.053 ; seg_counter:counter_4|clk_counter[0]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.868      ;
; 99995.091 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.836      ;
; 99995.100 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.827      ;
; 99995.100 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.827      ;
; 99995.100 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.827      ;
; 99995.107 ; seg_counter:counter_4|clk_counter[9]  ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.813      ;
; 99995.148 ; seg_counter:counter_2|clk_counter[13] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.770      ;
; 99995.148 ; seg_counter:counter_2|clk_counter[13] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.770      ;
; 99995.148 ; seg_counter:counter_2|clk_counter[13] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.770      ;
; 99995.154 ; seg_counter:counter_4|clk_counter[15] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.766      ;
; 99995.154 ; seg_counter:counter_4|clk_counter[15] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.766      ;
; 99995.154 ; seg_counter:counter_4|clk_counter[15] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.766      ;
; 99995.163 ; seg_counter:counter_4|clk_counter[1]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.758      ;
; 99995.185 ; seg_counter:counter_2|clk_counter[18] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.733      ;
; 99995.185 ; seg_counter:counter_2|clk_counter[18] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.733      ;
; 99995.185 ; seg_counter:counter_2|clk_counter[18] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.733      ;
; 99995.190 ; seg_counter:counter_2|clk_counter[16] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 4.726      ;
; 99995.190 ; seg_counter:counter_2|clk_counter[16] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 4.726      ;
; 99995.190 ; seg_counter:counter_2|clk_counter[16] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 4.726      ;
; 99995.197 ; seg_counter:counter_4|clk_counter[12] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.723      ;
; 99995.197 ; seg_counter:counter_4|clk_counter[12] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.723      ;
; 99995.197 ; seg_counter:counter_4|clk_counter[12] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.723      ;
; 99995.201 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.727      ;
; 99995.202 ; seg_counter:counter_4|clk_counter[10] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.718      ;
; 99995.202 ; seg_counter:counter_4|clk_counter[10] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.718      ;
; 99995.202 ; seg_counter:counter_4|clk_counter[10] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.718      ;
; 99995.202 ; seg_counter:counter_4|clk_counter[2]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.719      ;
; 99995.227 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.701      ;
; 99995.227 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.701      ;
; 99995.227 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.701      ;
; 99995.227 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.694      ;
; 99995.227 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.694      ;
; 99995.227 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.694      ;
; 99995.256 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.665      ;
; 99995.265 ; seg_counter:counter_2|clk_counter[20] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.653      ;
; 99995.265 ; seg_counter:counter_2|clk_counter[20] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.653      ;
; 99995.265 ; seg_counter:counter_2|clk_counter[20] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.653      ;
; 99995.302 ; seg_counter:counter_4|clk_counter[3]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.619      ;
; 99995.312 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.615      ;
; 99995.344 ; seg_counter:counter_4|clk_counter[4]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.577      ;
; 99995.345 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.582      ;
; 99995.345 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.582      ;
; 99995.345 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.582      ;
; 99995.348 ; seg_counter:counter_2|clk_counter[17] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.570      ;
; 99995.348 ; seg_counter:counter_2|clk_counter[17] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.570      ;
; 99995.348 ; seg_counter:counter_2|clk_counter[17] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.570      ;
; 99995.351 ; seg_counter:counter_4|clk_counter[15] ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.569      ;
; 99995.356 ; seg_counter:counter_2|clk_counter[13] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.562      ;
; 99995.362 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.566      ;
; 99995.362 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.566      ;
; 99995.362 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.566      ;
; 99995.364 ; seg_counter:counter_4|clk_counter[12] ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.556      ;
; 99995.387 ; seg_counter:counter_2|clk_counter[14] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.531      ;
; 99995.387 ; seg_counter:counter_2|clk_counter[14] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.531      ;
; 99995.387 ; seg_counter:counter_2|clk_counter[14] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.531      ;
; 99995.393 ; seg_counter:counter_2|clk_counter[18] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.525      ;
; 99995.393 ; seg_counter:counter_4|clk_counter[12] ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.527      ;
; 99995.398 ; seg_counter:counter_2|clk_counter[16] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.085     ; 4.518      ;
; 99995.410 ; seg_counter:counter_4|clk_counter[10] ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.510      ;
; 99995.412 ; seg_counter:counter_2|clk_counter[0]  ; seg_counter:counter_2|clk_counter[15] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.507      ;
; 99995.435 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.486      ;
; 99995.439 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.489      ;
; 99995.439 ; seg_counter:counter_2|clk_counter[21] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.479      ;
; 99995.439 ; seg_counter:counter_2|clk_counter[21] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.479      ;
; 99995.439 ; seg_counter:counter_2|clk_counter[21] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.479      ;
; 99995.442 ; seg_counter:counter_4|clk_counter[7]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.478      ;
; 99995.448 ; seg_counter:counter_4|clk_counter[5]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.473      ;
; 99995.452 ; seg_counter:counter_4|clk_counter[1]  ; seg_counter:counter_4|clk_counter[20] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.080     ; 4.469      ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.452 ; seg_counter:counter_1|count[3]        ; seg_counter:counter_1|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_counter:counter_1|count[2]        ; seg_counter:counter_1|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_counter:counter_1|count[1]        ; seg_counter:counter_1|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_counter:counter_2|count[3]        ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_counter:counter_2|count[2]        ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_counter:counter_2|count[1]        ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; seg_counter:counter_4|count[3]        ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_counter:counter_4|count[2]        ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_counter:counter_4|count[1]        ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_counter:counter_3|count[3]        ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; seg_counter:counter_1|count[0]        ; seg_counter:counter_1|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; seg_counter:counter_2|count[0]        ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; seg_counter:counter_4|count[0]        ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.520 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.813      ;
; 0.524 ; seg_counter:counter_1|count[0]        ; seg_counter:counter_1|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.524 ; seg_counter:counter_1|count[0]        ; seg_counter:counter_1|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.524 ; seg_counter:counter_4|count[0]        ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.524 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.525 ; seg_counter:counter_1|count[0]        ; seg_counter:counter_1|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; seg_counter:counter_2|count[0]        ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; seg_counter:counter_2|count[0]        ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; seg_counter:counter_2|count[0]        ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; seg_counter:counter_4|count[0]        ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.527 ; seg_counter:counter_4|count[0]        ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.537 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.830      ;
; 0.740 ; seg_counter:counter_1|clk_counter[11] ; seg_counter:counter_1|clk_counter[11] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.035      ;
; 0.740 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|clk_counter[11] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|clk_counter[11] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; seg_counter:counter_1|clk_counter[7]  ; seg_counter:counter_1|clk_counter[7]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.036      ;
; 0.741 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[11] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; seg_counter:counter_4|clk_counter[13] ; seg_counter:counter_4|clk_counter[13] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; seg_counter:counter_1|clk_counter[15] ; seg_counter:counter_1|clk_counter[15] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.037      ;
; 0.742 ; seg_counter:counter_1|clk_counter[1]  ; seg_counter:counter_1|clk_counter[1]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.037      ;
; 0.742 ; seg_counter:counter_2|clk_counter[13] ; seg_counter:counter_2|clk_counter[13] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.743 ; seg_counter:counter_4|clk_counter[17] ; seg_counter:counter_4|clk_counter[17] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; seg_counter:counter_1|clk_counter[17] ; seg_counter:counter_1|clk_counter[17] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.038      ;
; 0.743 ; seg_counter:counter_1|clk_counter[12] ; seg_counter:counter_1|clk_counter[12] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.038      ;
; 0.743 ; seg_counter:counter_2|clk_counter[17] ; seg_counter:counter_2|clk_counter[17] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; seg_counter:counter_2|clk_counter[1]  ; seg_counter:counter_2|clk_counter[1]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[7]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|clk_counter[15] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|clk_counter[13] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; seg_counter:counter_4|clk_counter[14] ; seg_counter:counter_4|clk_counter[14] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; seg_counter:counter_4|clk_counter[1]  ; seg_counter:counter_4|clk_counter[1]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; seg_counter:counter_1|clk_counter[5]  ; seg_counter:counter_1|clk_counter[5]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.039      ;
; 0.744 ; seg_counter:counter_1|clk_counter[14] ; seg_counter:counter_1|clk_counter[14] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.039      ;
; 0.744 ; seg_counter:counter_1|clk_counter[3]  ; seg_counter:counter_1|clk_counter[3]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.039      ;
; 0.744 ; seg_counter:counter_1|clk_counter[2]  ; seg_counter:counter_1|clk_counter[2]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.039      ;
; 0.744 ; seg_counter:counter_2|clk_counter[12] ; seg_counter:counter_2|clk_counter[12] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; seg_counter:counter_2|clk_counter[3]  ; seg_counter:counter_2|clk_counter[3]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[1]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; seg_counter:counter_4|clk_counter[21] ; seg_counter:counter_4|clk_counter[21] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; seg_counter:counter_4|clk_counter[18] ; seg_counter:counter_4|clk_counter[18] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; seg_counter:counter_4|clk_counter[16] ; seg_counter:counter_4|clk_counter[16] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; seg_counter:counter_4|clk_counter[5]  ; seg_counter:counter_4|clk_counter[5]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; seg_counter:counter_4|clk_counter[3]  ; seg_counter:counter_4|clk_counter[3]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; seg_counter:counter_1|clk_counter[19] ; seg_counter:counter_1|clk_counter[19] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; seg_counter:counter_1|clk_counter[21] ; seg_counter:counter_1|clk_counter[21] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; seg_counter:counter_1|clk_counter[23] ; seg_counter:counter_1|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; seg_counter:counter_1|clk_counter[18] ; seg_counter:counter_1|clk_counter[18] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; seg_counter:counter_1|clk_counter[16] ; seg_counter:counter_1|clk_counter[16] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; seg_counter:counter_1|clk_counter[6]  ; seg_counter:counter_1|clk_counter[6]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; seg_counter:counter_2|clk_counter[14] ; seg_counter:counter_2|clk_counter[14] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|clk_counter[8]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; seg_counter:counter_2|clk_counter[6]  ; seg_counter:counter_2|clk_counter[6]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; seg_counter:counter_2|clk_counter[2]  ; seg_counter:counter_2|clk_counter[2]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|clk_counter[12] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[10] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[5]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[3]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|clk_counter[8]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; seg_counter:counter_4|clk_counter[2]  ; seg_counter:counter_4|clk_counter[2]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; seg_counter:counter_2|clk_counter[23] ; seg_counter:counter_2|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; seg_counter:counter_2|clk_counter[21] ; seg_counter:counter_2|clk_counter[21] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; seg_counter:counter_2|clk_counter[19] ; seg_counter:counter_2|clk_counter[19] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[8]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[2]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; seg_counter:counter_4|clk_counter[22] ; seg_counter:counter_4|clk_counter[22] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; seg_counter:counter_4|clk_counter[4]  ; seg_counter:counter_4|clk_counter[4]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; seg_counter:counter_1|clk_counter[22] ; seg_counter:counter_1|clk_counter[22] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.042      ;
; 0.748 ; seg_counter:counter_2|clk_counter[22] ; seg_counter:counter_2|clk_counter[22] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[4]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.763 ; seg_counter:counter_2|clk_counter[18] ; seg_counter:counter_2|clk_counter[18] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; seg_counter:counter_2|clk_counter[4]  ; seg_counter:counter_2|clk_counter[4]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; seg_counter:counter_4|clk_counter[6]  ; seg_counter:counter_4|clk_counter[6]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; seg_counter:counter_1|clk_counter[20] ; seg_counter:counter_1|clk_counter[20] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|clk_counter[21] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; seg_counter:counter_2|clk_counter[20] ; seg_counter:counter_2|clk_counter[20] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[20] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|clk_counter[22] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; seg_counter:counter_1|clk_counter[0]  ; seg_counter:counter_1|clk_counter[0]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.063      ;
; 0.769 ; seg_counter:counter_2|clk_counter[0]  ; seg_counter:counter_2|clk_counter[0]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.770 ; seg_counter:counter_4|clk_counter[0]  ; seg_counter:counter_4|clk_counter[0]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[0]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; seg_counter:counter_2|count[1]        ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                             ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; digit_index[1] ; digit_index[1] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; digit_index[0] ; digit_index[0] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.510 ; shift_reg[0]   ; shift_reg[1]   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; shift_reg[3]   ; shift_reg[0]   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.802      ;
; 0.526 ; shift_reg[2]   ; shift_reg[3]   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.818      ;
; 0.527 ; shift_reg[1]   ; shift_reg[2]   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.819      ;
; 0.761 ; count[5]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; count[11]      ; count[11]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; count[3]       ; count[3]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; count[1]       ; count[1]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; count[7]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; count[15]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; count[6]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; count[2]       ; count[2]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; count[12]      ; count[12]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; count[14]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.767 ; digit_index[0] ; digit_index[1] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.786 ; count[0]       ; count[0]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.079      ;
; 1.115 ; count[1]       ; count[2]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; count[5]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; count[11]      ; count[12]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.124 ; count[0]       ; count[1]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; count[6]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; count[2]       ; count[3]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; count[14]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.133 ; count[0]       ; count[2]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.426      ;
; 1.135 ; count[12]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.428      ;
; 1.246 ; count[1]       ; count[3]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.539      ;
; 1.247 ; count[3]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; count[5]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.540      ;
; 1.256 ; count[3]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; count[11]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.549      ;
; 1.264 ; count[0]       ; count[3]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; count[2]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; count[12]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.559      ;
; 1.274 ; count[2]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.567      ;
; 1.386 ; count[1]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.679      ;
; 1.387 ; count[3]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.680      ;
; 1.387 ; count[11]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.680      ;
; 1.388 ; count[7]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.681      ;
; 1.395 ; count[1]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.688      ;
; 1.397 ; count[7]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.690      ;
; 1.404 ; count[0]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.697      ;
; 1.404 ; count[6]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.697      ;
; 1.405 ; count[2]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.698      ;
; 1.413 ; count[0]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.706      ;
; 1.413 ; count[6]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.706      ;
; 1.517 ; count[10]      ; count[11]      ; clk          ; clk         ; 0.000        ; 0.083      ; 1.812      ;
; 1.526 ; count[1]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.819      ;
; 1.527 ; count[5]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.820      ;
; 1.529 ; count[4]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.083      ; 1.824      ;
; 1.536 ; count[5]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.829      ;
; 1.537 ; count[7]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.544 ; count[0]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.837      ;
; 1.553 ; count[6]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.846      ;
; 1.580 ; count[13]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.083      ; 1.875      ;
; 1.593 ; count[10]      ; count[12]      ; clk          ; clk         ; 0.000        ; 0.083      ; 1.888      ;
; 1.602 ; count[4]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.083      ; 1.897      ;
; 1.617 ; count[9]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.083      ; 1.912      ;
; 1.619 ; count[13]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.083      ; 1.914      ;
; 1.659 ; count[8]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.083      ; 1.954      ;
; 1.667 ; count[3]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.960      ;
; 1.668 ; count[7]       ; count[15]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.961      ;
; 1.669 ; count[4]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.083      ; 1.964      ;
; 1.676 ; count[3]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.969      ;
; 1.676 ; count[5]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.969      ;
; 1.684 ; count[6]       ; count[15]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.977      ;
; 1.685 ; count[2]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.978      ;
; 1.694 ; count[2]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.987      ;
; 1.733 ; count[10]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.083      ; 2.028      ;
; 1.734 ; count[8]       ; count[13]      ; clk          ; clk         ; 0.000        ; 0.080      ; 2.026      ;
; 1.734 ; count[8]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.083      ; 2.029      ;
; 1.735 ; count[8]       ; count[4]       ; clk          ; clk         ; 0.000        ; 0.080      ; 2.027      ;
; 1.735 ; count[8]       ; count[9]       ; clk          ; clk         ; 0.000        ; 0.080      ; 2.027      ;
; 1.735 ; count[8]       ; count[10]      ; clk          ; clk         ; 0.000        ; 0.080      ; 2.027      ;
; 1.735 ; count[9]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.083      ; 2.030      ;
; 1.736 ; count[8]       ; count[8]       ; clk          ; clk         ; 0.000        ; 0.080      ; 2.028      ;
; 1.780 ; count[13]      ; count[13]      ; clk          ; clk         ; 0.000        ; 0.080      ; 2.072      ;
; 1.781 ; count[13]      ; count[4]       ; clk          ; clk         ; 0.000        ; 0.080      ; 2.073      ;
; 1.781 ; count[13]      ; count[9]       ; clk          ; clk         ; 0.000        ; 0.080      ; 2.073      ;
; 1.781 ; count[13]      ; count[10]      ; clk          ; clk         ; 0.000        ; 0.080      ; 2.073      ;
; 1.782 ; count[13]      ; count[8]       ; clk          ; clk         ; 0.000        ; 0.080      ; 2.074      ;
; 1.797 ; count[10]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.083      ; 2.092      ;
; 1.806 ; count[1]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.081      ; 2.099      ;
; 1.807 ; count[5]       ; count[15]      ; clk          ; clk         ; 0.000        ; 0.081      ; 2.100      ;
; 1.815 ; count[1]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.081      ; 2.108      ;
; 1.816 ; count[3]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.081      ; 2.109      ;
; 1.824 ; count[0]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.081      ; 2.117      ;
; 1.833 ; count[0]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.081      ; 2.126      ;
; 1.834 ; count[2]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.081      ; 2.127      ;
; 1.851 ; count[8]       ; digit_index[1] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.143      ;
; 1.853 ; count[4]       ; count[13]      ; clk          ; clk         ; 0.000        ; 0.080      ; 2.145      ;
; 1.854 ; count[4]       ; count[4]       ; clk          ; clk         ; 0.000        ; 0.080      ; 2.146      ;
; 1.854 ; count[4]       ; count[9]       ; clk          ; clk         ; 0.000        ; 0.080      ; 2.146      ;
; 1.855 ; count[4]       ; count[8]       ; clk          ; clk         ; 0.000        ; 0.080      ; 2.147      ;
; 1.855 ; count[4]       ; count[10]      ; clk          ; clk         ; 0.000        ; 0.080      ; 2.147      ;
; 1.874 ; count[8]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.083      ; 2.169      ;
; 1.875 ; count[9]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.083      ; 2.170      ;
; 1.897 ; count[9]       ; count[15]      ; clk          ; clk         ; 0.000        ; 0.083      ; 2.192      ;
; 1.897 ; count[13]      ; digit_index[1] ; clk          ; clk         ; 0.000        ; 0.080      ; 2.189      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                        ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; 192.86 MHz ; 192.86 MHz      ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 273.9 MHz  ; 250.0 MHz       ; clk                                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                            ;
+-------------------------------------------------------------------+-----------+---------------+
; Clock                                                             ; Slack     ; End Point TNS ;
+-------------------------------------------------------------------+-----------+---------------+
; clk                                                               ; 16.349    ; 0.000         ;
; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 99994.815 ; 0.000         ;
+-------------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                         ;
+-------------------------------------------------------------------+-------+---------------+
; Clock                                                             ; Slack ; End Point TNS ;
+-------------------------------------------------------------------+-------+---------------+
; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; clk                                                               ; 0.402 ; 0.000         ;
+-------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                              ;
+-------------------------------------------------------------------+-----------+---------------+
; Clock                                                             ; Slack     ; End Point TNS ;
+-------------------------------------------------------------------+-----------+---------------+
; clk                                                               ; 9.753     ; 0.000         ;
; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 49999.714 ; 0.000         ;
+-------------------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                         ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 16.349 ; count[4]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.072     ; 3.581      ;
; 16.570 ; count[0]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.075     ; 3.357      ;
; 16.595 ; count[4]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.072     ; 3.335      ;
; 16.606 ; count[8]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.072     ; 3.324      ;
; 16.669 ; count[4]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.072     ; 3.261      ;
; 16.690 ; count[1]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.075     ; 3.237      ;
; 16.695 ; count[2]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.075     ; 3.232      ;
; 16.731 ; count[9]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.072     ; 3.199      ;
; 16.734 ; count[10] ; count[13]      ; clk          ; clk         ; 20.000       ; -0.072     ; 3.196      ;
; 16.738 ; count[1]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.075     ; 3.189      ;
; 16.758 ; count[3]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.169      ;
; 16.758 ; count[3]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.169      ;
; 16.758 ; count[3]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.169      ;
; 16.758 ; count[3]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.169      ;
; 16.758 ; count[3]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.075     ; 3.169      ;
; 16.765 ; count[1]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.162      ;
; 16.765 ; count[1]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.162      ;
; 16.765 ; count[1]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.162      ;
; 16.765 ; count[1]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.162      ;
; 16.765 ; count[1]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.075     ; 3.162      ;
; 16.780 ; count[11] ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.147      ;
; 16.780 ; count[11] ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.147      ;
; 16.780 ; count[11] ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.147      ;
; 16.780 ; count[11] ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.147      ;
; 16.780 ; count[11] ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.075     ; 3.147      ;
; 16.802 ; count[14] ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.125      ;
; 16.802 ; count[14] ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.125      ;
; 16.802 ; count[14] ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.125      ;
; 16.802 ; count[14] ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.125      ;
; 16.802 ; count[14] ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.075     ; 3.125      ;
; 16.805 ; count[15] ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.122      ;
; 16.805 ; count[15] ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.122      ;
; 16.805 ; count[15] ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.122      ;
; 16.805 ; count[15] ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.122      ;
; 16.805 ; count[15] ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.075     ; 3.122      ;
; 16.816 ; count[0]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.075     ; 3.111      ;
; 16.818 ; count[3]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.075     ; 3.109      ;
; 16.828 ; count[0]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.075     ; 3.099      ;
; 16.831 ; count[4]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.072     ; 3.099      ;
; 16.852 ; count[8]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.072     ; 3.078      ;
; 16.866 ; count[3]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.075     ; 3.061      ;
; 16.900 ; count[1]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.075     ; 3.027      ;
; 16.904 ; count[9]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.072     ; 3.026      ;
; 16.912 ; count[2]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.015      ;
; 16.912 ; count[2]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.015      ;
; 16.912 ; count[2]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.015      ;
; 16.912 ; count[2]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.075     ; 3.015      ;
; 16.912 ; count[2]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.075     ; 3.015      ;
; 16.926 ; count[8]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.072     ; 3.004      ;
; 16.936 ; count[1]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.991      ;
; 16.941 ; count[2]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.986      ;
; 16.944 ; count[5]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.075     ; 2.983      ;
; 16.948 ; count[3]  ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.979      ;
; 16.951 ; count[6]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.075     ; 2.976      ;
; 16.953 ; count[2]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.075     ; 2.974      ;
; 16.955 ; count[1]  ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.972      ;
; 16.962 ; count[11] ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.965      ;
; 16.965 ; count[0]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.962      ;
; 16.965 ; count[0]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.962      ;
; 16.965 ; count[0]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.962      ;
; 16.965 ; count[0]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.962      ;
; 16.965 ; count[0]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.962      ;
; 16.968 ; count[6]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.959      ;
; 16.968 ; count[6]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.959      ;
; 16.968 ; count[6]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.959      ;
; 16.968 ; count[6]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.959      ;
; 16.968 ; count[6]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.959      ;
; 16.984 ; count[14] ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.943      ;
; 16.987 ; count[15] ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.940      ;
; 16.990 ; count[0]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.937      ;
; 16.992 ; count[5]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.075     ; 2.935      ;
; 17.028 ; count[3]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.899      ;
; 17.064 ; count[3]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.863      ;
; 17.066 ; count[7]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.075     ; 2.861      ;
; 17.102 ; count[2]  ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.825      ;
; 17.114 ; count[7]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.075     ; 2.813      ;
; 17.115 ; count[2]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.812      ;
; 17.119 ; count[1]  ; count[4]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.808      ;
; 17.138 ; count[4]  ; count[15]      ; clk          ; clk         ; 20.000       ; -0.069     ; 2.795      ;
; 17.150 ; count[6]  ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.777      ;
; 17.154 ; count[5]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.773      ;
; 17.155 ; count[0]  ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.772      ;
; 17.162 ; count[3]  ; count[4]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.765      ;
; 17.163 ; count[11] ; count[10]      ; clk          ; clk         ; 20.000       ; -0.075     ; 2.764      ;
; 17.163 ; count[11] ; count[8]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.764      ;
; 17.164 ; count[11] ; count[9]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.763      ;
; 17.164 ; count[11] ; count[4]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.763      ;
; 17.165 ; count[11] ; count[13]      ; clk          ; clk         ; 20.000       ; -0.075     ; 2.762      ;
; 17.180 ; count[12] ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.747      ;
; 17.180 ; count[12] ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.747      ;
; 17.180 ; count[12] ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.747      ;
; 17.180 ; count[12] ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.075     ; 2.747      ;
; 17.180 ; count[12] ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.075     ; 2.747      ;
; 17.185 ; count[14] ; count[10]      ; clk          ; clk         ; 20.000       ; -0.075     ; 2.742      ;
; 17.185 ; count[14] ; count[8]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.742      ;
; 17.186 ; count[14] ; count[9]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.741      ;
; 17.186 ; count[14] ; count[4]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.741      ;
; 17.187 ; count[14] ; count[13]      ; clk          ; clk         ; 20.000       ; -0.075     ; 2.740      ;
; 17.188 ; count[15] ; count[10]      ; clk          ; clk         ; 20.000       ; -0.075     ; 2.739      ;
; 17.188 ; count[15] ; count[8]       ; clk          ; clk         ; 20.000       ; -0.075     ; 2.739      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                             ; To Node                               ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 99994.815 ; seg_counter:counter_2|clk_counter[10] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 5.112      ;
; 99994.815 ; seg_counter:counter_2|clk_counter[10] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 5.112      ;
; 99994.815 ; seg_counter:counter_2|clk_counter[10] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 5.112      ;
; 99994.965 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.962      ;
; 99994.965 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.962      ;
; 99994.965 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.962      ;
; 99994.974 ; seg_counter:counter_2|clk_counter[15] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.953      ;
; 99994.974 ; seg_counter:counter_2|clk_counter[15] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.953      ;
; 99994.974 ; seg_counter:counter_2|clk_counter[15] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.953      ;
; 99995.013 ; seg_counter:counter_2|clk_counter[10] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.914      ;
; 99995.033 ; seg_counter:counter_2|clk_counter[9]  ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.894      ;
; 99995.033 ; seg_counter:counter_2|clk_counter[9]  ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.894      ;
; 99995.033 ; seg_counter:counter_2|clk_counter[9]  ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.894      ;
; 99995.112 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.815      ;
; 99995.112 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.815      ;
; 99995.112 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.815      ;
; 99995.135 ; seg_counter:counter_4|clk_counter[9]  ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.794      ;
; 99995.135 ; seg_counter:counter_4|clk_counter[9]  ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.794      ;
; 99995.135 ; seg_counter:counter_4|clk_counter[9]  ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.794      ;
; 99995.154 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 4.784      ;
; 99995.154 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 4.784      ;
; 99995.154 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 4.784      ;
; 99995.163 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.764      ;
; 99995.172 ; seg_counter:counter_2|clk_counter[15] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.755      ;
; 99995.231 ; seg_counter:counter_2|clk_counter[9]  ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.696      ;
; 99995.310 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.617      ;
; 99995.311 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.063     ; 4.628      ;
; 99995.311 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.063     ; 4.628      ;
; 99995.311 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.063     ; 4.628      ;
; 99995.333 ; seg_counter:counter_4|clk_counter[9]  ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.596      ;
; 99995.338 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.590      ;
; 99995.338 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.590      ;
; 99995.338 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.590      ;
; 99995.356 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 4.582      ;
; 99995.405 ; seg_counter:counter_4|clk_counter[15] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.524      ;
; 99995.405 ; seg_counter:counter_4|clk_counter[15] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.524      ;
; 99995.405 ; seg_counter:counter_4|clk_counter[15] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.524      ;
; 99995.412 ; seg_counter:counter_2|clk_counter[16] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.515      ;
; 99995.412 ; seg_counter:counter_2|clk_counter[16] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.515      ;
; 99995.412 ; seg_counter:counter_2|clk_counter[16] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.515      ;
; 99995.421 ; seg_counter:counter_4|clk_counter[10] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.508      ;
; 99995.421 ; seg_counter:counter_4|clk_counter[10] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.508      ;
; 99995.421 ; seg_counter:counter_4|clk_counter[10] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.508      ;
; 99995.437 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 4.501      ;
; 99995.437 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 4.501      ;
; 99995.437 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 4.501      ;
; 99995.453 ; seg_counter:counter_2|clk_counter[13] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.477      ;
; 99995.453 ; seg_counter:counter_2|clk_counter[13] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.477      ;
; 99995.453 ; seg_counter:counter_2|clk_counter[13] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.477      ;
; 99995.453 ; seg_counter:counter_4|clk_counter[12] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.476      ;
; 99995.453 ; seg_counter:counter_4|clk_counter[12] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.476      ;
; 99995.453 ; seg_counter:counter_4|clk_counter[12] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.476      ;
; 99995.484 ; seg_counter:counter_4|clk_counter[0]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.444      ;
; 99995.485 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.443      ;
; 99995.485 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.443      ;
; 99995.485 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.443      ;
; 99995.490 ; seg_counter:counter_2|clk_counter[18] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.440      ;
; 99995.490 ; seg_counter:counter_2|clk_counter[18] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.440      ;
; 99995.490 ; seg_counter:counter_2|clk_counter[18] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.440      ;
; 99995.510 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.063     ; 4.429      ;
; 99995.510 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.063     ; 4.429      ;
; 99995.510 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.063     ; 4.429      ;
; 99995.513 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.063     ; 4.426      ;
; 99995.536 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.392      ;
; 99995.567 ; seg_counter:counter_2|clk_counter[20] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.363      ;
; 99995.567 ; seg_counter:counter_2|clk_counter[20] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.363      ;
; 99995.567 ; seg_counter:counter_2|clk_counter[20] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.363      ;
; 99995.603 ; seg_counter:counter_4|clk_counter[15] ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.326      ;
; 99995.606 ; seg_counter:counter_4|clk_counter[1]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.322      ;
; 99995.610 ; seg_counter:counter_2|clk_counter[16] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.075     ; 4.317      ;
; 99995.613 ; seg_counter:counter_4|clk_counter[2]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.315      ;
; 99995.619 ; seg_counter:counter_4|clk_counter[10] ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.310      ;
; 99995.634 ; seg_counter:counter_2|clk_counter[17] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.296      ;
; 99995.634 ; seg_counter:counter_2|clk_counter[17] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.296      ;
; 99995.634 ; seg_counter:counter_2|clk_counter[17] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.296      ;
; 99995.638 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.063     ; 4.301      ;
; 99995.638 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.063     ; 4.301      ;
; 99995.638 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.063     ; 4.301      ;
; 99995.639 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 4.299      ;
; 99995.650 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 4.288      ;
; 99995.650 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 4.288      ;
; 99995.650 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 4.288      ;
; 99995.651 ; seg_counter:counter_2|clk_counter[13] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.279      ;
; 99995.651 ; seg_counter:counter_4|clk_counter[12] ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.278      ;
; 99995.656 ; seg_counter:counter_2|clk_counter[14] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.274      ;
; 99995.656 ; seg_counter:counter_2|clk_counter[14] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.274      ;
; 99995.656 ; seg_counter:counter_2|clk_counter[14] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.274      ;
; 99995.681 ; seg_counter:counter_4|clk_counter[23] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.248      ;
; 99995.681 ; seg_counter:counter_4|clk_counter[23] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.248      ;
; 99995.681 ; seg_counter:counter_4|clk_counter[23] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.248      ;
; 99995.683 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 4.245      ;
; 99995.688 ; seg_counter:counter_4|clk_counter[12] ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.241      ;
; 99995.688 ; seg_counter:counter_2|clk_counter[18] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.242      ;
; 99995.712 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.063     ; 4.227      ;
; 99995.718 ; seg_counter:counter_2|clk_counter[21] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.212      ;
; 99995.718 ; seg_counter:counter_2|clk_counter[21] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.212      ;
; 99995.718 ; seg_counter:counter_2|clk_counter[21] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.212      ;
; 99995.723 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 4.214      ;
; 99995.723 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 4.214      ;
; 99995.723 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 4.214      ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.400 ; seg_counter:counter_1|count[3]        ; seg_counter:counter_1|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; seg_counter:counter_1|count[2]        ; seg_counter:counter_1|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; seg_counter:counter_1|count[1]        ; seg_counter:counter_1|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; seg_counter:counter_2|count[3]        ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; seg_counter:counter_2|count[2]        ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; seg_counter:counter_2|count[1]        ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; seg_counter:counter_4|count[3]        ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_counter:counter_4|count[2]        ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_counter:counter_4|count[1]        ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_counter:counter_3|count[3]        ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.415 ; seg_counter:counter_1|count[0]        ; seg_counter:counter_1|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; seg_counter:counter_2|count[0]        ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; seg_counter:counter_4|count[0]        ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.478 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.481 ; seg_counter:counter_1|count[0]        ; seg_counter:counter_1|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.750      ;
; 0.481 ; seg_counter:counter_1|count[0]        ; seg_counter:counter_1|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.750      ;
; 0.482 ; seg_counter:counter_1|count[0]        ; seg_counter:counter_1|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.751      ;
; 0.482 ; seg_counter:counter_2|count[0]        ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.751      ;
; 0.482 ; seg_counter:counter_2|count[0]        ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.751      ;
; 0.482 ; seg_counter:counter_2|count[0]        ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.751      ;
; 0.482 ; seg_counter:counter_4|count[0]        ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.482 ; seg_counter:counter_4|count[0]        ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.484 ; seg_counter:counter_4|count[0]        ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.485 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.500 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.768      ;
; 0.688 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|clk_counter[11] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; seg_counter:counter_1|clk_counter[11] ; seg_counter:counter_1|clk_counter[11] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.957      ;
; 0.689 ; seg_counter:counter_4|clk_counter[17] ; seg_counter:counter_4|clk_counter[17] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; seg_counter:counter_1|clk_counter[7]  ; seg_counter:counter_1|clk_counter[7]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
; 0.689 ; seg_counter:counter_1|clk_counter[1]  ; seg_counter:counter_1|clk_counter[1]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
; 0.689 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|clk_counter[11] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[11] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; seg_counter:counter_4|clk_counter[13] ; seg_counter:counter_4|clk_counter[13] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; seg_counter:counter_4|clk_counter[1]  ; seg_counter:counter_4|clk_counter[1]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; seg_counter:counter_2|clk_counter[1]  ; seg_counter:counter_2|clk_counter[1]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[7]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[1]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; seg_counter:counter_1|clk_counter[17] ; seg_counter:counter_1|clk_counter[17] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; seg_counter:counter_1|clk_counter[15] ; seg_counter:counter_1|clk_counter[15] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; seg_counter:counter_1|clk_counter[5]  ; seg_counter:counter_1|clk_counter[5]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.692 ; seg_counter:counter_2|clk_counter[13] ; seg_counter:counter_2|clk_counter[13] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|clk_counter[15] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; seg_counter:counter_4|clk_counter[21] ; seg_counter:counter_4|clk_counter[21] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; seg_counter:counter_1|clk_counter[3]  ; seg_counter:counter_1|clk_counter[3]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; seg_counter:counter_1|clk_counter[2]  ; seg_counter:counter_1|clk_counter[2]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; seg_counter:counter_2|clk_counter[17] ; seg_counter:counter_2|clk_counter[17] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|clk_counter[13] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; seg_counter:counter_4|clk_counter[18] ; seg_counter:counter_4|clk_counter[18] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; seg_counter:counter_4|clk_counter[5]  ; seg_counter:counter_4|clk_counter[5]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; seg_counter:counter_4|clk_counter[3]  ; seg_counter:counter_4|clk_counter[3]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; seg_counter:counter_4|clk_counter[2]  ; seg_counter:counter_4|clk_counter[2]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; seg_counter:counter_1|clk_counter[23] ; seg_counter:counter_1|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; seg_counter:counter_2|clk_counter[23] ; seg_counter:counter_2|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; seg_counter:counter_2|clk_counter[12] ; seg_counter:counter_2|clk_counter[12] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; seg_counter:counter_2|clk_counter[3]  ; seg_counter:counter_2|clk_counter[3]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; seg_counter:counter_2|clk_counter[2]  ; seg_counter:counter_2|clk_counter[2]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[5]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[3]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[2]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; seg_counter:counter_4|clk_counter[14] ; seg_counter:counter_4|clk_counter[14] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; seg_counter:counter_1|clk_counter[19] ; seg_counter:counter_1|clk_counter[19] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; seg_counter:counter_1|clk_counter[21] ; seg_counter:counter_1|clk_counter[21] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; seg_counter:counter_1|clk_counter[18] ; seg_counter:counter_1|clk_counter[18] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; seg_counter:counter_1|clk_counter[12] ; seg_counter:counter_1|clk_counter[12] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; seg_counter:counter_2|clk_counter[19] ; seg_counter:counter_2|clk_counter[19] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; seg_counter:counter_2|clk_counter[14] ; seg_counter:counter_2|clk_counter[14] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[8]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|clk_counter[12] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[10] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; seg_counter:counter_4|clk_counter[16] ; seg_counter:counter_4|clk_counter[16] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|clk_counter[8]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; seg_counter:counter_4|clk_counter[4]  ; seg_counter:counter_4|clk_counter[4]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; seg_counter:counter_1|clk_counter[14] ; seg_counter:counter_1|clk_counter[14] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; seg_counter:counter_1|clk_counter[6]  ; seg_counter:counter_1|clk_counter[6]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.965      ;
; 0.696 ; seg_counter:counter_2|clk_counter[21] ; seg_counter:counter_2|clk_counter[21] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|clk_counter[8]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; seg_counter:counter_2|clk_counter[6]  ; seg_counter:counter_2|clk_counter[6]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[4]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; seg_counter:counter_1|clk_counter[16] ; seg_counter:counter_1|clk_counter[16] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; seg_counter:counter_4|clk_counter[22] ; seg_counter:counter_4|clk_counter[22] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; seg_counter:counter_2|clk_counter[22] ; seg_counter:counter_2|clk_counter[22] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; seg_counter:counter_1|clk_counter[22] ; seg_counter:counter_1|clk_counter[22] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.708 ; seg_counter:counter_2|clk_counter[18] ; seg_counter:counter_2|clk_counter[18] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; seg_counter:counter_4|clk_counter[6]  ; seg_counter:counter_4|clk_counter[6]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; seg_counter:counter_2|clk_counter[4]  ; seg_counter:counter_2|clk_counter[4]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|clk_counter[21] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; seg_counter:counter_1|clk_counter[20] ; seg_counter:counter_1|clk_counter[20] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; seg_counter:counter_2|clk_counter[20] ; seg_counter:counter_2|clk_counter[20] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[20] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|clk_counter[22] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; seg_counter:counter_2|count[1]        ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.984      ;
; 0.715 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; seg_counter:counter_1|count[1]        ; seg_counter:counter_1|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.985      ;
; 0.716 ; seg_counter:counter_1|count[1]        ; seg_counter:counter_1|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.985      ;
; 0.716 ; seg_counter:counter_2|count[1]        ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.985      ;
; 0.717 ; seg_counter:counter_2|count[2]        ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.986      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                              ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; digit_index[1] ; digit_index[1] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; digit_index[0] ; digit_index[0] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.470 ; shift_reg[0]   ; shift_reg[1]   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; shift_reg[3]   ; shift_reg[0]   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.737      ;
; 0.491 ; shift_reg[2]   ; shift_reg[3]   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; shift_reg[1]   ; shift_reg[2]   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.705 ; count[3]       ; count[3]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; count[5]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; count[11]      ; count[11]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; count[1]       ; count[1]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; count[15]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; count[6]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; count[7]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; count[2]       ; count[2]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; digit_index[0] ; digit_index[1] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; count[12]      ; count[12]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; count[14]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.734 ; count[0]       ; count[0]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.001      ;
; 1.027 ; count[0]       ; count[1]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; count[6]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; count[2]       ; count[3]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; count[5]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; count[11]      ; count[12]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.030 ; count[14]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; count[1]       ; count[2]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.044 ; count[0]       ; count[2]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; count[12]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.312      ;
; 1.121 ; count[3]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.388      ;
; 1.121 ; count[5]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.388      ;
; 1.125 ; count[1]       ; count[3]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.392      ;
; 1.149 ; count[3]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; count[0]       ; count[3]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; count[11]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; count[2]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; count[12]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.418      ;
; 1.166 ; count[2]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.433      ;
; 1.243 ; count[3]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.510      ;
; 1.243 ; count[11]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.510      ;
; 1.247 ; count[1]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.514      ;
; 1.250 ; count[7]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.517      ;
; 1.271 ; count[0]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.538      ;
; 1.271 ; count[6]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.538      ;
; 1.272 ; count[2]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.539      ;
; 1.275 ; count[1]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.542      ;
; 1.277 ; count[7]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.544      ;
; 1.286 ; count[6]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.553      ;
; 1.288 ; count[0]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.555      ;
; 1.356 ; count[10]      ; count[11]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.626      ;
; 1.365 ; count[5]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.632      ;
; 1.366 ; count[4]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.075      ; 1.636      ;
; 1.369 ; count[1]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.636      ;
; 1.393 ; count[0]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.660      ;
; 1.394 ; count[5]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.661      ;
; 1.399 ; count[7]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.666      ;
; 1.408 ; count[6]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.675      ;
; 1.432 ; count[13]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.702      ;
; 1.447 ; count[13]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.717      ;
; 1.447 ; count[9]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.717      ;
; 1.463 ; count[10]      ; count[12]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.733      ;
; 1.473 ; count[4]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.075      ; 1.743      ;
; 1.480 ; count[8]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.750      ;
; 1.487 ; count[3]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.754      ;
; 1.488 ; count[4]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.075      ; 1.758      ;
; 1.494 ; count[7]       ; count[15]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.761      ;
; 1.515 ; count[3]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.782      ;
; 1.515 ; count[6]       ; count[15]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.782      ;
; 1.516 ; count[5]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.783      ;
; 1.516 ; count[2]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.783      ;
; 1.532 ; count[2]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.799      ;
; 1.554 ; count[9]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.824      ;
; 1.585 ; count[10]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.855      ;
; 1.587 ; count[8]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.857      ;
; 1.600 ; count[10]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.870      ;
; 1.609 ; count[5]       ; count[15]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.876      ;
; 1.613 ; count[1]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.880      ;
; 1.623 ; count[8]       ; count[13]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.890      ;
; 1.624 ; count[8]       ; count[4]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.891      ;
; 1.624 ; count[8]       ; count[9]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.891      ;
; 1.625 ; count[8]       ; count[8]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.892      ;
; 1.625 ; count[8]       ; count[10]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.892      ;
; 1.637 ; count[3]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.904      ;
; 1.637 ; count[0]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.904      ;
; 1.641 ; count[1]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.908      ;
; 1.654 ; count[2]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.921      ;
; 1.654 ; count[0]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.921      ;
; 1.665 ; count[13]      ; count[13]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.932      ;
; 1.666 ; count[13]      ; count[4]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.933      ;
; 1.666 ; count[13]      ; count[9]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.933      ;
; 1.667 ; count[13]      ; count[8]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.934      ;
; 1.667 ; count[13]      ; count[10]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.934      ;
; 1.676 ; count[9]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.946      ;
; 1.691 ; count[9]       ; count[15]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.961      ;
; 1.699 ; count[4]       ; count[13]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.966      ;
; 1.701 ; count[4]       ; count[4]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.968      ;
; 1.701 ; count[4]       ; count[8]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.968      ;
; 1.701 ; count[4]       ; count[9]       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.968      ;
; 1.701 ; count[4]       ; count[10]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.968      ;
; 1.709 ; count[8]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.979      ;
; 1.724 ; count[8]       ; count[15]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.994      ;
; 1.730 ; count[12]      ; count[13]      ; clk          ; clk         ; 0.000        ; 0.069      ; 1.994      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                            ;
+-------------------------------------------------------------------+-----------+---------------+
; Clock                                                             ; Slack     ; End Point TNS ;
+-------------------------------------------------------------------+-----------+---------------+
; clk                                                               ; 18.360    ; 0.000         ;
; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 99997.648 ; 0.000         ;
+-------------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                         ;
+-------------------------------------------------------------------+-------+---------------+
; Clock                                                             ; Slack ; End Point TNS ;
+-------------------------------------------------------------------+-------+---------------+
; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; clk                                                               ; 0.187 ; 0.000         ;
+-------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                              ;
+-------------------------------------------------------------------+-----------+---------------+
; Clock                                                             ; Slack     ; End Point TNS ;
+-------------------------------------------------------------------+-----------+---------------+
; clk                                                               ; 9.264     ; 0.000         ;
; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 49999.795 ; 0.000         ;
+-------------------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                         ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 18.360 ; count[4]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.036     ; 1.591      ;
; 18.388 ; count[1]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.039     ; 1.560      ;
; 18.402 ; count[0]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.039     ; 1.546      ;
; 18.442 ; count[1]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.506      ;
; 18.442 ; count[1]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.506      ;
; 18.442 ; count[1]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.506      ;
; 18.442 ; count[1]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.506      ;
; 18.442 ; count[1]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.506      ;
; 18.451 ; count[4]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.036     ; 1.500      ;
; 18.456 ; count[1]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.039     ; 1.492      ;
; 18.458 ; count[3]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.039     ; 1.490      ;
; 18.459 ; count[3]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.489      ;
; 18.459 ; count[3]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.489      ;
; 18.459 ; count[3]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.489      ;
; 18.459 ; count[3]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.489      ;
; 18.459 ; count[3]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.489      ;
; 18.469 ; count[2]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.039     ; 1.479      ;
; 18.473 ; count[9]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.036     ; 1.478      ;
; 18.491 ; count[4]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.036     ; 1.460      ;
; 18.501 ; count[8]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.036     ; 1.450      ;
; 18.504 ; count[0]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.039     ; 1.444      ;
; 18.510 ; count[1]  ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.438      ;
; 18.519 ; count[1]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.039     ; 1.429      ;
; 18.526 ; count[3]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.039     ; 1.422      ;
; 18.527 ; count[5]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.039     ; 1.421      ;
; 18.527 ; count[3]  ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.421      ;
; 18.533 ; count[0]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.039     ; 1.415      ;
; 18.534 ; count[4]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.036     ; 1.417      ;
; 18.534 ; count[11] ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.414      ;
; 18.534 ; count[11] ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.414      ;
; 18.534 ; count[11] ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.414      ;
; 18.534 ; count[11] ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.414      ;
; 18.534 ; count[11] ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.414      ;
; 18.537 ; count[15] ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.411      ;
; 18.537 ; count[15] ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.411      ;
; 18.537 ; count[15] ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.411      ;
; 18.537 ; count[15] ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.411      ;
; 18.537 ; count[15] ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.411      ;
; 18.539 ; count[1]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.039     ; 1.409      ;
; 18.540 ; count[2]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.408      ;
; 18.540 ; count[2]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.408      ;
; 18.540 ; count[2]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.408      ;
; 18.540 ; count[2]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.408      ;
; 18.540 ; count[2]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.408      ;
; 18.541 ; count[9]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.036     ; 1.410      ;
; 18.565 ; count[14] ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.383      ;
; 18.565 ; count[14] ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.383      ;
; 18.565 ; count[14] ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.383      ;
; 18.565 ; count[14] ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.383      ;
; 18.565 ; count[14] ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.383      ;
; 18.570 ; count[10] ; count[13]      ; clk          ; clk         ; 20.000       ; -0.036     ; 1.381      ;
; 18.571 ; count[2]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.039     ; 1.377      ;
; 18.586 ; count[0]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.362      ;
; 18.586 ; count[0]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.362      ;
; 18.586 ; count[0]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.362      ;
; 18.586 ; count[0]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.362      ;
; 18.586 ; count[0]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.362      ;
; 18.587 ; count[0]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.039     ; 1.361      ;
; 18.589 ; count[3]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.039     ; 1.359      ;
; 18.590 ; count[7]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.039     ; 1.358      ;
; 18.592 ; count[8]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.036     ; 1.359      ;
; 18.595 ; count[5]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.039     ; 1.353      ;
; 18.600 ; count[2]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.039     ; 1.348      ;
; 18.602 ; count[11] ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.346      ;
; 18.605 ; count[6]  ; count[13]      ; clk          ; clk         ; 20.000       ; -0.039     ; 1.343      ;
; 18.608 ; count[2]  ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.340      ;
; 18.609 ; count[3]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.039     ; 1.339      ;
; 18.610 ; count[6]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.338      ;
; 18.610 ; count[6]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.338      ;
; 18.610 ; count[6]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.338      ;
; 18.610 ; count[6]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.039     ; 1.338      ;
; 18.610 ; count[6]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.338      ;
; 18.620 ; count[15] ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.328      ;
; 18.630 ; count[1]  ; count[4]       ; clk          ; clk         ; 20.000       ; -0.039     ; 1.318      ;
; 18.632 ; count[8]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.036     ; 1.319      ;
; 18.647 ; count[3]  ; count[4]       ; clk          ; clk         ; 20.000       ; -0.039     ; 1.301      ;
; 18.648 ; count[14] ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.300      ;
; 18.654 ; count[0]  ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.294      ;
; 18.654 ; count[2]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.039     ; 1.294      ;
; 18.658 ; count[7]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.039     ; 1.290      ;
; 18.658 ; count[5]  ; count[9]       ; clk          ; clk         ; 20.000       ; -0.039     ; 1.290      ;
; 18.666 ; count[9]  ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.036     ; 1.285      ;
; 18.666 ; count[9]  ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.036     ; 1.285      ;
; 18.666 ; count[9]  ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.036     ; 1.285      ;
; 18.666 ; count[9]  ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.036     ; 1.285      ;
; 18.666 ; count[9]  ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.285      ;
; 18.677 ; count[4]  ; count[15]      ; clk          ; clk         ; 20.000       ; -0.033     ; 1.277      ;
; 18.678 ; count[5]  ; count[8]       ; clk          ; clk         ; 20.000       ; -0.039     ; 1.270      ;
; 18.693 ; count[10] ; shift_reg[1]   ; clk          ; clk         ; 20.000       ; -0.036     ; 1.258      ;
; 18.693 ; count[10] ; shift_reg[0]   ; clk          ; clk         ; 20.000       ; -0.036     ; 1.258      ;
; 18.693 ; count[10] ; shift_reg[3]   ; clk          ; clk         ; 20.000       ; -0.036     ; 1.258      ;
; 18.693 ; count[10] ; shift_reg[2]   ; clk          ; clk         ; 20.000       ; -0.036     ; 1.258      ;
; 18.693 ; count[10] ; digit_index[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.258      ;
; 18.693 ; count[6]  ; digit_index[1] ; clk          ; clk         ; 20.000       ; -0.039     ; 1.255      ;
; 18.704 ; count[4]  ; count[14]      ; clk          ; clk         ; 20.000       ; -0.033     ; 1.250      ;
; 18.705 ; count[1]  ; count[15]      ; clk          ; clk         ; 20.000       ; -0.036     ; 1.246      ;
; 18.708 ; count[6]  ; count[10]      ; clk          ; clk         ; 20.000       ; -0.039     ; 1.240      ;
; 18.709 ; count[0]  ; count[4]       ; clk          ; clk         ; 20.000       ; -0.039     ; 1.239      ;
; 18.709 ; count[1]  ; count[14]      ; clk          ; clk         ; 20.000       ; -0.036     ; 1.242      ;
; 18.712 ; count[11] ; count[8]       ; clk          ; clk         ; 20.000       ; -0.039     ; 1.236      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                             ; To Node                               ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 99997.648 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.029     ; 2.310      ;
; 99997.648 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.029     ; 2.310      ;
; 99997.648 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.029     ; 2.310      ;
; 99997.653 ; seg_counter:counter_2|clk_counter[10] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.295      ;
; 99997.653 ; seg_counter:counter_2|clk_counter[10] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.295      ;
; 99997.653 ; seg_counter:counter_2|clk_counter[10] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.295      ;
; 99997.705 ; seg_counter:counter_2|clk_counter[15] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.243      ;
; 99997.705 ; seg_counter:counter_2|clk_counter[15] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.243      ;
; 99997.705 ; seg_counter:counter_2|clk_counter[15] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.243      ;
; 99997.718 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.029     ; 2.240      ;
; 99997.720 ; seg_counter:counter_2|clk_counter[10] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.228      ;
; 99997.742 ; seg_counter:counter_4|clk_counter[9]  ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.208      ;
; 99997.742 ; seg_counter:counter_4|clk_counter[9]  ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.208      ;
; 99997.742 ; seg_counter:counter_4|clk_counter[9]  ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.208      ;
; 99997.761 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.028     ; 2.198      ;
; 99997.761 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.028     ; 2.198      ;
; 99997.761 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.028     ; 2.198      ;
; 99997.764 ; seg_counter:counter_2|clk_counter[9]  ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.184      ;
; 99997.764 ; seg_counter:counter_2|clk_counter[9]  ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.184      ;
; 99997.764 ; seg_counter:counter_2|clk_counter[9]  ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.184      ;
; 99997.771 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.177      ;
; 99997.771 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.177      ;
; 99997.771 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.177      ;
; 99997.772 ; seg_counter:counter_2|clk_counter[15] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.176      ;
; 99997.808 ; seg_counter:counter_4|clk_counter[15] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.142      ;
; 99997.808 ; seg_counter:counter_4|clk_counter[15] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.142      ;
; 99997.808 ; seg_counter:counter_4|clk_counter[15] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.142      ;
; 99997.809 ; seg_counter:counter_4|clk_counter[9]  ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.141      ;
; 99997.824 ; seg_counter:counter_4|clk_counter[12] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.126      ;
; 99997.824 ; seg_counter:counter_4|clk_counter[12] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.126      ;
; 99997.824 ; seg_counter:counter_4|clk_counter[12] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.126      ;
; 99997.831 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.028     ; 2.128      ;
; 99997.831 ; seg_counter:counter_2|clk_counter[9]  ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.117      ;
; 99997.835 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.113      ;
; 99997.835 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.113      ;
; 99997.835 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.113      ;
; 99997.838 ; seg_counter:counter_4|clk_counter[1]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.112      ;
; 99997.838 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.110      ;
; 99997.848 ; seg_counter:counter_4|clk_counter[0]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.102      ;
; 99997.859 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.028     ; 2.100      ;
; 99997.859 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.028     ; 2.100      ;
; 99997.859 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.028     ; 2.100      ;
; 99997.867 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.083      ;
; 99997.867 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.083      ;
; 99997.867 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.083      ;
; 99997.873 ; seg_counter:counter_4|clk_counter[10] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.077      ;
; 99997.873 ; seg_counter:counter_4|clk_counter[10] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.077      ;
; 99997.873 ; seg_counter:counter_4|clk_counter[10] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.077      ;
; 99997.875 ; seg_counter:counter_4|clk_counter[15] ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.075      ;
; 99997.891 ; seg_counter:counter_4|clk_counter[12] ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.059      ;
; 99997.897 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.029     ; 2.061      ;
; 99997.897 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.029     ; 2.061      ;
; 99997.897 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.029     ; 2.061      ;
; 99997.901 ; seg_counter:counter_4|clk_counter[3]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.049      ;
; 99997.902 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.046      ;
; 99997.917 ; seg_counter:counter_4|clk_counter[2]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.033      ;
; 99997.918 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.028     ; 2.041      ;
; 99997.918 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.028     ; 2.041      ;
; 99997.918 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.028     ; 2.041      ;
; 99997.929 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.028     ; 2.030      ;
; 99997.931 ; seg_counter:counter_2|clk_counter[16] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.017      ;
; 99997.931 ; seg_counter:counter_2|clk_counter[16] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.017      ;
; 99997.931 ; seg_counter:counter_2|clk_counter[16] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.017      ;
; 99997.931 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.019      ;
; 99997.931 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.019      ;
; 99997.931 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.019      ;
; 99997.934 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.016      ;
; 99997.940 ; seg_counter:counter_4|clk_counter[10] ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.010      ;
; 99997.955 ; seg_counter:counter_2|clk_counter[13] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.035     ; 1.997      ;
; 99997.955 ; seg_counter:counter_2|clk_counter[13] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.035     ; 1.997      ;
; 99997.955 ; seg_counter:counter_2|clk_counter[13] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.035     ; 1.997      ;
; 99997.964 ; seg_counter:counter_4|clk_counter[7]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.986      ;
; 99997.967 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.029     ; 1.991      ;
; 99997.970 ; seg_counter:counter_4|clk_counter[5]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.980      ;
; 99997.984 ; seg_counter:counter_2|clk_counter[18] ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.035     ; 1.968      ;
; 99997.984 ; seg_counter:counter_2|clk_counter[18] ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.035     ; 1.968      ;
; 99997.984 ; seg_counter:counter_2|clk_counter[18] ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.035     ; 1.968      ;
; 99997.985 ; seg_counter:counter_4|clk_counter[23] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.965      ;
; 99997.985 ; seg_counter:counter_4|clk_counter[23] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.965      ;
; 99997.985 ; seg_counter:counter_4|clk_counter[23] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.965      ;
; 99997.986 ; seg_counter:counter_4|clk_counter[4]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.964      ;
; 99997.988 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.028     ; 1.971      ;
; 99997.989 ; seg_counter:counter_4|clk_counter[1]  ; seg_counter:counter_4|clk_counter[20] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.961      ;
; 99997.993 ; seg_counter:counter_4|clk_counter[19] ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.957      ;
; 99997.993 ; seg_counter:counter_4|clk_counter[19] ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.957      ;
; 99997.993 ; seg_counter:counter_4|clk_counter[19] ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.957      ;
; 99997.994 ; seg_counter:counter_2|clk_counter[1]  ; seg_counter:counter_2|clk_counter[15] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.956      ;
; 99997.994 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.030     ; 1.963      ;
; 99997.994 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.030     ; 1.963      ;
; 99997.994 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.030     ; 1.963      ;
; 99997.997 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.029     ; 1.961      ;
; 99997.997 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.029     ; 1.961      ;
; 99997.997 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.029     ; 1.961      ;
; 99997.998 ; seg_counter:counter_2|clk_counter[16] ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 1.950      ;
; 99997.998 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.952      ;
; 99998.004 ; seg_counter:counter_2|clk_counter[0]  ; seg_counter:counter_2|clk_counter[15] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.946      ;
; 99998.015 ; seg_counter:counter_4|clk_counter[9]  ; seg_counter:counter_4|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.935      ;
; 99998.021 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.929      ;
; 99998.021 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.929      ;
; 99998.021 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.929      ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; seg_counter:counter_4|count[3]        ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_counter:counter_4|count[2]        ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_counter:counter_4|count[1]        ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_counter:counter_1|count[3]        ; seg_counter:counter_1|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_counter:counter_1|count[2]        ; seg_counter:counter_1|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_counter:counter_1|count[1]        ; seg_counter:counter_1|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_counter:counter_2|count[3]        ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_counter:counter_2|count[2]        ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_counter:counter_2|count[1]        ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_counter:counter_3|count[3]        ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; seg_counter:counter_4|count[0]        ; seg_counter:counter_4|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; seg_counter:counter_1|count[0]        ; seg_counter:counter_1|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; seg_counter:counter_2|count[0]        ; seg_counter:counter_2|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[0]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.210 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.211 ; seg_counter:counter_4|count[0]        ; seg_counter:counter_4|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.211 ; seg_counter:counter_1|count[0]        ; seg_counter:counter_1|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.211 ; seg_counter:counter_1|count[0]        ; seg_counter:counter_1|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; seg_counter:counter_4|count[0]        ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; seg_counter:counter_1|count[0]        ; seg_counter:counter_1|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; seg_counter:counter_2|count[0]        ; seg_counter:counter_2|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; seg_counter:counter_2|count[0]        ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; seg_counter:counter_2|count[0]        ; seg_counter:counter_2|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; seg_counter:counter_4|count[0]        ; seg_counter:counter_4|count[1]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.294 ; seg_counter:counter_1|clk_counter[11] ; seg_counter:counter_1|clk_counter[11] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.416      ;
; 0.295 ; seg_counter:counter_1|clk_counter[1]  ; seg_counter:counter_1|clk_counter[1]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.417      ;
; 0.295 ; seg_counter:counter_2|clk_counter[11] ; seg_counter:counter_2|clk_counter[11] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; seg_counter:counter_4|clk_counter[11] ; seg_counter:counter_4|clk_counter[11] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; seg_counter:counter_1|clk_counter[5]  ; seg_counter:counter_1|clk_counter[5]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; seg_counter:counter_1|clk_counter[7]  ; seg_counter:counter_1|clk_counter[7]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; seg_counter:counter_2|clk_counter[13] ; seg_counter:counter_2|clk_counter[13] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; seg_counter:counter_2|clk_counter[12] ; seg_counter:counter_2|clk_counter[12] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; seg_counter:counter_2|clk_counter[1]  ; seg_counter:counter_2|clk_counter[1]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[11] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; seg_counter:counter_4|clk_counter[17] ; seg_counter:counter_4|clk_counter[17] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; seg_counter:counter_4|clk_counter[13] ; seg_counter:counter_4|clk_counter[13] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; seg_counter:counter_4|clk_counter[1]  ; seg_counter:counter_4|clk_counter[1]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; seg_counter:counter_1|clk_counter[17] ; seg_counter:counter_1|clk_counter[17] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; seg_counter:counter_1|clk_counter[15] ; seg_counter:counter_1|clk_counter[15] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; seg_counter:counter_1|clk_counter[12] ; seg_counter:counter_1|clk_counter[12] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; seg_counter:counter_1|clk_counter[3]  ; seg_counter:counter_1|clk_counter[3]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; seg_counter:counter_1|clk_counter[2]  ; seg_counter:counter_1|clk_counter[2]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; seg_counter:counter_2|clk_counter[3]  ; seg_counter:counter_2|clk_counter[3]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[7]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|clk_counter[13] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[1]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; seg_counter:counter_4|clk_counter[3]  ; seg_counter:counter_4|clk_counter[3]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; seg_counter:counter_1|clk_counter[19] ; seg_counter:counter_1|clk_counter[19] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; seg_counter:counter_1|clk_counter[21] ; seg_counter:counter_1|clk_counter[21] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; seg_counter:counter_1|clk_counter[23] ; seg_counter:counter_1|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; seg_counter:counter_1|clk_counter[6]  ; seg_counter:counter_1|clk_counter[6]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; seg_counter:counter_2|clk_counter[23] ; seg_counter:counter_2|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; seg_counter:counter_2|clk_counter[19] ; seg_counter:counter_2|clk_counter[19] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; seg_counter:counter_2|clk_counter[17] ; seg_counter:counter_2|clk_counter[17] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; seg_counter:counter_2|clk_counter[14] ; seg_counter:counter_2|clk_counter[14] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; seg_counter:counter_2|clk_counter[8]  ; seg_counter:counter_2|clk_counter[8]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; seg_counter:counter_2|clk_counter[2]  ; seg_counter:counter_2|clk_counter[2]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|clk_counter[15] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|clk_counter[12] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[10] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[3]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; seg_counter:counter_4|clk_counter[21] ; seg_counter:counter_4|clk_counter[21] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; seg_counter:counter_4|clk_counter[18] ; seg_counter:counter_4|clk_counter[18] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; seg_counter:counter_4|clk_counter[14] ; seg_counter:counter_4|clk_counter[14] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; seg_counter:counter_4|clk_counter[8]  ; seg_counter:counter_4|clk_counter[8]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; seg_counter:counter_4|clk_counter[5]  ; seg_counter:counter_4|clk_counter[5]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; seg_counter:counter_4|clk_counter[4]  ; seg_counter:counter_4|clk_counter[4]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; seg_counter:counter_4|clk_counter[2]  ; seg_counter:counter_4|clk_counter[2]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; seg_counter:counter_1|clk_counter[18] ; seg_counter:counter_1|clk_counter[18] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; seg_counter:counter_1|clk_counter[16] ; seg_counter:counter_1|clk_counter[16] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; seg_counter:counter_1|clk_counter[14] ; seg_counter:counter_1|clk_counter[14] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; seg_counter:counter_2|clk_counter[21] ; seg_counter:counter_2|clk_counter[21] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; seg_counter:counter_2|clk_counter[6]  ; seg_counter:counter_2|clk_counter[6]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[8]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[5]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[4]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[2]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; seg_counter:counter_4|clk_counter[16] ; seg_counter:counter_4|clk_counter[16] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; seg_counter:counter_1|clk_counter[22] ; seg_counter:counter_1|clk_counter[22] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; seg_counter:counter_2|clk_counter[22] ; seg_counter:counter_2|clk_counter[22] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; seg_counter:counter_4|clk_counter[22] ; seg_counter:counter_4|clk_counter[22] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.305 ; seg_counter:counter_2|clk_counter[18] ; seg_counter:counter_2|clk_counter[18] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; seg_counter:counter_2|clk_counter[4]  ; seg_counter:counter_2|clk_counter[4]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|clk_counter[23] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; seg_counter:counter_1|clk_counter[20] ; seg_counter:counter_1|clk_counter[20] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; seg_counter:counter_2|clk_counter[20] ; seg_counter:counter_2|clk_counter[20] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; seg_counter:counter_4|clk_counter[6]  ; seg_counter:counter_4|clk_counter[6]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[20] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|clk_counter[21] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|clk_counter[22] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; seg_counter:counter_1|clk_counter[0]  ; seg_counter:counter_1|clk_counter[0]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; seg_counter:counter_2|count[1]        ; seg_counter:counter_2|count[2]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; seg_counter:counter_2|clk_counter[0]  ; seg_counter:counter_2|clk_counter[0]  ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; seg_counter:counter_4|count[2]        ; seg_counter:counter_4|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; seg_counter:counter_1|count[1]        ; seg_counter:counter_1|count[3]        ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                              ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; digit_index[1] ; digit_index[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; digit_index[0] ; digit_index[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.204 ; shift_reg[2]   ; shift_reg[3]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; shift_reg[1]   ; shift_reg[2]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.209 ; shift_reg[0]   ; shift_reg[1]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; shift_reg[3]   ; shift_reg[0]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.330      ;
; 0.304 ; count[15]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; count[3]       ; count[3]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; count[5]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; count[11]      ; count[11]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; count[1]       ; count[1]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; count[7]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; count[6]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; count[2]       ; count[2]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; count[12]      ; count[12]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; count[14]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; digit_index[0] ; digit_index[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.316 ; count[0]       ; count[0]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.454 ; count[5]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; count[1]       ; count[2]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; count[11]      ; count[12]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.463 ; count[0]       ; count[1]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; count[2]       ; count[3]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; count[6]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; count[14]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; count[0]       ; count[2]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; count[12]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.516 ; count[3]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; count[1]       ; count[3]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; count[5]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.519 ; count[3]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; count[11]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.529 ; count[0]       ; count[3]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; count[2]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; count[12]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.651      ;
; 0.533 ; count[2]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.653      ;
; 0.582 ; count[3]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.702      ;
; 0.583 ; count[1]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; count[11]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; count[7]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; count[1]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; count[7]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.707      ;
; 0.595 ; count[0]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.715      ;
; 0.596 ; count[2]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; count[6]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.716      ;
; 0.598 ; count[0]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.718      ;
; 0.599 ; count[6]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.719      ;
; 0.623 ; count[13]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.746      ;
; 0.627 ; count[10]      ; count[11]      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.750      ;
; 0.630 ; count[10]      ; count[12]      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.753      ;
; 0.633 ; count[4]       ; count[5]       ; clk          ; clk         ; 0.000        ; 0.039      ; 0.756      ;
; 0.636 ; count[4]       ; count[6]       ; clk          ; clk         ; 0.000        ; 0.039      ; 0.759      ;
; 0.649 ; count[1]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.769      ;
; 0.649 ; count[5]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.769      ;
; 0.652 ; count[5]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.772      ;
; 0.653 ; count[7]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.773      ;
; 0.661 ; count[0]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.781      ;
; 0.665 ; count[6]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.785      ;
; 0.683 ; count[9]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.806      ;
; 0.686 ; count[13]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.809      ;
; 0.686 ; count[9]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.809      ;
; 0.694 ; count[8]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.817      ;
; 0.696 ; count[8]       ; count[4]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.816      ;
; 0.696 ; count[8]       ; count[9]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.816      ;
; 0.696 ; count[8]       ; count[13]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.816      ;
; 0.696 ; count[10]      ; count[14]      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.819      ;
; 0.697 ; count[8]       ; count[10]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.817      ;
; 0.697 ; count[8]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.820      ;
; 0.698 ; count[8]       ; count[8]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.818      ;
; 0.699 ; count[4]       ; count[7]       ; clk          ; clk         ; 0.000        ; 0.039      ; 0.822      ;
; 0.714 ; count[3]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.834      ;
; 0.715 ; count[13]      ; count[4]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.835      ;
; 0.715 ; count[13]      ; count[9]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.835      ;
; 0.715 ; count[13]      ; count[13]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.835      ;
; 0.716 ; count[7]       ; count[15]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.836      ;
; 0.716 ; count[13]      ; count[10]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.836      ;
; 0.717 ; count[3]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; count[13]      ; count[8]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.837      ;
; 0.718 ; count[5]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.838      ;
; 0.728 ; count[2]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; count[6]       ; count[15]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.848      ;
; 0.731 ; count[2]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.851      ;
; 0.741 ; count[8]       ; digit_index[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.861      ;
; 0.752 ; count[9]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.875      ;
; 0.759 ; count[10]      ; count[15]      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.882      ;
; 0.760 ; count[13]      ; digit_index[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.880      ;
; 0.763 ; count[8]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.886      ;
; 0.767 ; count[4]       ; count[13]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.887      ;
; 0.768 ; count[4]       ; count[4]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.888      ;
; 0.768 ; count[4]       ; count[9]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.888      ;
; 0.769 ; count[4]       ; count[8]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.889      ;
; 0.769 ; count[4]       ; count[10]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.889      ;
; 0.781 ; count[1]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.901      ;
; 0.781 ; count[5]       ; count[15]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.901      ;
; 0.783 ; count[3]       ; count[14]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.903      ;
; 0.783 ; count[7]       ; count[8]       ; clk          ; clk         ; 0.000        ; 0.033      ; 0.900      ;
; 0.784 ; count[1]       ; count[12]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.904      ;
; 0.790 ; count[3]       ; count[4]       ; clk          ; clk         ; 0.000        ; 0.033      ; 0.907      ;
; 0.793 ; count[0]       ; count[11]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.913      ;
; 0.795 ; count[6]       ; count[8]       ; clk          ; clk         ; 0.000        ; 0.033      ; 0.912      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                               ;
+--------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                              ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                   ; 16.070    ; 0.186 ; N/A      ; N/A     ; 9.264               ;
;  clk                                                               ; 16.070    ; 0.187 ; N/A      ; N/A     ; 9.264               ;
;  counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 99994.565 ; 0.186 ; N/A      ; N/A     ; 49999.714           ;
; Design-wide TNS                                                    ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                               ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; seg[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sel[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sel[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sel[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sel[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sel[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sel[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sel[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                   ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                               ; clk                                                               ; 319      ; 0        ; 0        ; 0        ;
; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 2256     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                    ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                               ; clk                                                               ; 319      ; 0        ; 0        ; 0        ;
; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 2256     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 134   ; 134  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 130   ; 130  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                            ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-----------+-------------+
; Target                                                            ; Clock                                                             ; Type      ; Status      ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-----------+-------------+
; clk                                                               ; clk                                                               ; Base      ; Constrained ;
; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jan 18 18:29:53 2024
Info: Command: quartus_sta seg_display -c seg_display
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'seg_display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {counter_4|clock_10KHz|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5000 -duty_cycle 50.00 -name {counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]} {counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 16.070
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.070               0.000 clk 
    Info (332119): 99994.565               0.000 counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.743
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.743               0.000 clk 
    Info (332119): 49999.717               0.000 counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.349               0.000 clk 
    Info (332119): 99994.815               0.000 counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.753
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.753               0.000 clk 
    Info (332119): 49999.714               0.000 counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.360               0.000 clk 
    Info (332119): 99997.648               0.000 counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.264               0.000 clk 
    Info (332119): 49999.795               0.000 counter_4|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4730 megabytes
    Info: Processing ended: Thu Jan 18 18:29:57 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


