

================================================================
== Vitis HLS Report for 'AxiStream2MatStream_2_s'
================================================================
* Date:           Fri Sep  6 14:01:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.365 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max   |   Type  |
    +---------+---------+-----------+----------+-----+---------+---------+
    |        8|  1843207|  26.664 ns|  6.143 ms|    8|  1843207|       no|
    +---------+---------+-----------+----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+---------+---------+
        |                                                          |                                                |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min    |    max   | min |   max   |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+---------+---------+
        |grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62  |AxiStream2MatStream_2_Pipeline_MMIterInLoopRow  |        5|  1843204|  16.665 ns|  6.143 ms|    5|  1843204|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      84|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     682|    3588|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      71|    -|
|Register         |        -|     -|     159|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     841|    3743|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62  |AxiStream2MatStream_2_Pipeline_MMIterInLoopRow  |        0|   0|  517|  3539|    0|
    |mul_32s_32s_32_2_1_U37                                    |mul_32s_32s_32_2_1                              |        0|   3|  165|    49|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                     |                                                |        0|   3|  682|  3588|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1033_fu_108_p2  |         +|   0|  0|  15|           8|           7|
    |sub44_fu_101_p2       |         +|   0|  0|  12|           5|           2|
    |sub_fu_88_p2          |         +|   0|  0|  39|          32|           2|
    |sub5_fu_94_p2         |         -|   0|  0|  16|           9|           8|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  84|          55|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  26|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |cols_bound_per_npc_blk_n  |   9|          2|    1|          2|
    |in_mat_data1_write        |   9|          2|    1|          2|
    |ldata1_read               |   9|          2|    1|          2|
    |rows_blk_n                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  71|         15|    6|         15|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln1033_reg_154                                                     |   8|   0|    8|          0|
    |ap_CS_fsm                                                              |   4|   0|    4|          0|
    |ap_done_reg                                                            |   1|   0|    1|          0|
    |bound_reg_134                                                          |  32|   0|   32|          0|
    |cols_bound_per_npc_read_reg_115                                        |  32|   0|   32|          0|
    |grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62_ap_start_reg  |   1|   0|    1|          0|
    |last_blk_width_read_reg_127                                            |   4|   0|    4|          0|
    |rows_read_reg_122                                                      |  32|   0|   32|          0|
    |sub44_reg_149                                                          |   5|   0|    5|          0|
    |sub5_reg_144                                                           |   8|   0|    8|          0|
    |sub_reg_139                                                            |  32|   0|   32|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 159|   0|  159|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ldata1_dout                        |   in|  128|     ap_fifo|                  ldata1|       pointer|
|ldata1_num_data_valid              |   in|    2|     ap_fifo|                  ldata1|       pointer|
|ldata1_fifo_cap                    |   in|    2|     ap_fifo|                  ldata1|       pointer|
|ldata1_empty_n                     |   in|    1|     ap_fifo|                  ldata1|       pointer|
|ldata1_read                        |  out|    1|     ap_fifo|                  ldata1|       pointer|
|in_mat_data1_din                   |  out|    8|     ap_fifo|            in_mat_data1|       pointer|
|in_mat_data1_num_data_valid        |   in|    2|     ap_fifo|            in_mat_data1|       pointer|
|in_mat_data1_fifo_cap              |   in|    2|     ap_fifo|            in_mat_data1|       pointer|
|in_mat_data1_full_n                |   in|    1|     ap_fifo|            in_mat_data1|       pointer|
|in_mat_data1_write                 |  out|    1|     ap_fifo|            in_mat_data1|       pointer|
|rows_dout                          |   in|   32|     ap_fifo|                    rows|       pointer|
|rows_num_data_valid                |   in|    3|     ap_fifo|                    rows|       pointer|
|rows_fifo_cap                      |   in|    3|     ap_fifo|                    rows|       pointer|
|rows_empty_n                       |   in|    1|     ap_fifo|                    rows|       pointer|
|rows_read                          |  out|    1|     ap_fifo|                    rows|       pointer|
|cols_bound_per_npc_dout            |   in|   32|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_num_data_valid  |   in|    3|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_fifo_cap        |   in|    3|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_empty_n         |   in|    1|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_read            |  out|    1|     ap_fifo|      cols_bound_per_npc|       pointer|
|last_blk_width                     |   in|    4|     ap_none|          last_blk_width|       pointer|
+-----------------------------------+-----+-----+------------+------------------------+--------------+

