/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [4:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [2:0] celloutsig_0_62z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [24:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(in_data[44] ? celloutsig_0_2z : in_data[77]);
  assign celloutsig_1_2z = !(celloutsig_1_1z[8] ? celloutsig_1_0z[10] : in_data[106]);
  assign celloutsig_1_3z = !(celloutsig_1_1z[19] ? celloutsig_1_2z : in_data[141]);
  assign celloutsig_1_8z = !(celloutsig_1_0z[3] ? celloutsig_1_7z[1] : celloutsig_1_7z[0]);
  assign celloutsig_1_10z = !(celloutsig_1_3z ? celloutsig_1_6z[0] : celloutsig_1_8z);
  assign celloutsig_1_15z = !(celloutsig_1_1z[6] ? celloutsig_1_7z[0] : celloutsig_1_2z);
  assign celloutsig_1_19z = !(celloutsig_1_5z ? celloutsig_1_13z[5] : celloutsig_1_18z);
  assign celloutsig_0_7z = !(celloutsig_0_0z ? _01_ : celloutsig_0_2z);
  assign celloutsig_0_15z = !(celloutsig_0_14z ? celloutsig_0_7z : celloutsig_0_0z);
  assign celloutsig_0_16z = !(celloutsig_0_7z ? celloutsig_0_14z : _02_);
  assign celloutsig_0_18z = !(celloutsig_0_7z ? celloutsig_0_2z : celloutsig_0_5z);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_1z);
  reg [4:0] _17_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 5'h00;
    else _17_ <= { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign { _03_[4:2], _02_, _01_ } = _17_;
  reg [4:0] _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 5'h00;
    else _18_ <= { celloutsig_0_3z[1], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _04_[4:1], _00_ } = _18_;
  assign celloutsig_0_44z = { celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_10z } / { 1'h1, celloutsig_0_21z[1], celloutsig_0_18z };
  assign celloutsig_1_11z = celloutsig_1_0z[8:3] / { 1'h1, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_11z = { _03_[4:2], _02_, _01_, celloutsig_0_7z } / { 1'h1, celloutsig_0_9z[4:2], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_61z = in_data[9:6] == { celloutsig_0_21z[0], celloutsig_0_44z };
  assign celloutsig_1_18z = { celloutsig_1_11z[2:1], celloutsig_1_5z } == { celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_1z = in_data[44:40] == { in_data[77:75], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_21z[3:1], celloutsig_0_4z, celloutsig_0_18z } == celloutsig_0_12z[9:5];
  assign celloutsig_0_28z = { _03_[4:2], _02_, _01_ } > in_data[47:43];
  assign celloutsig_0_19z = { celloutsig_0_11z[5:3], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z } % { 1'h1, _04_[1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_3z = celloutsig_0_1z ? in_data[22:20] : { celloutsig_0_2z, 1'h0, celloutsig_0_2z };
  assign celloutsig_1_1z = celloutsig_1_0z[8] ? { celloutsig_1_0z[10:9], 1'h1, celloutsig_1_0z[7:0], celloutsig_1_0z[13:9], 1'h1, celloutsig_1_0z[7:0] } : in_data[172:148];
  assign celloutsig_1_6z = celloutsig_1_1z[4] ? in_data[165:161] : { celloutsig_1_1z[11:9], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_13z = - { in_data[162:159], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_9z = - { celloutsig_0_8z[8:2], celloutsig_0_1z };
  assign celloutsig_0_42z = { celloutsig_0_12z[10:3], 2'h0, celloutsig_0_8z, celloutsig_0_2z, _03_[4:2], _02_, _01_ } !== in_data[62:38];
  assign celloutsig_0_4z = { in_data[69], celloutsig_0_3z } !== { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_3z[1:0], celloutsig_0_1z, celloutsig_0_3z, _03_[4:2], _02_, _01_, celloutsig_0_7z } !== { celloutsig_0_9z[7:1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_8z[8:1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_8z } !== { celloutsig_0_9z[1:0], celloutsig_0_4z, celloutsig_0_12z[11:3], 3'h0, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_62z = { celloutsig_0_13z[3], celloutsig_0_2z, celloutsig_0_7z } - { _04_[4], celloutsig_0_0z, celloutsig_0_42z };
  assign celloutsig_1_4z = celloutsig_1_0z[8:2] - in_data[169:163];
  assign celloutsig_1_7z = celloutsig_1_6z[3:1] - celloutsig_1_0z[3:1];
  assign celloutsig_0_13z[10:3] = { celloutsig_0_8z[4:0], celloutsig_0_3z } - celloutsig_0_12z[10:3];
  assign celloutsig_0_20z = in_data[31:12] - { celloutsig_0_12z[6:4], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_21z = { celloutsig_0_8z[2:1], celloutsig_0_1z, celloutsig_0_4z } - celloutsig_0_20z[15:12];
  assign celloutsig_1_0z = in_data[185:172] ^ in_data[182:169];
  assign celloutsig_0_8z = { _03_[4], _03_[4:2], _02_, _01_, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z } ^ in_data[91:83];
  assign celloutsig_0_0z = ~((in_data[91] & in_data[1]) | (in_data[16] & in_data[28]));
  assign celloutsig_1_5z = ~((in_data[126] & celloutsig_1_0z[8]) | (celloutsig_1_2z & celloutsig_1_4z[3]));
  assign { celloutsig_0_12z[8:3], celloutsig_0_12z[11:9] } = { celloutsig_0_11z, _03_[2], _02_, celloutsig_0_5z } ^ { celloutsig_0_9z[4:1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z[7:5] };
  assign _03_[1:0] = { _02_, _01_ };
  assign _04_[0] = _00_;
  assign celloutsig_0_12z[2:0] = 3'h0;
  assign celloutsig_0_13z[2:0] = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
