
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116663                       # Number of seconds simulated
sim_ticks                                116663241030                       # Number of ticks simulated
final_tick                               1168009221022                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 107220                       # Simulator instruction rate (inst/s)
host_op_rate                                   135218                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5703332                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914104                       # Number of bytes of host memory used
host_seconds                                 20455.28                       # Real time elapsed on the host
sim_insts                                  2193216234                       # Number of instructions simulated
sim_ops                                    2765920777                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       179328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       278272                       # Number of bytes read from this memory
system.physmem.bytes_read::total               461056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       460928                       # Number of bytes written to this memory
system.physmem.bytes_written::total            460928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1401                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2174                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3602                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3601                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3601                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      1537142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14263                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2385259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3952025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15360                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29624                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3950927                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3950927                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3950927                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      1537142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14263                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2385259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                7902952                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140051911                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23684441                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19404628                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2009398                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9625168                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9357118                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2424820                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92300                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105090440                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127125436                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23684441                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11781938                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27543131                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6022701                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2914498                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12295299                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1570670                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    139544082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.114933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.539292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112000951     80.26%     80.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2220243      1.59%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3773340      2.70%     84.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2194316      1.57%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1718753      1.23%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1517347      1.09%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          929326      0.67%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2323653      1.67%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12866153      9.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    139544082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.169112                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.907702                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104427687                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4087269                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26961787                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71527                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3995804                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3881852                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153265665                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1204                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3995804                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104954676                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         599183                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2588773                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26489195                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       916444                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152225698                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93070                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       528830                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214905534                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    708211223                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    708211223                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42915159                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34225                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17138                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2667599                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14159024                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7225941                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        69976                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1641209                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147232533                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34226                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138175021                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        89275                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21987537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48832142                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    139544082                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.990189                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.549129                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83169322     59.60%     59.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21634923     15.50%     75.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11646916      8.35%     83.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8659826      6.21%     89.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8442085      6.05%     95.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3123444      2.24%     97.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2371156      1.70%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       316988      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       179422      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    139544082                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123107     28.03%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164381     37.42%     65.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151768     34.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116624444     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870492      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12462161      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7200837      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138175021                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.986599                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             439256                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    416422649                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169254530                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135224550                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138614277                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       282089                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2983217                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       118918                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3995804                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401636                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53568                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147266759                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       765561                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14159024                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7225941                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17138                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43361                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1155106                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1070027                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2225133                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136023305                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12147331                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2151710                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19347964                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19248076                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7200633                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.971235                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135224611                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135224550                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79953504                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221528805                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.965532                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360917                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     24002857                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2026327                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    135548278                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.909375                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.716872                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     85694483     63.22%     63.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24029572     17.73%     80.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9397487      6.93%     87.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4940390      3.64%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4206493      3.10%     94.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2022877      1.49%     96.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       951471      0.70%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474787      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2830718      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    135548278                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2830718                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           279984569                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298531471                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23598                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 507829                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.400519                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.400519                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.714021                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.714021                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611677264                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188804448                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      143056671                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140051911                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21957733                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18104281                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1952040                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8824835                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8404920                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2298184                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86117                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106744313                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120660174                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21957733                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10703104                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25202373                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5806612                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2661681                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12384995                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1616545                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138430384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.069914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.490195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113228011     81.79%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1310085      0.95%     82.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1858930      1.34%     84.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2427811      1.75%     85.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2724910      1.97%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2033546      1.47%     89.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1168333      0.84%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1710240      1.24%     91.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11968518      8.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138430384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.156783                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.861539                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105563808                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4236425                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24749930                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58443                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3821777                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3504628                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145549271                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3821777                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106299514                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1041259                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1879716                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24075424                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1312687                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144582256                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          312                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        264716                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       542820                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          141                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    201628198                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    675457650                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    675457650                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164536188                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37091993                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38095                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22032                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3969595                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13724120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7137753                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118058                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1558016                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140548716                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38060                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131405626                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25890                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20410599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48328179                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5932                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138430384                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.949254                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.507485                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82842835     59.84%     59.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22376047     16.16%     76.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12393834      8.95%     84.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8010194      5.79%     90.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7349517      5.31%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2930417      2.12%     98.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1775287      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       508570      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       243683      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138430384                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63221     22.77%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         92567     33.34%     56.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121883     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    110318309     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2010794      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16063      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11978028      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7082432      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131405626                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.938264                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             277672                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    401545198                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160997705                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128912207                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131683298                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       320917                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2865968                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       177747                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           75                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3821777                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         780148                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107613                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140586776                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1337369                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13724120                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7137753                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21996                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         82049                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1143564                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1109272                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2252836                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129643903                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11814822                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1761723                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18895831                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18160886                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7081009                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.925685                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128912488                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128912207                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75518364                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        205165217                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.920460                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368086                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96362054                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118432771                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22162293                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1984019                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134608607                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.879831                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.685899                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86603932     64.34%     64.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23080013     17.15%     81.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9063524      6.73%     88.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4668009      3.47%     91.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4068207      3.02%     94.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1955007      1.45%     96.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1693951      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       797598      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2678366      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134608607                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96362054                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118432771                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17818155                       # Number of memory references committed
system.switch_cpus1.commit.loads             10858149                       # Number of loads committed
system.switch_cpus1.commit.membars              16064                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16985566                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106751546                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2416538                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2678366                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           272525305                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          285011956                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1621527                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96362054                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118432771                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96362054                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.453393                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.453393                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.688045                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.688045                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       584169119                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178862422                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136371378                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32128                       # number of misc regfile writes
system.l2.replacements                           3602                       # number of replacements
system.l2.tagsinuse                      131071.976454                       # Cycle average of tags in use
system.l2.total_refs                          1157893                       # Total number of references to valid blocks.
system.l2.sampled_refs                         134674                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.597747                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         85521.691335                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.997370                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    710.127876                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.996207                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1133.737232                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                   191                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          15431.251357                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     3                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          28054.175077                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.652479                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.005418                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.008650                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001457                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.117731                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000023                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.214036                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        31580                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        48418                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   79999                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            38086                       # number of Writeback hits
system.l2.Writeback_hits::total                 38086                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        31580                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        48418                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79999                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        31580                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        48418                       # number of overall hits
system.l2.overall_hits::total                   79999                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1401                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2168                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3596                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1401                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2174                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3602                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1401                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2174                       # number of overall misses
system.l2.overall_misses::total                  3602                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2277095                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    279462943                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2255083                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    431296137                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       715291258                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1089440                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1089440                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2277095                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    279462943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2255083                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    432385577                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        716380698                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2277095                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    279462943                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2255083                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    432385577                       # number of overall miss cycles
system.l2.overall_miss_latency::total       716380698                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32981                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50586                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               83595                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        38086                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             38086                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32981                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50592                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                83601                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32981                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50592                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               83601                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.042479                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.042858                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.043017                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.042479                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.042971                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043086                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.042479                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.042971                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043086                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 162649.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 199473.906495                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 173467.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 198937.332565                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 198913.030590                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 181573.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 181573.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 162649.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 199473.906495                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 173467.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 198889.409844                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 198884.147140                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 162649.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 199473.906495                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 173467.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 198889.409844                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 198884.147140                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3601                       # number of writebacks
system.l2.writebacks::total                      3601                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1401                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2168                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3596                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3602                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3602                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1461626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    197872880                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1497916                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    304972305                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    505804727                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       739890                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       739890                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1461626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    197872880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1497916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    305712195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    506544617                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1461626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    197872880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1497916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    305712195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    506544617                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.042479                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.042858                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.043017                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.042479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.042971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.042479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.042971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043086                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104401.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 141236.887937                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115224.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140669.882380                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 140657.599277                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       123315                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       123315                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 104401.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 141236.887937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 115224.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140621.984821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 140628.710994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 104401.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 141236.887937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 115224.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140621.984821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 140628.710994                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997286                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012302936                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195884.893709                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997286                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12295284                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12295284                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12295284                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12295284                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12295284                       # number of overall hits
system.cpu0.icache.overall_hits::total       12295284                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2615483                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2615483                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2615483                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2615483                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2615483                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2615483                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12295299                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12295299                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12295299                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12295299                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12295299                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12295299                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 174365.533333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 174365.533333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 174365.533333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 174365.533333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 174365.533333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 174365.533333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2457395                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2457395                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2457395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2457395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2457395                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2457395                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163826.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163826.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163826.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163826.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163826.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163826.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32981                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162340982                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33237                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.345218                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415325                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584675                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903966                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096034                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9060374                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9060374                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16133223                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16133223                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16133223                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16133223                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84265                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84265                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84265                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84265                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84265                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84265                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6984632171                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6984632171                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6984632171                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6984632171                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6984632171                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6984632171                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9144639                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9144639                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16217488                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16217488                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16217488                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16217488                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009215                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009215                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005196                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005196                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005196                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005196                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 82888.888281                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82888.888281                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 82888.888281                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82888.888281                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 82888.888281                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82888.888281                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11549                       # number of writebacks
system.cpu0.dcache.writebacks::total            11549                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51284                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51284                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51284                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51284                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51284                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51284                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32981                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32981                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32981                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32981                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32981                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32981                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2359298917                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2359298917                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2359298917                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2359298917                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2359298917                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2359298917                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 71535.093448                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71535.093448                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 71535.093448                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71535.093448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 71535.093448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71535.093448                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996201                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009246774                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2034771.721774                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996201                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12384979                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12384979                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12384979                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12384979                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12384979                       # number of overall hits
system.cpu1.icache.overall_hits::total       12384979                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3029881                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3029881                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3029881                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3029881                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3029881                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3029881                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12384995                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12384995                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12384995                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12384995                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12384995                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12384995                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 189367.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 189367.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 189367.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 189367.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 189367.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 189367.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2363293                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2363293                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2363293                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2363293                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2363293                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2363293                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181791.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 181791.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 181791.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 181791.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 181791.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 181791.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50592                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171242509                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50848                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3367.733421                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.284876                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.715124                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911269                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088731                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8797674                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8797674                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6924019                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6924019                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16944                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16944                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16064                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16064                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15721693                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15721693                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15721693                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15721693                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       146203                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       146203                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2868                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2868                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       149071                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        149071                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       149071                       # number of overall misses
system.cpu1.dcache.overall_misses::total       149071                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12463390171                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12463390171                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    450624055                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    450624055                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12914014226                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12914014226                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12914014226                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12914014226                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8943877                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8943877                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6926887                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6926887                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16064                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16064                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15870764                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15870764                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15870764                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15870764                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016347                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016347                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000414                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000414                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009393                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009393                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009393                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009393                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 85247.157521                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85247.157521                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 157121.358089                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 157121.358089                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 86629.956370                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86629.956370                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 86629.956370                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86629.956370                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1039476                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 115497.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26537                       # number of writebacks
system.cpu1.dcache.writebacks::total            26537                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95617                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95617                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2862                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2862                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        98479                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        98479                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        98479                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        98479                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50586                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50586                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50592                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50592                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50592                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50592                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3618249239                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3618249239                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1139240                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1139240                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3619388479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3619388479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3619388479                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3619388479                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003188                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003188                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003188                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003188                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 71526.691950                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71526.691950                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 189873.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 189873.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 71540.727368                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71540.727368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 71540.727368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71540.727368                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
