{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1463542201084 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SRAM EP2C20Q240C8 " "Selected device EP2C20Q240C8 for design \"SRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1463542201100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463542201115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463542201115 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1463542201186 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1463542201538 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 4 " "Pin ~ASDO~ is reserved at location 4" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463542201538 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 5 " "Pin ~nCSO~ is reserved at location 5" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463542201538 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ 127 " "Pin ~LVDS91p/nCEO~ is reserved at location 127" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463542201538 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1463542201538 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "No exact pin location assignment(s) for 58 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[0\] " "Pin FpgaC_Ram_Data\[0\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[0] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[1\] " "Pin FpgaC_Ram_Data\[1\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[1] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[2\] " "Pin FpgaC_Ram_Data\[2\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[2] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[3\] " "Pin FpgaC_Ram_Data\[3\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[3] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[4\] " "Pin FpgaC_Ram_Data\[4\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[4] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[5\] " "Pin FpgaC_Ram_Data\[5\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[5] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[6\] " "Pin FpgaC_Ram_Data\[6\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[6] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[7\] " "Pin FpgaC_Ram_Data\[7\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[7] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[8\] " "Pin FpgaC_Ram_Data\[8\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[8] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[9\] " "Pin FpgaC_Ram_Data\[9\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[9] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[10\] " "Pin FpgaC_Ram_Data\[10\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[10] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[11\] " "Pin FpgaC_Ram_Data\[11\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[11] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[12\] " "Pin FpgaC_Ram_Data\[12\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[12] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[13\] " "Pin FpgaC_Ram_Data\[13\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[13] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[14\] " "Pin FpgaC_Ram_Data\[14\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[14] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[15\] " "Pin FpgaC_Ram_Data\[15\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[15] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[16\] " "Pin FpgaC_Ram_Data\[16\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[16] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[17\] " "Pin FpgaC_Ram_Data\[17\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[17] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[18\] " "Pin FpgaC_Ram_Data\[18\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[18] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[19\] " "Pin FpgaC_Ram_Data\[19\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[19] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[20\] " "Pin FpgaC_Ram_Data\[20\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[20] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[21\] " "Pin FpgaC_Ram_Data\[21\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[21] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[22\] " "Pin FpgaC_Ram_Data\[22\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[22] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[23\] " "Pin FpgaC_Ram_Data\[23\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[23] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[24\] " "Pin FpgaC_Ram_Data\[24\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[24] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[25\] " "Pin FpgaC_Ram_Data\[25\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[25] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[26\] " "Pin FpgaC_Ram_Data\[26\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[26] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[27\] " "Pin FpgaC_Ram_Data\[27\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[27] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[28\] " "Pin FpgaC_Ram_Data\[28\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[28] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[29\] " "Pin FpgaC_Ram_Data\[29\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[29] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[30\] " "Pin FpgaC_Ram_Data\[30\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[30] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Ram_Data\[31\] " "Pin FpgaC_Ram_Data\[31\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[31] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamRW\[0\] " "Pin FpgaC_RamRW\[0\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamRW[0] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 75 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamRW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamRW\[1\] " "Pin FpgaC_RamRW\[1\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamRW[1] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 75 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamRW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[0\] " "Pin FpgaC_RamAdd\[0\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[0] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[1\] " "Pin FpgaC_RamAdd\[1\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[1] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[2\] " "Pin FpgaC_RamAdd\[2\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[2] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[3\] " "Pin FpgaC_RamAdd\[3\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[3] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[4\] " "Pin FpgaC_RamAdd\[4\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[4] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[5\] " "Pin FpgaC_RamAdd\[5\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[5] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[6\] " "Pin FpgaC_RamAdd\[6\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[6] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[7\] " "Pin FpgaC_RamAdd\[7\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[7] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[8\] " "Pin FpgaC_RamAdd\[8\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[8] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[9\] " "Pin FpgaC_RamAdd\[9\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[9] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[10\] " "Pin FpgaC_RamAdd\[10\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[10] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[11\] " "Pin FpgaC_RamAdd\[11\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[11] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[12\] " "Pin FpgaC_RamAdd\[12\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[12] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[13\] " "Pin FpgaC_RamAdd\[13\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[13] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[14\] " "Pin FpgaC_RamAdd\[14\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[14] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[15\] " "Pin FpgaC_RamAdd\[15\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[15] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[16\] " "Pin FpgaC_RamAdd\[16\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[16] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[17\] " "Pin FpgaC_RamAdd\[17\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[17] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[18\] " "Pin FpgaC_RamAdd\[18\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[18] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[19\] " "Pin FpgaC_RamAdd\[19\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[19] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_RamAdd\[20\] " "Pin FpgaC_RamAdd\[20\] not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_RamAdd[20] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 10 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_RamAdd[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Judgement " "Pin FpgaC_Judgement not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Judgement } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 11 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Judgement } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Clk " "Pin FpgaC_Clk not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Clk } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 12 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FpgaC_Reset " "Pin FpgaC_Reset not assigned to an exact location on the device" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Reset } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 13 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463542201601 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1463542201601 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SRAM.sdc " "Synopsys Design Constraints File file not found: 'SRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1463542201717 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1463542201717 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1463542201717 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1463542201717 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1463542201717 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1463542201717 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463542201717 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463542201717 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463542201732 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463542201733 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1463542201733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1463542201733 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1463542201733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1463542201734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1463542201734 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1463542201734 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "58 unused 3.3V 3 23 32 " "Number of I/O pins in group: 58 (unused VREF, 3.3V VCCIO, 3 input, 23 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1463542201735 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1463542201735 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1463542201735 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 19 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463542201736 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463542201736 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463542201736 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463542201736 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463542201736 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 17 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463542201736 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463542201736 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 18 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463542201736 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1463542201736 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1463542201736 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463542201739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1463542202202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463542202255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1463542202255 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1463542202402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463542202402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1463542202455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1463542202756 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1463542202756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463542202803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1463542202818 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1463542202818 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1463542202818 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463542202818 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "55 " "Found 55 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[0\] 0 " "Pin \"FpgaC_Ram_Data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[1\] 0 " "Pin \"FpgaC_Ram_Data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[2\] 0 " "Pin \"FpgaC_Ram_Data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[3\] 0 " "Pin \"FpgaC_Ram_Data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[4\] 0 " "Pin \"FpgaC_Ram_Data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[5\] 0 " "Pin \"FpgaC_Ram_Data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[6\] 0 " "Pin \"FpgaC_Ram_Data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[7\] 0 " "Pin \"FpgaC_Ram_Data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[8\] 0 " "Pin \"FpgaC_Ram_Data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[9\] 0 " "Pin \"FpgaC_Ram_Data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[10\] 0 " "Pin \"FpgaC_Ram_Data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[11\] 0 " "Pin \"FpgaC_Ram_Data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[12\] 0 " "Pin \"FpgaC_Ram_Data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[13\] 0 " "Pin \"FpgaC_Ram_Data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[14\] 0 " "Pin \"FpgaC_Ram_Data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[15\] 0 " "Pin \"FpgaC_Ram_Data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[16\] 0 " "Pin \"FpgaC_Ram_Data\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[17\] 0 " "Pin \"FpgaC_Ram_Data\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[18\] 0 " "Pin \"FpgaC_Ram_Data\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[19\] 0 " "Pin \"FpgaC_Ram_Data\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[20\] 0 " "Pin \"FpgaC_Ram_Data\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[21\] 0 " "Pin \"FpgaC_Ram_Data\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[22\] 0 " "Pin \"FpgaC_Ram_Data\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[23\] 0 " "Pin \"FpgaC_Ram_Data\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[24\] 0 " "Pin \"FpgaC_Ram_Data\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[25\] 0 " "Pin \"FpgaC_Ram_Data\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[26\] 0 " "Pin \"FpgaC_Ram_Data\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[27\] 0 " "Pin \"FpgaC_Ram_Data\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[28\] 0 " "Pin \"FpgaC_Ram_Data\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[29\] 0 " "Pin \"FpgaC_Ram_Data\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[30\] 0 " "Pin \"FpgaC_Ram_Data\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_Ram_Data\[31\] 0 " "Pin \"FpgaC_Ram_Data\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamRW\[0\] 0 " "Pin \"FpgaC_RamRW\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamRW\[1\] 0 " "Pin \"FpgaC_RamRW\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[0\] 0 " "Pin \"FpgaC_RamAdd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[1\] 0 " "Pin \"FpgaC_RamAdd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[2\] 0 " "Pin \"FpgaC_RamAdd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[3\] 0 " "Pin \"FpgaC_RamAdd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[4\] 0 " "Pin \"FpgaC_RamAdd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[5\] 0 " "Pin \"FpgaC_RamAdd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[6\] 0 " "Pin \"FpgaC_RamAdd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[7\] 0 " "Pin \"FpgaC_RamAdd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[8\] 0 " "Pin \"FpgaC_RamAdd\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[9\] 0 " "Pin \"FpgaC_RamAdd\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[10\] 0 " "Pin \"FpgaC_RamAdd\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[11\] 0 " "Pin \"FpgaC_RamAdd\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[12\] 0 " "Pin \"FpgaC_RamAdd\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[13\] 0 " "Pin \"FpgaC_RamAdd\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[14\] 0 " "Pin \"FpgaC_RamAdd\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[15\] 0 " "Pin \"FpgaC_RamAdd\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[16\] 0 " "Pin \"FpgaC_RamAdd\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[17\] 0 " "Pin \"FpgaC_RamAdd\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[18\] 0 " "Pin \"FpgaC_RamAdd\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[19\] 0 " "Pin \"FpgaC_RamAdd\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FpgaC_RamAdd\[20\] 0 " "Pin \"FpgaC_RamAdd\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463542202818 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1463542202818 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463542202871 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463542202871 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463542202918 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463542203119 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[0\] a permanently disabled " "Pin FpgaC_Ram_Data\[0\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[0] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[1\] a permanently disabled " "Pin FpgaC_Ram_Data\[1\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[1] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[2\] a permanently disabled " "Pin FpgaC_Ram_Data\[2\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[2] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[3\] a permanently disabled " "Pin FpgaC_Ram_Data\[3\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[3] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[4\] a permanently disabled " "Pin FpgaC_Ram_Data\[4\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[4] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[5\] a permanently disabled " "Pin FpgaC_Ram_Data\[5\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[5] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[6\] a permanently disabled " "Pin FpgaC_Ram_Data\[6\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[6] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[7\] a permanently disabled " "Pin FpgaC_Ram_Data\[7\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[7] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[8\] a permanently disabled " "Pin FpgaC_Ram_Data\[8\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[8] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[9\] a permanently disabled " "Pin FpgaC_Ram_Data\[9\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[9] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[10\] a permanently disabled " "Pin FpgaC_Ram_Data\[10\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[10] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[11\] a permanently disabled " "Pin FpgaC_Ram_Data\[11\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[11] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[12\] a permanently disabled " "Pin FpgaC_Ram_Data\[12\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[12] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[13\] a permanently disabled " "Pin FpgaC_Ram_Data\[13\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[13] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[14\] a permanently disabled " "Pin FpgaC_Ram_Data\[14\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[14] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[15\] a permanently disabled " "Pin FpgaC_Ram_Data\[15\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[15] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[16\] a permanently disabled " "Pin FpgaC_Ram_Data\[16\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[16] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[17\] a permanently disabled " "Pin FpgaC_Ram_Data\[17\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[17] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[18\] a permanently disabled " "Pin FpgaC_Ram_Data\[18\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[18] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[19\] a permanently disabled " "Pin FpgaC_Ram_Data\[19\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[19] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[20\] a permanently disabled " "Pin FpgaC_Ram_Data\[20\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[20] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[21\] a permanently disabled " "Pin FpgaC_Ram_Data\[21\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[21] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[22\] a permanently disabled " "Pin FpgaC_Ram_Data\[22\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[22] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[23\] a permanently disabled " "Pin FpgaC_Ram_Data\[23\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[23] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[24\] a permanently disabled " "Pin FpgaC_Ram_Data\[24\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[24] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[25\] a permanently disabled " "Pin FpgaC_Ram_Data\[25\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[25] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[26\] a permanently disabled " "Pin FpgaC_Ram_Data\[26\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[26] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[27\] a permanently disabled " "Pin FpgaC_Ram_Data\[27\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[27] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[28\] a permanently disabled " "Pin FpgaC_Ram_Data\[28\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[28] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[29\] a permanently disabled " "Pin FpgaC_Ram_Data\[29\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[29] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[30\] a permanently disabled " "Pin FpgaC_Ram_Data\[30\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[30] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FpgaC_Ram_Data\[31\] a permanently disabled " "Pin FpgaC_Ram_Data\[31\] has a permanently disabled output enable" {  } { { "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softwares/quartus_ii/quartus/bin64/pin_planner.ppl" { FpgaC_Ram_Data[31] } } } { "SRAM.vhd" "" { Text "D:/Code/Digital_Expr/SRAM/SRAM.vhd" 8 0 0 } } { "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/softwares/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FpgaC_Ram_Data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/Digital_Expr/SRAM/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463542203172 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1463542203172 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1463542203172 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/Digital_Expr/SRAM/output_files/SRAM.fit.smsg " "Generated suppressed messages file D:/Code/Digital_Expr/SRAM/output_files/SRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1463542203242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1158 " "Peak virtual memory: 1158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463542203339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 11:30:03 2016 " "Processing ended: Wed May 18 11:30:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463542203339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463542203339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463542203339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1463542203339 ""}
