# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE10_LITE_D8M_VIP_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/morph_filters {C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/morph_filters/separableconvolution3x3_erosion.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:17 on Jun 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/morph_filters" C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/morph_filters/separableconvolution3x3_erosion.v 
# -- Compiling module separableconvolution3x3_erosion
# ** Error: C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/morph_filters/separableconvolution3x3_erosion.v(5): (vlog-2730) Undefined variable: 'DATA_WIDTH'.
# ** Error (suppressible): C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/morph_filters/separableconvolution3x3_erosion.v(5): (vlog-2388) 'i_pixel' already declared in this scope (separableconvolution3x3_erosion).
# ** Error: C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/morph_filters/separableconvolution3x3_erosion.v(21): 'DATA_WIDTH' already declared in this scope.
# ** Error: C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/morph_filters/separableconvolution3x3_erosion.v(5): Identifier must be declared with a port mode: i_pixel.
# End time: 15:21:17 on Jun 10,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE10_LITE_D8M_VIP_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/DE10_LITE_..."
