
17_adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cf0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08003dfc  08003dfc  00013dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ee8  08003ee8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003ee8  08003ee8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ee8  08003ee8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ee8  08003ee8  00013ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003eec  08003eec  00013eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003ef0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  20000070  08003f60  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000168  08003f60  00020168  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e283  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020a7  00000000  00000000  0002e31c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  000303c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d00  00000000  00000000  000311a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001901f  00000000  00000000  00031ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f47b  00000000  00000000  0004aebf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090bbc  00000000  00000000  0005a33a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000eaef6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004178  00000000  00000000  000eaf48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003de4 	.word	0x08003de4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003de4 	.word	0x08003de4

0800014c <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 100);
 8000154:	1d39      	adds	r1, r7, #4
 8000156:	2364      	movs	r3, #100	; 0x64
 8000158:	2201      	movs	r2, #1
 800015a:	4809      	ldr	r0, [pc, #36]	; (8000180 <__io_putchar+0x34>)
 800015c:	f002 fcfc 	bl	8002b58 <HAL_UART_Transmit>
	if(ch =='\n') {
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	2b0a      	cmp	r3, #10
 8000164:	d106      	bne.n	8000174 <__io_putchar+0x28>
		HAL_UART_Transmit(&huart2, (uint8_t *)'/r', 1, 100);
 8000166:	2364      	movs	r3, #100	; 0x64
 8000168:	2201      	movs	r2, #1
 800016a:	f642 7172 	movw	r1, #12146	; 0x2f72
 800016e:	4804      	ldr	r0, [pc, #16]	; (8000180 <__io_putchar+0x34>)
 8000170:	f002 fcf2 	bl	8002b58 <HAL_UART_Transmit>
	}
	return ch;
 8000174:	687b      	ldr	r3, [r7, #4]
}
 8000176:	4618      	mov	r0, r3
 8000178:	3708      	adds	r7, #8
 800017a:	46bd      	mov	sp, r7
 800017c:	bd80      	pop	{r7, pc}
 800017e:	bf00      	nop
 8000180:	20000104 	.word	0x20000104

08000184 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000184:	b580      	push	{r7, lr}
 8000186:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000188:	f000 fb4e 	bl	8000828 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800018c:	f000 f816 	bl	80001bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000190:	f000 f924 	bl	80003dc <MX_GPIO_Init>
  MX_ADC1_Init();
 8000194:	f000 f86c 	bl	8000270 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000198:	f000 f8f6 	bl	8000388 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800019c:	f000 f8a6 	bl	80002ec <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <main+0x30>)
 80001a2:	f000 ffcf 	bl	8001144 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 80001a6:	4803      	ldr	r0, [pc, #12]	; (80001b4 <main+0x30>)
 80001a8:	f000 fc78 	bl	8000a9c <HAL_ADC_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 80001ac:	4802      	ldr	r0, [pc, #8]	; (80001b8 <main+0x34>)
 80001ae:	f002 f8d5 	bl	800235c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001b2:	e7fe      	b.n	80001b2 <main+0x2e>
 80001b4:	2000008c 	.word	0x2000008c
 80001b8:	200000bc 	.word	0x200000bc

080001bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001bc:	b580      	push	{r7, lr}
 80001be:	b094      	sub	sp, #80	; 0x50
 80001c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80001c6:	2228      	movs	r2, #40	; 0x28
 80001c8:	2100      	movs	r1, #0
 80001ca:	4618      	mov	r0, r3
 80001cc:	f002 fe6e 	bl	8002eac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d0:	f107 0314 	add.w	r3, r7, #20
 80001d4:	2200      	movs	r2, #0
 80001d6:	601a      	str	r2, [r3, #0]
 80001d8:	605a      	str	r2, [r3, #4]
 80001da:	609a      	str	r2, [r3, #8]
 80001dc:	60da      	str	r2, [r3, #12]
 80001de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80001e0:	1d3b      	adds	r3, r7, #4
 80001e2:	2200      	movs	r2, #0
 80001e4:	601a      	str	r2, [r3, #0]
 80001e6:	605a      	str	r2, [r3, #4]
 80001e8:	609a      	str	r2, [r3, #8]
 80001ea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001ec:	2301      	movs	r3, #1
 80001ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80001f0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80001f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001f6:	2300      	movs	r3, #0
 80001f8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001fa:	2301      	movs	r3, #1
 80001fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001fe:	2302      	movs	r3, #2
 8000200:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000202:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000206:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000208:	2300      	movs	r3, #0
 800020a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800020c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000210:	4618      	mov	r0, r3
 8000212:	f001 fad7 	bl	80017c4 <HAL_RCC_OscConfig>
 8000216:	4603      	mov	r3, r0
 8000218:	2b00      	cmp	r3, #0
 800021a:	d001      	beq.n	8000220 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800021c:	f000 f934 	bl	8000488 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000220:	230f      	movs	r3, #15
 8000222:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000224:	2302      	movs	r3, #2
 8000226:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000228:	2300      	movs	r3, #0
 800022a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800022c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000230:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000232:	2300      	movs	r3, #0
 8000234:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000236:	f107 0314 	add.w	r3, r7, #20
 800023a:	2100      	movs	r1, #0
 800023c:	4618      	mov	r0, r3
 800023e:	f001 fd43 	bl	8001cc8 <HAL_RCC_ClockConfig>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d001      	beq.n	800024c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000248:	f000 f91e 	bl	8000488 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800024c:	2302      	movs	r3, #2
 800024e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000250:	2300      	movs	r3, #0
 8000252:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000254:	1d3b      	adds	r3, r7, #4
 8000256:	4618      	mov	r0, r3
 8000258:	f001 fec4 	bl	8001fe4 <HAL_RCCEx_PeriphCLKConfig>
 800025c:	4603      	mov	r3, r0
 800025e:	2b00      	cmp	r3, #0
 8000260:	d001      	beq.n	8000266 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000262:	f000 f911 	bl	8000488 <Error_Handler>
  }
}
 8000266:	bf00      	nop
 8000268:	3750      	adds	r7, #80	; 0x50
 800026a:	46bd      	mov	sp, r7
 800026c:	bd80      	pop	{r7, pc}
	...

08000270 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000276:	1d3b      	adds	r3, r7, #4
 8000278:	2200      	movs	r2, #0
 800027a:	601a      	str	r2, [r3, #0]
 800027c:	605a      	str	r2, [r3, #4]
 800027e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000280:	4b18      	ldr	r3, [pc, #96]	; (80002e4 <MX_ADC1_Init+0x74>)
 8000282:	4a19      	ldr	r2, [pc, #100]	; (80002e8 <MX_ADC1_Init+0x78>)
 8000284:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000286:	4b17      	ldr	r3, [pc, #92]	; (80002e4 <MX_ADC1_Init+0x74>)
 8000288:	2200      	movs	r2, #0
 800028a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800028c:	4b15      	ldr	r3, [pc, #84]	; (80002e4 <MX_ADC1_Init+0x74>)
 800028e:	2201      	movs	r2, #1
 8000290:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000292:	4b14      	ldr	r3, [pc, #80]	; (80002e4 <MX_ADC1_Init+0x74>)
 8000294:	2200      	movs	r2, #0
 8000296:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000298:	4b12      	ldr	r3, [pc, #72]	; (80002e4 <MX_ADC1_Init+0x74>)
 800029a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800029e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002a0:	4b10      	ldr	r3, [pc, #64]	; (80002e4 <MX_ADC1_Init+0x74>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80002a6:	4b0f      	ldr	r3, [pc, #60]	; (80002e4 <MX_ADC1_Init+0x74>)
 80002a8:	2201      	movs	r2, #1
 80002aa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002ac:	480d      	ldr	r0, [pc, #52]	; (80002e4 <MX_ADC1_Init+0x74>)
 80002ae:	f000 fb1d 	bl	80008ec <HAL_ADC_Init>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d001      	beq.n	80002bc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80002b8:	f000 f8e6 	bl	8000488 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80002bc:	2300      	movs	r3, #0
 80002be:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002c0:	2301      	movs	r3, #1
 80002c2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 80002c4:	2302      	movs	r3, #2
 80002c6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002c8:	1d3b      	adds	r3, r7, #4
 80002ca:	4619      	mov	r1, r3
 80002cc:	4805      	ldr	r0, [pc, #20]	; (80002e4 <MX_ADC1_Init+0x74>)
 80002ce:	f000 fda5 	bl	8000e1c <HAL_ADC_ConfigChannel>
 80002d2:	4603      	mov	r3, r0
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d001      	beq.n	80002dc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80002d8:	f000 f8d6 	bl	8000488 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80002dc:	bf00      	nop
 80002de:	3710      	adds	r7, #16
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	2000008c 	.word	0x2000008c
 80002e8:	40012400 	.word	0x40012400

080002ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b086      	sub	sp, #24
 80002f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002f2:	f107 0308 	add.w	r3, r7, #8
 80002f6:	2200      	movs	r2, #0
 80002f8:	601a      	str	r2, [r3, #0]
 80002fa:	605a      	str	r2, [r3, #4]
 80002fc:	609a      	str	r2, [r3, #8]
 80002fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000300:	463b      	mov	r3, r7
 8000302:	2200      	movs	r2, #0
 8000304:	601a      	str	r2, [r3, #0]
 8000306:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000308:	4b1e      	ldr	r3, [pc, #120]	; (8000384 <MX_TIM2_Init+0x98>)
 800030a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800030e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16000-1;
 8000310:	4b1c      	ldr	r3, [pc, #112]	; (8000384 <MX_TIM2_Init+0x98>)
 8000312:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8000316:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000318:	4b1a      	ldr	r3, [pc, #104]	; (8000384 <MX_TIM2_Init+0x98>)
 800031a:	2200      	movs	r2, #0
 800031c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3000-1;
 800031e:	4b19      	ldr	r3, [pc, #100]	; (8000384 <MX_TIM2_Init+0x98>)
 8000320:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000324:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000326:	4b17      	ldr	r3, [pc, #92]	; (8000384 <MX_TIM2_Init+0x98>)
 8000328:	2200      	movs	r2, #0
 800032a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800032c:	4b15      	ldr	r3, [pc, #84]	; (8000384 <MX_TIM2_Init+0x98>)
 800032e:	2280      	movs	r2, #128	; 0x80
 8000330:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000332:	4814      	ldr	r0, [pc, #80]	; (8000384 <MX_TIM2_Init+0x98>)
 8000334:	f001 ffc2 	bl	80022bc <HAL_TIM_Base_Init>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800033e:	f000 f8a3 	bl	8000488 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000342:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000346:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000348:	f107 0308 	add.w	r3, r7, #8
 800034c:	4619      	mov	r1, r3
 800034e:	480d      	ldr	r0, [pc, #52]	; (8000384 <MX_TIM2_Init+0x98>)
 8000350:	f002 f95e 	bl	8002610 <HAL_TIM_ConfigClockSource>
 8000354:	4603      	mov	r3, r0
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800035a:	f000 f895 	bl	8000488 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800035e:	2300      	movs	r3, #0
 8000360:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000362:	2300      	movs	r3, #0
 8000364:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000366:	463b      	mov	r3, r7
 8000368:	4619      	mov	r1, r3
 800036a:	4806      	ldr	r0, [pc, #24]	; (8000384 <MX_TIM2_Init+0x98>)
 800036c:	f002 fb34 	bl	80029d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000370:	4603      	mov	r3, r0
 8000372:	2b00      	cmp	r3, #0
 8000374:	d001      	beq.n	800037a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000376:	f000 f887 	bl	8000488 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800037a:	bf00      	nop
 800037c:	3718      	adds	r7, #24
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	200000bc 	.word	0x200000bc

08000388 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800038c:	4b11      	ldr	r3, [pc, #68]	; (80003d4 <MX_USART2_UART_Init+0x4c>)
 800038e:	4a12      	ldr	r2, [pc, #72]	; (80003d8 <MX_USART2_UART_Init+0x50>)
 8000390:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000392:	4b10      	ldr	r3, [pc, #64]	; (80003d4 <MX_USART2_UART_Init+0x4c>)
 8000394:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000398:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800039a:	4b0e      	ldr	r3, [pc, #56]	; (80003d4 <MX_USART2_UART_Init+0x4c>)
 800039c:	2200      	movs	r2, #0
 800039e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003a0:	4b0c      	ldr	r3, [pc, #48]	; (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003a6:	4b0b      	ldr	r3, [pc, #44]	; (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003ac:	4b09      	ldr	r3, [pc, #36]	; (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003ae:	220c      	movs	r2, #12
 80003b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003b2:	4b08      	ldr	r3, [pc, #32]	; (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003b8:	4b06      	ldr	r3, [pc, #24]	; (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003be:	4805      	ldr	r0, [pc, #20]	; (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003c0:	f002 fb7a 	bl	8002ab8 <HAL_UART_Init>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003ca:	f000 f85d 	bl	8000488 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003ce:	bf00      	nop
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	20000104 	.word	0x20000104
 80003d8:	40004400 	.word	0x40004400

080003dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	b085      	sub	sp, #20
 80003e0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003e2:	4b14      	ldr	r3, [pc, #80]	; (8000434 <MX_GPIO_Init+0x58>)
 80003e4:	699b      	ldr	r3, [r3, #24]
 80003e6:	4a13      	ldr	r2, [pc, #76]	; (8000434 <MX_GPIO_Init+0x58>)
 80003e8:	f043 0310 	orr.w	r3, r3, #16
 80003ec:	6193      	str	r3, [r2, #24]
 80003ee:	4b11      	ldr	r3, [pc, #68]	; (8000434 <MX_GPIO_Init+0x58>)
 80003f0:	699b      	ldr	r3, [r3, #24]
 80003f2:	f003 0310 	and.w	r3, r3, #16
 80003f6:	60fb      	str	r3, [r7, #12]
 80003f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003fa:	4b0e      	ldr	r3, [pc, #56]	; (8000434 <MX_GPIO_Init+0x58>)
 80003fc:	699b      	ldr	r3, [r3, #24]
 80003fe:	4a0d      	ldr	r2, [pc, #52]	; (8000434 <MX_GPIO_Init+0x58>)
 8000400:	f043 0320 	orr.w	r3, r3, #32
 8000404:	6193      	str	r3, [r2, #24]
 8000406:	4b0b      	ldr	r3, [pc, #44]	; (8000434 <MX_GPIO_Init+0x58>)
 8000408:	699b      	ldr	r3, [r3, #24]
 800040a:	f003 0320 	and.w	r3, r3, #32
 800040e:	60bb      	str	r3, [r7, #8]
 8000410:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000412:	4b08      	ldr	r3, [pc, #32]	; (8000434 <MX_GPIO_Init+0x58>)
 8000414:	699b      	ldr	r3, [r3, #24]
 8000416:	4a07      	ldr	r2, [pc, #28]	; (8000434 <MX_GPIO_Init+0x58>)
 8000418:	f043 0304 	orr.w	r3, r3, #4
 800041c:	6193      	str	r3, [r2, #24]
 800041e:	4b05      	ldr	r3, [pc, #20]	; (8000434 <MX_GPIO_Init+0x58>)
 8000420:	699b      	ldr	r3, [r3, #24]
 8000422:	f003 0304 	and.w	r3, r3, #4
 8000426:	607b      	str	r3, [r7, #4]
 8000428:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800042a:	bf00      	nop
 800042c:	3714      	adds	r7, #20
 800042e:	46bd      	mov	sp, r7
 8000430:	bc80      	pop	{r7}
 8000432:	4770      	bx	lr
 8000434:	40021000 	.word	0x40021000

08000438 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
	if(htim == &htim2){
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	4a0d      	ldr	r2, [pc, #52]	; (8000478 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000444:	4293      	cmp	r3, r2
 8000446:	d113      	bne.n	8000470 <HAL_TIM_PeriodElapsedCallback+0x38>
		if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK){
 8000448:	210a      	movs	r1, #10
 800044a:	480c      	ldr	r0, [pc, #48]	; (800047c <HAL_TIM_PeriodElapsedCallback+0x44>)
 800044c:	f000 fbd4 	bl	8000bf8 <HAL_ADC_PollForConversion>
 8000450:	4603      	mov	r3, r0
 8000452:	2b00      	cmp	r3, #0
 8000454:	d10c      	bne.n	8000470 <HAL_TIM_PeriodElapsedCallback+0x38>
			adc_value = HAL_ADC_GetValue(&hadc1);
 8000456:	4809      	ldr	r0, [pc, #36]	; (800047c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000458:	f000 fcd4 	bl	8000e04 <HAL_ADC_GetValue>
 800045c:	4603      	mov	r3, r0
 800045e:	461a      	mov	r2, r3
 8000460:	4b07      	ldr	r3, [pc, #28]	; (8000480 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000462:	601a      	str	r2, [r3, #0]
			printf("ADC_VALUE = %d\n\n", adc_value);
 8000464:	4b06      	ldr	r3, [pc, #24]	; (8000480 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	4619      	mov	r1, r3
 800046a:	4806      	ldr	r0, [pc, #24]	; (8000484 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800046c:	f002 fd26 	bl	8002ebc <iprintf>
		}
	}
}
 8000470:	bf00      	nop
 8000472:	3708      	adds	r7, #8
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	200000bc 	.word	0x200000bc
 800047c:	2000008c 	.word	0x2000008c
 8000480:	2000014c 	.word	0x2000014c
 8000484:	08003dfc 	.word	0x08003dfc

08000488 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000488:	b480      	push	{r7}
 800048a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800048c:	b672      	cpsid	i
}
 800048e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000490:	e7fe      	b.n	8000490 <Error_Handler+0x8>
	...

08000494 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000494:	b480      	push	{r7}
 8000496:	b083      	sub	sp, #12
 8000498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800049a:	4b0e      	ldr	r3, [pc, #56]	; (80004d4 <HAL_MspInit+0x40>)
 800049c:	699b      	ldr	r3, [r3, #24]
 800049e:	4a0d      	ldr	r2, [pc, #52]	; (80004d4 <HAL_MspInit+0x40>)
 80004a0:	f043 0301 	orr.w	r3, r3, #1
 80004a4:	6193      	str	r3, [r2, #24]
 80004a6:	4b0b      	ldr	r3, [pc, #44]	; (80004d4 <HAL_MspInit+0x40>)
 80004a8:	699b      	ldr	r3, [r3, #24]
 80004aa:	f003 0301 	and.w	r3, r3, #1
 80004ae:	607b      	str	r3, [r7, #4]
 80004b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004b2:	4b08      	ldr	r3, [pc, #32]	; (80004d4 <HAL_MspInit+0x40>)
 80004b4:	69db      	ldr	r3, [r3, #28]
 80004b6:	4a07      	ldr	r2, [pc, #28]	; (80004d4 <HAL_MspInit+0x40>)
 80004b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004bc:	61d3      	str	r3, [r2, #28]
 80004be:	4b05      	ldr	r3, [pc, #20]	; (80004d4 <HAL_MspInit+0x40>)
 80004c0:	69db      	ldr	r3, [r3, #28]
 80004c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004c6:	603b      	str	r3, [r7, #0]
 80004c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ca:	bf00      	nop
 80004cc:	370c      	adds	r7, #12
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bc80      	pop	{r7}
 80004d2:	4770      	bx	lr
 80004d4:	40021000 	.word	0x40021000

080004d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b088      	sub	sp, #32
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e0:	f107 0310 	add.w	r3, r7, #16
 80004e4:	2200      	movs	r2, #0
 80004e6:	601a      	str	r2, [r3, #0]
 80004e8:	605a      	str	r2, [r3, #4]
 80004ea:	609a      	str	r2, [r3, #8]
 80004ec:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	4a14      	ldr	r2, [pc, #80]	; (8000544 <HAL_ADC_MspInit+0x6c>)
 80004f4:	4293      	cmp	r3, r2
 80004f6:	d121      	bne.n	800053c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80004f8:	4b13      	ldr	r3, [pc, #76]	; (8000548 <HAL_ADC_MspInit+0x70>)
 80004fa:	699b      	ldr	r3, [r3, #24]
 80004fc:	4a12      	ldr	r2, [pc, #72]	; (8000548 <HAL_ADC_MspInit+0x70>)
 80004fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000502:	6193      	str	r3, [r2, #24]
 8000504:	4b10      	ldr	r3, [pc, #64]	; (8000548 <HAL_ADC_MspInit+0x70>)
 8000506:	699b      	ldr	r3, [r3, #24]
 8000508:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800050c:	60fb      	str	r3, [r7, #12]
 800050e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000510:	4b0d      	ldr	r3, [pc, #52]	; (8000548 <HAL_ADC_MspInit+0x70>)
 8000512:	699b      	ldr	r3, [r3, #24]
 8000514:	4a0c      	ldr	r2, [pc, #48]	; (8000548 <HAL_ADC_MspInit+0x70>)
 8000516:	f043 0304 	orr.w	r3, r3, #4
 800051a:	6193      	str	r3, [r2, #24]
 800051c:	4b0a      	ldr	r3, [pc, #40]	; (8000548 <HAL_ADC_MspInit+0x70>)
 800051e:	699b      	ldr	r3, [r3, #24]
 8000520:	f003 0304 	and.w	r3, r3, #4
 8000524:	60bb      	str	r3, [r7, #8]
 8000526:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000528:	2301      	movs	r3, #1
 800052a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800052c:	2303      	movs	r3, #3
 800052e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000530:	f107 0310 	add.w	r3, r7, #16
 8000534:	4619      	mov	r1, r3
 8000536:	4805      	ldr	r0, [pc, #20]	; (800054c <HAL_ADC_MspInit+0x74>)
 8000538:	f000 ffc0 	bl	80014bc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800053c:	bf00      	nop
 800053e:	3720      	adds	r7, #32
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}
 8000544:	40012400 	.word	0x40012400
 8000548:	40021000 	.word	0x40021000
 800054c:	40010800 	.word	0x40010800

08000550 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000560:	d113      	bne.n	800058a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000562:	4b0c      	ldr	r3, [pc, #48]	; (8000594 <HAL_TIM_Base_MspInit+0x44>)
 8000564:	69db      	ldr	r3, [r3, #28]
 8000566:	4a0b      	ldr	r2, [pc, #44]	; (8000594 <HAL_TIM_Base_MspInit+0x44>)
 8000568:	f043 0301 	orr.w	r3, r3, #1
 800056c:	61d3      	str	r3, [r2, #28]
 800056e:	4b09      	ldr	r3, [pc, #36]	; (8000594 <HAL_TIM_Base_MspInit+0x44>)
 8000570:	69db      	ldr	r3, [r3, #28]
 8000572:	f003 0301 	and.w	r3, r3, #1
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800057a:	2200      	movs	r2, #0
 800057c:	2100      	movs	r1, #0
 800057e:	201c      	movs	r0, #28
 8000580:	f000 ff65 	bl	800144e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000584:	201c      	movs	r0, #28
 8000586:	f000 ff7e 	bl	8001486 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800058a:	bf00      	nop
 800058c:	3710      	adds	r7, #16
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	40021000 	.word	0x40021000

08000598 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b088      	sub	sp, #32
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a0:	f107 0310 	add.w	r3, r7, #16
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	4a1b      	ldr	r2, [pc, #108]	; (8000620 <HAL_UART_MspInit+0x88>)
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d12f      	bne.n	8000618 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005b8:	4b1a      	ldr	r3, [pc, #104]	; (8000624 <HAL_UART_MspInit+0x8c>)
 80005ba:	69db      	ldr	r3, [r3, #28]
 80005bc:	4a19      	ldr	r2, [pc, #100]	; (8000624 <HAL_UART_MspInit+0x8c>)
 80005be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005c2:	61d3      	str	r3, [r2, #28]
 80005c4:	4b17      	ldr	r3, [pc, #92]	; (8000624 <HAL_UART_MspInit+0x8c>)
 80005c6:	69db      	ldr	r3, [r3, #28]
 80005c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005cc:	60fb      	str	r3, [r7, #12]
 80005ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d0:	4b14      	ldr	r3, [pc, #80]	; (8000624 <HAL_UART_MspInit+0x8c>)
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	4a13      	ldr	r2, [pc, #76]	; (8000624 <HAL_UART_MspInit+0x8c>)
 80005d6:	f043 0304 	orr.w	r3, r3, #4
 80005da:	6193      	str	r3, [r2, #24]
 80005dc:	4b11      	ldr	r3, [pc, #68]	; (8000624 <HAL_UART_MspInit+0x8c>)
 80005de:	699b      	ldr	r3, [r3, #24]
 80005e0:	f003 0304 	and.w	r3, r3, #4
 80005e4:	60bb      	str	r3, [r7, #8]
 80005e6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80005e8:	2304      	movs	r3, #4
 80005ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005ec:	2302      	movs	r3, #2
 80005ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005f0:	2303      	movs	r3, #3
 80005f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f4:	f107 0310 	add.w	r3, r7, #16
 80005f8:	4619      	mov	r1, r3
 80005fa:	480b      	ldr	r0, [pc, #44]	; (8000628 <HAL_UART_MspInit+0x90>)
 80005fc:	f000 ff5e 	bl	80014bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000600:	2308      	movs	r3, #8
 8000602:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000608:	2300      	movs	r3, #0
 800060a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800060c:	f107 0310 	add.w	r3, r7, #16
 8000610:	4619      	mov	r1, r3
 8000612:	4805      	ldr	r0, [pc, #20]	; (8000628 <HAL_UART_MspInit+0x90>)
 8000614:	f000 ff52 	bl	80014bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000618:	bf00      	nop
 800061a:	3720      	adds	r7, #32
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	40004400 	.word	0x40004400
 8000624:	40021000 	.word	0x40021000
 8000628:	40010800 	.word	0x40010800

0800062c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000630:	e7fe      	b.n	8000630 <NMI_Handler+0x4>

08000632 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000632:	b480      	push	{r7}
 8000634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000636:	e7fe      	b.n	8000636 <HardFault_Handler+0x4>

08000638 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800063c:	e7fe      	b.n	800063c <MemManage_Handler+0x4>

0800063e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800063e:	b480      	push	{r7}
 8000640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000642:	e7fe      	b.n	8000642 <BusFault_Handler+0x4>

08000644 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000648:	e7fe      	b.n	8000648 <UsageFault_Handler+0x4>

0800064a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800064a:	b480      	push	{r7}
 800064c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800064e:	bf00      	nop
 8000650:	46bd      	mov	sp, r7
 8000652:	bc80      	pop	{r7}
 8000654:	4770      	bx	lr

08000656 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000656:	b480      	push	{r7}
 8000658:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800065a:	bf00      	nop
 800065c:	46bd      	mov	sp, r7
 800065e:	bc80      	pop	{r7}
 8000660:	4770      	bx	lr

08000662 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000662:	b480      	push	{r7}
 8000664:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000666:	bf00      	nop
 8000668:	46bd      	mov	sp, r7
 800066a:	bc80      	pop	{r7}
 800066c:	4770      	bx	lr

0800066e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800066e:	b580      	push	{r7, lr}
 8000670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000672:	f000 f91f 	bl	80008b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000676:	bf00      	nop
 8000678:	bd80      	pop	{r7, pc}
	...

0800067c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000680:	4802      	ldr	r0, [pc, #8]	; (800068c <TIM2_IRQHandler+0x10>)
 8000682:	f001 febd 	bl	8002400 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000686:	bf00      	nop
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	200000bc 	.word	0x200000bc

08000690 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b086      	sub	sp, #24
 8000694:	af00      	add	r7, sp, #0
 8000696:	60f8      	str	r0, [r7, #12]
 8000698:	60b9      	str	r1, [r7, #8]
 800069a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800069c:	2300      	movs	r3, #0
 800069e:	617b      	str	r3, [r7, #20]
 80006a0:	e00a      	b.n	80006b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80006a2:	f3af 8000 	nop.w
 80006a6:	4601      	mov	r1, r0
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	1c5a      	adds	r2, r3, #1
 80006ac:	60ba      	str	r2, [r7, #8]
 80006ae:	b2ca      	uxtb	r2, r1
 80006b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006b2:	697b      	ldr	r3, [r7, #20]
 80006b4:	3301      	adds	r3, #1
 80006b6:	617b      	str	r3, [r7, #20]
 80006b8:	697a      	ldr	r2, [r7, #20]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	429a      	cmp	r2, r3
 80006be:	dbf0      	blt.n	80006a2 <_read+0x12>
  }

  return len;
 80006c0:	687b      	ldr	r3, [r7, #4]
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	3718      	adds	r7, #24
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}

080006ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80006ca:	b580      	push	{r7, lr}
 80006cc:	b086      	sub	sp, #24
 80006ce:	af00      	add	r7, sp, #0
 80006d0:	60f8      	str	r0, [r7, #12]
 80006d2:	60b9      	str	r1, [r7, #8]
 80006d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006d6:	2300      	movs	r3, #0
 80006d8:	617b      	str	r3, [r7, #20]
 80006da:	e009      	b.n	80006f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	1c5a      	adds	r2, r3, #1
 80006e0:	60ba      	str	r2, [r7, #8]
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	4618      	mov	r0, r3
 80006e6:	f7ff fd31 	bl	800014c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006ea:	697b      	ldr	r3, [r7, #20]
 80006ec:	3301      	adds	r3, #1
 80006ee:	617b      	str	r3, [r7, #20]
 80006f0:	697a      	ldr	r2, [r7, #20]
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	dbf1      	blt.n	80006dc <_write+0x12>
  }
  return len;
 80006f8:	687b      	ldr	r3, [r7, #4]
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	3718      	adds	r7, #24
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}

08000702 <_close>:

int _close(int file)
{
 8000702:	b480      	push	{r7}
 8000704:	b083      	sub	sp, #12
 8000706:	af00      	add	r7, sp, #0
 8000708:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800070a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800070e:	4618      	mov	r0, r3
 8000710:	370c      	adds	r7, #12
 8000712:	46bd      	mov	sp, r7
 8000714:	bc80      	pop	{r7}
 8000716:	4770      	bx	lr

08000718 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
 8000720:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000728:	605a      	str	r2, [r3, #4]
  return 0;
 800072a:	2300      	movs	r3, #0
}
 800072c:	4618      	mov	r0, r3
 800072e:	370c      	adds	r7, #12
 8000730:	46bd      	mov	sp, r7
 8000732:	bc80      	pop	{r7}
 8000734:	4770      	bx	lr

08000736 <_isatty>:

int _isatty(int file)
{
 8000736:	b480      	push	{r7}
 8000738:	b083      	sub	sp, #12
 800073a:	af00      	add	r7, sp, #0
 800073c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800073e:	2301      	movs	r3, #1
}
 8000740:	4618      	mov	r0, r3
 8000742:	370c      	adds	r7, #12
 8000744:	46bd      	mov	sp, r7
 8000746:	bc80      	pop	{r7}
 8000748:	4770      	bx	lr

0800074a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800074a:	b480      	push	{r7}
 800074c:	b085      	sub	sp, #20
 800074e:	af00      	add	r7, sp, #0
 8000750:	60f8      	str	r0, [r7, #12]
 8000752:	60b9      	str	r1, [r7, #8]
 8000754:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000756:	2300      	movs	r3, #0
}
 8000758:	4618      	mov	r0, r3
 800075a:	3714      	adds	r7, #20
 800075c:	46bd      	mov	sp, r7
 800075e:	bc80      	pop	{r7}
 8000760:	4770      	bx	lr
	...

08000764 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b086      	sub	sp, #24
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800076c:	4a14      	ldr	r2, [pc, #80]	; (80007c0 <_sbrk+0x5c>)
 800076e:	4b15      	ldr	r3, [pc, #84]	; (80007c4 <_sbrk+0x60>)
 8000770:	1ad3      	subs	r3, r2, r3
 8000772:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000774:	697b      	ldr	r3, [r7, #20]
 8000776:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000778:	4b13      	ldr	r3, [pc, #76]	; (80007c8 <_sbrk+0x64>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d102      	bne.n	8000786 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000780:	4b11      	ldr	r3, [pc, #68]	; (80007c8 <_sbrk+0x64>)
 8000782:	4a12      	ldr	r2, [pc, #72]	; (80007cc <_sbrk+0x68>)
 8000784:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000786:	4b10      	ldr	r3, [pc, #64]	; (80007c8 <_sbrk+0x64>)
 8000788:	681a      	ldr	r2, [r3, #0]
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	4413      	add	r3, r2
 800078e:	693a      	ldr	r2, [r7, #16]
 8000790:	429a      	cmp	r2, r3
 8000792:	d207      	bcs.n	80007a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000794:	f002 fb60 	bl	8002e58 <__errno>
 8000798:	4603      	mov	r3, r0
 800079a:	220c      	movs	r2, #12
 800079c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800079e:	f04f 33ff 	mov.w	r3, #4294967295
 80007a2:	e009      	b.n	80007b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007a4:	4b08      	ldr	r3, [pc, #32]	; (80007c8 <_sbrk+0x64>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007aa:	4b07      	ldr	r3, [pc, #28]	; (80007c8 <_sbrk+0x64>)
 80007ac:	681a      	ldr	r2, [r3, #0]
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	4413      	add	r3, r2
 80007b2:	4a05      	ldr	r2, [pc, #20]	; (80007c8 <_sbrk+0x64>)
 80007b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007b6:	68fb      	ldr	r3, [r7, #12]
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3718      	adds	r7, #24
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	20005000 	.word	0x20005000
 80007c4:	00000400 	.word	0x00000400
 80007c8:	20000150 	.word	0x20000150
 80007cc:	20000168 	.word	0x20000168

080007d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bc80      	pop	{r7}
 80007da:	4770      	bx	lr

080007dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007dc:	f7ff fff8 	bl	80007d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007e0:	480b      	ldr	r0, [pc, #44]	; (8000810 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80007e2:	490c      	ldr	r1, [pc, #48]	; (8000814 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80007e4:	4a0c      	ldr	r2, [pc, #48]	; (8000818 <LoopFillZerobss+0x16>)
  movs r3, #0
 80007e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007e8:	e002      	b.n	80007f0 <LoopCopyDataInit>

080007ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007ee:	3304      	adds	r3, #4

080007f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007f4:	d3f9      	bcc.n	80007ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007f6:	4a09      	ldr	r2, [pc, #36]	; (800081c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007f8:	4c09      	ldr	r4, [pc, #36]	; (8000820 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007fc:	e001      	b.n	8000802 <LoopFillZerobss>

080007fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000800:	3204      	adds	r2, #4

08000802 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000802:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000804:	d3fb      	bcc.n	80007fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000806:	f002 fb2d 	bl	8002e64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800080a:	f7ff fcbb 	bl	8000184 <main>
  bx lr
 800080e:	4770      	bx	lr
  ldr r0, =_sdata
 8000810:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000814:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000818:	08003ef0 	.word	0x08003ef0
  ldr r2, =_sbss
 800081c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000820:	20000168 	.word	0x20000168

08000824 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000824:	e7fe      	b.n	8000824 <ADC1_2_IRQHandler>
	...

08000828 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800082c:	4b08      	ldr	r3, [pc, #32]	; (8000850 <HAL_Init+0x28>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a07      	ldr	r2, [pc, #28]	; (8000850 <HAL_Init+0x28>)
 8000832:	f043 0310 	orr.w	r3, r3, #16
 8000836:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000838:	2003      	movs	r0, #3
 800083a:	f000 fdfd 	bl	8001438 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800083e:	200f      	movs	r0, #15
 8000840:	f000 f808 	bl	8000854 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000844:	f7ff fe26 	bl	8000494 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000848:	2300      	movs	r3, #0
}
 800084a:	4618      	mov	r0, r3
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40022000 	.word	0x40022000

08000854 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800085c:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <HAL_InitTick+0x54>)
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	4b12      	ldr	r3, [pc, #72]	; (80008ac <HAL_InitTick+0x58>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	4619      	mov	r1, r3
 8000866:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800086a:	fbb3 f3f1 	udiv	r3, r3, r1
 800086e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000872:	4618      	mov	r0, r3
 8000874:	f000 fe15 	bl	80014a2 <HAL_SYSTICK_Config>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800087e:	2301      	movs	r3, #1
 8000880:	e00e      	b.n	80008a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	2b0f      	cmp	r3, #15
 8000886:	d80a      	bhi.n	800089e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000888:	2200      	movs	r2, #0
 800088a:	6879      	ldr	r1, [r7, #4]
 800088c:	f04f 30ff 	mov.w	r0, #4294967295
 8000890:	f000 fddd 	bl	800144e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000894:	4a06      	ldr	r2, [pc, #24]	; (80008b0 <HAL_InitTick+0x5c>)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800089a:	2300      	movs	r3, #0
 800089c:	e000      	b.n	80008a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800089e:	2301      	movs	r3, #1
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3708      	adds	r7, #8
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	20000000 	.word	0x20000000
 80008ac:	20000008 	.word	0x20000008
 80008b0:	20000004 	.word	0x20000004

080008b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008b8:	4b05      	ldr	r3, [pc, #20]	; (80008d0 <HAL_IncTick+0x1c>)
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	461a      	mov	r2, r3
 80008be:	4b05      	ldr	r3, [pc, #20]	; (80008d4 <HAL_IncTick+0x20>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	4413      	add	r3, r2
 80008c4:	4a03      	ldr	r2, [pc, #12]	; (80008d4 <HAL_IncTick+0x20>)
 80008c6:	6013      	str	r3, [r2, #0]
}
 80008c8:	bf00      	nop
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bc80      	pop	{r7}
 80008ce:	4770      	bx	lr
 80008d0:	20000008 	.word	0x20000008
 80008d4:	20000154 	.word	0x20000154

080008d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  return uwTick;
 80008dc:	4b02      	ldr	r3, [pc, #8]	; (80008e8 <HAL_GetTick+0x10>)
 80008de:	681b      	ldr	r3, [r3, #0]
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bc80      	pop	{r7}
 80008e6:	4770      	bx	lr
 80008e8:	20000154 	.word	0x20000154

080008ec <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b086      	sub	sp, #24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008f4:	2300      	movs	r3, #0
 80008f6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80008f8:	2300      	movs	r3, #0
 80008fa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80008fc:	2300      	movs	r3, #0
 80008fe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000900:	2300      	movs	r3, #0
 8000902:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d101      	bne.n	800090e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800090a:	2301      	movs	r3, #1
 800090c:	e0be      	b.n	8000a8c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	689b      	ldr	r3, [r3, #8]
 8000912:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000918:	2b00      	cmp	r3, #0
 800091a:	d109      	bne.n	8000930 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	2200      	movs	r2, #0
 8000920:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	2200      	movs	r2, #0
 8000926:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800092a:	6878      	ldr	r0, [r7, #4]
 800092c:	f7ff fdd4 	bl	80004d8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000930:	6878      	ldr	r0, [r7, #4]
 8000932:	f000 fbc5 	bl	80010c0 <ADC_ConversionStop_Disable>
 8000936:	4603      	mov	r3, r0
 8000938:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800093e:	f003 0310 	and.w	r3, r3, #16
 8000942:	2b00      	cmp	r3, #0
 8000944:	f040 8099 	bne.w	8000a7a <HAL_ADC_Init+0x18e>
 8000948:	7dfb      	ldrb	r3, [r7, #23]
 800094a:	2b00      	cmp	r3, #0
 800094c:	f040 8095 	bne.w	8000a7a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000954:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000958:	f023 0302 	bic.w	r3, r3, #2
 800095c:	f043 0202 	orr.w	r2, r3, #2
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800096c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	7b1b      	ldrb	r3, [r3, #12]
 8000972:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000974:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000976:	68ba      	ldr	r2, [r7, #8]
 8000978:	4313      	orrs	r3, r2
 800097a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	689b      	ldr	r3, [r3, #8]
 8000980:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000984:	d003      	beq.n	800098e <HAL_ADC_Init+0xa2>
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	689b      	ldr	r3, [r3, #8]
 800098a:	2b01      	cmp	r3, #1
 800098c:	d102      	bne.n	8000994 <HAL_ADC_Init+0xa8>
 800098e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000992:	e000      	b.n	8000996 <HAL_ADC_Init+0xaa>
 8000994:	2300      	movs	r3, #0
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	4313      	orrs	r3, r2
 800099a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	7d1b      	ldrb	r3, [r3, #20]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d119      	bne.n	80009d8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	7b1b      	ldrb	r3, [r3, #12]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d109      	bne.n	80009c0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	699b      	ldr	r3, [r3, #24]
 80009b0:	3b01      	subs	r3, #1
 80009b2:	035a      	lsls	r2, r3, #13
 80009b4:	693b      	ldr	r3, [r7, #16]
 80009b6:	4313      	orrs	r3, r2
 80009b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80009bc:	613b      	str	r3, [r7, #16]
 80009be:	e00b      	b.n	80009d8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009c4:	f043 0220 	orr.w	r2, r3, #32
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009d0:	f043 0201 	orr.w	r2, r3, #1
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	685b      	ldr	r3, [r3, #4]
 80009de:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	430a      	orrs	r2, r1
 80009ea:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	689a      	ldr	r2, [r3, #8]
 80009f2:	4b28      	ldr	r3, [pc, #160]	; (8000a94 <HAL_ADC_Init+0x1a8>)
 80009f4:	4013      	ands	r3, r2
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	6812      	ldr	r2, [r2, #0]
 80009fa:	68b9      	ldr	r1, [r7, #8]
 80009fc:	430b      	orrs	r3, r1
 80009fe:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	689b      	ldr	r3, [r3, #8]
 8000a04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000a08:	d003      	beq.n	8000a12 <HAL_ADC_Init+0x126>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	689b      	ldr	r3, [r3, #8]
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d104      	bne.n	8000a1c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	691b      	ldr	r3, [r3, #16]
 8000a16:	3b01      	subs	r3, #1
 8000a18:	051b      	lsls	r3, r3, #20
 8000a1a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a22:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	68fa      	ldr	r2, [r7, #12]
 8000a2c:	430a      	orrs	r2, r1
 8000a2e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	689a      	ldr	r2, [r3, #8]
 8000a36:	4b18      	ldr	r3, [pc, #96]	; (8000a98 <HAL_ADC_Init+0x1ac>)
 8000a38:	4013      	ands	r3, r2
 8000a3a:	68ba      	ldr	r2, [r7, #8]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d10b      	bne.n	8000a58 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2200      	movs	r2, #0
 8000a44:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a4a:	f023 0303 	bic.w	r3, r3, #3
 8000a4e:	f043 0201 	orr.w	r2, r3, #1
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000a56:	e018      	b.n	8000a8a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a5c:	f023 0312 	bic.w	r3, r3, #18
 8000a60:	f043 0210 	orr.w	r2, r3, #16
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a6c:	f043 0201 	orr.w	r2, r3, #1
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000a74:	2301      	movs	r3, #1
 8000a76:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000a78:	e007      	b.n	8000a8a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a7e:	f043 0210 	orr.w	r2, r3, #16
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000a86:	2301      	movs	r3, #1
 8000a88:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000a8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	3718      	adds	r7, #24
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	ffe1f7fd 	.word	0xffe1f7fd
 8000a98:	ff1f0efe 	.word	0xff1f0efe

08000a9c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b084      	sub	sp, #16
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d101      	bne.n	8000ab6 <HAL_ADC_Start+0x1a>
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	e098      	b.n	8000be8 <HAL_ADC_Start+0x14c>
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2201      	movs	r2, #1
 8000aba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000abe:	6878      	ldr	r0, [r7, #4]
 8000ac0:	f000 faa4 	bl	800100c <ADC_Enable>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000ac8:	7bfb      	ldrb	r3, [r7, #15]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	f040 8087 	bne.w	8000bde <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ad4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000ad8:	f023 0301 	bic.w	r3, r3, #1
 8000adc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a41      	ldr	r2, [pc, #260]	; (8000bf0 <HAL_ADC_Start+0x154>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d105      	bne.n	8000afa <HAL_ADC_Start+0x5e>
 8000aee:	4b41      	ldr	r3, [pc, #260]	; (8000bf4 <HAL_ADC_Start+0x158>)
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d115      	bne.n	8000b26 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000afe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d026      	beq.n	8000b62 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b18:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000b1c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000b24:	e01d      	b.n	8000b62 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b2a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4a2f      	ldr	r2, [pc, #188]	; (8000bf4 <HAL_ADC_Start+0x158>)
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d004      	beq.n	8000b46 <HAL_ADC_Start+0xaa>
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a2b      	ldr	r2, [pc, #172]	; (8000bf0 <HAL_ADC_Start+0x154>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d10d      	bne.n	8000b62 <HAL_ADC_Start+0xc6>
 8000b46:	4b2b      	ldr	r3, [pc, #172]	; (8000bf4 <HAL_ADC_Start+0x158>)
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d007      	beq.n	8000b62 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b56:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000b5a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d006      	beq.n	8000b7c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b72:	f023 0206 	bic.w	r2, r3, #6
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b7a:	e002      	b.n	8000b82 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2200      	movs	r2, #0
 8000b80:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2200      	movs	r2, #0
 8000b86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f06f 0202 	mvn.w	r2, #2
 8000b92:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	689b      	ldr	r3, [r3, #8]
 8000b9a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000b9e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000ba2:	d113      	bne.n	8000bcc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000ba8:	4a11      	ldr	r2, [pc, #68]	; (8000bf0 <HAL_ADC_Start+0x154>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d105      	bne.n	8000bba <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000bae:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <HAL_ADC_Start+0x158>)
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d108      	bne.n	8000bcc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	689a      	ldr	r2, [r3, #8]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000bc8:	609a      	str	r2, [r3, #8]
 8000bca:	e00c      	b.n	8000be6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	689a      	ldr	r2, [r3, #8]
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000bda:	609a      	str	r2, [r3, #8]
 8000bdc:	e003      	b.n	8000be6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2200      	movs	r2, #0
 8000be2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3710      	adds	r7, #16
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	40012800 	.word	0x40012800
 8000bf4:	40012400 	.word	0x40012400

08000bf8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000bf8:	b590      	push	{r4, r7, lr}
 8000bfa:	b087      	sub	sp, #28
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000c02:	2300      	movs	r3, #0
 8000c04:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8000c06:	2300      	movs	r3, #0
 8000c08:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000c0e:	f7ff fe63 	bl	80008d8 <HAL_GetTick>
 8000c12:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	689b      	ldr	r3, [r3, #8]
 8000c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d00b      	beq.n	8000c3a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c26:	f043 0220 	orr.w	r2, r3, #32
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	2200      	movs	r2, #0
 8000c32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8000c36:	2301      	movs	r3, #1
 8000c38:	e0d3      	b.n	8000de2 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d131      	bne.n	8000cac <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c4e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d12a      	bne.n	8000cac <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000c56:	e021      	b.n	8000c9c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c5e:	d01d      	beq.n	8000c9c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d007      	beq.n	8000c76 <HAL_ADC_PollForConversion+0x7e>
 8000c66:	f7ff fe37 	bl	80008d8 <HAL_GetTick>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	1ad3      	subs	r3, r2, r3
 8000c70:	683a      	ldr	r2, [r7, #0]
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d212      	bcs.n	8000c9c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f003 0302 	and.w	r3, r3, #2
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d10b      	bne.n	8000c9c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c88:	f043 0204 	orr.w	r2, r3, #4
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2200      	movs	r2, #0
 8000c94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8000c98:	2303      	movs	r3, #3
 8000c9a:	e0a2      	b.n	8000de2 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f003 0302 	and.w	r3, r3, #2
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d0d6      	beq.n	8000c58 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000caa:	e070      	b.n	8000d8e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000cac:	4b4f      	ldr	r3, [pc, #316]	; (8000dec <HAL_ADC_PollForConversion+0x1f4>)
 8000cae:	681c      	ldr	r4, [r3, #0]
 8000cb0:	2002      	movs	r0, #2
 8000cb2:	f001 fa4d 	bl	8002150 <HAL_RCCEx_GetPeriphCLKFreq>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	6919      	ldr	r1, [r3, #16]
 8000cc2:	4b4b      	ldr	r3, [pc, #300]	; (8000df0 <HAL_ADC_PollForConversion+0x1f8>)
 8000cc4:	400b      	ands	r3, r1
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d118      	bne.n	8000cfc <HAL_ADC_PollForConversion+0x104>
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	68d9      	ldr	r1, [r3, #12]
 8000cd0:	4b48      	ldr	r3, [pc, #288]	; (8000df4 <HAL_ADC_PollForConversion+0x1fc>)
 8000cd2:	400b      	ands	r3, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d111      	bne.n	8000cfc <HAL_ADC_PollForConversion+0x104>
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	6919      	ldr	r1, [r3, #16]
 8000cde:	4b46      	ldr	r3, [pc, #280]	; (8000df8 <HAL_ADC_PollForConversion+0x200>)
 8000ce0:	400b      	ands	r3, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d108      	bne.n	8000cf8 <HAL_ADC_PollForConversion+0x100>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	68d9      	ldr	r1, [r3, #12]
 8000cec:	4b43      	ldr	r3, [pc, #268]	; (8000dfc <HAL_ADC_PollForConversion+0x204>)
 8000cee:	400b      	ands	r3, r1
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d101      	bne.n	8000cf8 <HAL_ADC_PollForConversion+0x100>
 8000cf4:	2314      	movs	r3, #20
 8000cf6:	e020      	b.n	8000d3a <HAL_ADC_PollForConversion+0x142>
 8000cf8:	2329      	movs	r3, #41	; 0x29
 8000cfa:	e01e      	b.n	8000d3a <HAL_ADC_PollForConversion+0x142>
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	6919      	ldr	r1, [r3, #16]
 8000d02:	4b3d      	ldr	r3, [pc, #244]	; (8000df8 <HAL_ADC_PollForConversion+0x200>)
 8000d04:	400b      	ands	r3, r1
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d106      	bne.n	8000d18 <HAL_ADC_PollForConversion+0x120>
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	68d9      	ldr	r1, [r3, #12]
 8000d10:	4b3a      	ldr	r3, [pc, #232]	; (8000dfc <HAL_ADC_PollForConversion+0x204>)
 8000d12:	400b      	ands	r3, r1
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d00d      	beq.n	8000d34 <HAL_ADC_PollForConversion+0x13c>
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	6919      	ldr	r1, [r3, #16]
 8000d1e:	4b38      	ldr	r3, [pc, #224]	; (8000e00 <HAL_ADC_PollForConversion+0x208>)
 8000d20:	400b      	ands	r3, r1
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d108      	bne.n	8000d38 <HAL_ADC_PollForConversion+0x140>
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	68d9      	ldr	r1, [r3, #12]
 8000d2c:	4b34      	ldr	r3, [pc, #208]	; (8000e00 <HAL_ADC_PollForConversion+0x208>)
 8000d2e:	400b      	ands	r3, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d101      	bne.n	8000d38 <HAL_ADC_PollForConversion+0x140>
 8000d34:	2354      	movs	r3, #84	; 0x54
 8000d36:	e000      	b.n	8000d3a <HAL_ADC_PollForConversion+0x142>
 8000d38:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000d3a:	fb02 f303 	mul.w	r3, r2, r3
 8000d3e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000d40:	e021      	b.n	8000d86 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d48:	d01a      	beq.n	8000d80 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d007      	beq.n	8000d60 <HAL_ADC_PollForConversion+0x168>
 8000d50:	f7ff fdc2 	bl	80008d8 <HAL_GetTick>
 8000d54:	4602      	mov	r2, r0
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	683a      	ldr	r2, [r7, #0]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d20f      	bcs.n	8000d80 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	429a      	cmp	r2, r3
 8000d66:	d90b      	bls.n	8000d80 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d6c:	f043 0204 	orr.w	r2, r3, #4
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2200      	movs	r2, #0
 8000d78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	e030      	b.n	8000de2 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	3301      	adds	r3, #1
 8000d84:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	693a      	ldr	r2, [r7, #16]
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d8d9      	bhi.n	8000d42 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f06f 0212 	mvn.w	r2, #18
 8000d96:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d9c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000dae:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000db2:	d115      	bne.n	8000de0 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d111      	bne.n	8000de0 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dc0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dcc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d105      	bne.n	8000de0 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dd8:	f043 0201 	orr.w	r2, r3, #1
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000de0:	2300      	movs	r3, #0
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	371c      	adds	r7, #28
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd90      	pop	{r4, r7, pc}
 8000dea:	bf00      	nop
 8000dec:	20000000 	.word	0x20000000
 8000df0:	24924924 	.word	0x24924924
 8000df4:	00924924 	.word	0x00924924
 8000df8:	12492492 	.word	0x12492492
 8000dfc:	00492492 	.word	0x00492492
 8000e00:	00249249 	.word	0x00249249

08000e04 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	370c      	adds	r7, #12
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bc80      	pop	{r7}
 8000e1a:	4770      	bx	lr

08000e1c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000e1c:	b480      	push	{r7}
 8000e1e:	b085      	sub	sp, #20
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e26:	2300      	movs	r3, #0
 8000e28:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d101      	bne.n	8000e3c <HAL_ADC_ConfigChannel+0x20>
 8000e38:	2302      	movs	r3, #2
 8000e3a:	e0dc      	b.n	8000ff6 <HAL_ADC_ConfigChannel+0x1da>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2201      	movs	r2, #1
 8000e40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	2b06      	cmp	r3, #6
 8000e4a:	d81c      	bhi.n	8000e86 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	685a      	ldr	r2, [r3, #4]
 8000e56:	4613      	mov	r3, r2
 8000e58:	009b      	lsls	r3, r3, #2
 8000e5a:	4413      	add	r3, r2
 8000e5c:	3b05      	subs	r3, #5
 8000e5e:	221f      	movs	r2, #31
 8000e60:	fa02 f303 	lsl.w	r3, r2, r3
 8000e64:	43db      	mvns	r3, r3
 8000e66:	4019      	ands	r1, r3
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	6818      	ldr	r0, [r3, #0]
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685a      	ldr	r2, [r3, #4]
 8000e70:	4613      	mov	r3, r2
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	4413      	add	r3, r2
 8000e76:	3b05      	subs	r3, #5
 8000e78:	fa00 f203 	lsl.w	r2, r0, r3
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	430a      	orrs	r2, r1
 8000e82:	635a      	str	r2, [r3, #52]	; 0x34
 8000e84:	e03c      	b.n	8000f00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	2b0c      	cmp	r3, #12
 8000e8c:	d81c      	bhi.n	8000ec8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685a      	ldr	r2, [r3, #4]
 8000e98:	4613      	mov	r3, r2
 8000e9a:	009b      	lsls	r3, r3, #2
 8000e9c:	4413      	add	r3, r2
 8000e9e:	3b23      	subs	r3, #35	; 0x23
 8000ea0:	221f      	movs	r2, #31
 8000ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea6:	43db      	mvns	r3, r3
 8000ea8:	4019      	ands	r1, r3
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	6818      	ldr	r0, [r3, #0]
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	685a      	ldr	r2, [r3, #4]
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	4413      	add	r3, r2
 8000eb8:	3b23      	subs	r3, #35	; 0x23
 8000eba:	fa00 f203 	lsl.w	r2, r0, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	430a      	orrs	r2, r1
 8000ec4:	631a      	str	r2, [r3, #48]	; 0x30
 8000ec6:	e01b      	b.n	8000f00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685a      	ldr	r2, [r3, #4]
 8000ed2:	4613      	mov	r3, r2
 8000ed4:	009b      	lsls	r3, r3, #2
 8000ed6:	4413      	add	r3, r2
 8000ed8:	3b41      	subs	r3, #65	; 0x41
 8000eda:	221f      	movs	r2, #31
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	43db      	mvns	r3, r3
 8000ee2:	4019      	ands	r1, r3
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	6818      	ldr	r0, [r3, #0]
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	685a      	ldr	r2, [r3, #4]
 8000eec:	4613      	mov	r3, r2
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	4413      	add	r3, r2
 8000ef2:	3b41      	subs	r3, #65	; 0x41
 8000ef4:	fa00 f203 	lsl.w	r2, r0, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	430a      	orrs	r2, r1
 8000efe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2b09      	cmp	r3, #9
 8000f06:	d91c      	bls.n	8000f42 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	68d9      	ldr	r1, [r3, #12]
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	4613      	mov	r3, r2
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	4413      	add	r3, r2
 8000f18:	3b1e      	subs	r3, #30
 8000f1a:	2207      	movs	r2, #7
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	43db      	mvns	r3, r3
 8000f22:	4019      	ands	r1, r3
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	6898      	ldr	r0, [r3, #8]
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	4613      	mov	r3, r2
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	4413      	add	r3, r2
 8000f32:	3b1e      	subs	r3, #30
 8000f34:	fa00 f203 	lsl.w	r2, r0, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	430a      	orrs	r2, r1
 8000f3e:	60da      	str	r2, [r3, #12]
 8000f40:	e019      	b.n	8000f76 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	6919      	ldr	r1, [r3, #16]
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	4613      	mov	r3, r2
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	4413      	add	r3, r2
 8000f52:	2207      	movs	r2, #7
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	4019      	ands	r1, r3
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	6898      	ldr	r0, [r3, #8]
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	4613      	mov	r3, r2
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	4413      	add	r3, r2
 8000f6a:	fa00 f203 	lsl.w	r2, r0, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	430a      	orrs	r2, r1
 8000f74:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2b10      	cmp	r3, #16
 8000f7c:	d003      	beq.n	8000f86 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000f82:	2b11      	cmp	r3, #17
 8000f84:	d132      	bne.n	8000fec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a1d      	ldr	r2, [pc, #116]	; (8001000 <HAL_ADC_ConfigChannel+0x1e4>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d125      	bne.n	8000fdc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d126      	bne.n	8000fec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	689a      	ldr	r2, [r3, #8]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000fac:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2b10      	cmp	r3, #16
 8000fb4:	d11a      	bne.n	8000fec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000fb6:	4b13      	ldr	r3, [pc, #76]	; (8001004 <HAL_ADC_ConfigChannel+0x1e8>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4a13      	ldr	r2, [pc, #76]	; (8001008 <HAL_ADC_ConfigChannel+0x1ec>)
 8000fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8000fc0:	0c9a      	lsrs	r2, r3, #18
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	4413      	add	r3, r2
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000fcc:	e002      	b.n	8000fd4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	3b01      	subs	r3, #1
 8000fd2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d1f9      	bne.n	8000fce <HAL_ADC_ConfigChannel+0x1b2>
 8000fda:	e007      	b.n	8000fec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fe0:	f043 0220 	orr.w	r2, r3, #32
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3714      	adds	r7, #20
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr
 8001000:	40012400 	.word	0x40012400
 8001004:	20000000 	.word	0x20000000
 8001008:	431bde83 	.word	0x431bde83

0800100c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001014:	2300      	movs	r3, #0
 8001016:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001018:	2300      	movs	r3, #0
 800101a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	2b01      	cmp	r3, #1
 8001028:	d040      	beq.n	80010ac <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	689a      	ldr	r2, [r3, #8]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f042 0201 	orr.w	r2, r2, #1
 8001038:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800103a:	4b1f      	ldr	r3, [pc, #124]	; (80010b8 <ADC_Enable+0xac>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a1f      	ldr	r2, [pc, #124]	; (80010bc <ADC_Enable+0xb0>)
 8001040:	fba2 2303 	umull	r2, r3, r2, r3
 8001044:	0c9b      	lsrs	r3, r3, #18
 8001046:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001048:	e002      	b.n	8001050 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	3b01      	subs	r3, #1
 800104e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d1f9      	bne.n	800104a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001056:	f7ff fc3f 	bl	80008d8 <HAL_GetTick>
 800105a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800105c:	e01f      	b.n	800109e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800105e:	f7ff fc3b 	bl	80008d8 <HAL_GetTick>
 8001062:	4602      	mov	r2, r0
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	2b02      	cmp	r3, #2
 800106a:	d918      	bls.n	800109e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	2b01      	cmp	r3, #1
 8001078:	d011      	beq.n	800109e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800107e:	f043 0210 	orr.w	r2, r3, #16
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800108a:	f043 0201 	orr.w	r2, r3, #1
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2200      	movs	r2, #0
 8001096:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e007      	b.n	80010ae <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	f003 0301 	and.w	r3, r3, #1
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d1d8      	bne.n	800105e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80010ac:	2300      	movs	r3, #0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	20000000 	.word	0x20000000
 80010bc:	431bde83 	.word	0x431bde83

080010c0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80010c8:	2300      	movs	r3, #0
 80010ca:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d12e      	bne.n	8001138 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	689a      	ldr	r2, [r3, #8]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f022 0201 	bic.w	r2, r2, #1
 80010e8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80010ea:	f7ff fbf5 	bl	80008d8 <HAL_GetTick>
 80010ee:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80010f0:	e01b      	b.n	800112a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80010f2:	f7ff fbf1 	bl	80008d8 <HAL_GetTick>
 80010f6:	4602      	mov	r2, r0
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	d914      	bls.n	800112a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	2b01      	cmp	r3, #1
 800110c:	d10d      	bne.n	800112a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001112:	f043 0210 	orr.w	r2, r3, #16
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800111e:	f043 0201 	orr.w	r2, r3, #1
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001126:	2301      	movs	r3, #1
 8001128:	e007      	b.n	800113a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	f003 0301 	and.w	r3, r3, #1
 8001134:	2b01      	cmp	r3, #1
 8001136:	d0dc      	beq.n	80010f2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001138:	2300      	movs	r3, #0
}
 800113a:	4618      	mov	r0, r3
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
	...

08001144 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001144:	b590      	push	{r4, r7, lr}
 8001146:	b087      	sub	sp, #28
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800114c:	2300      	movs	r3, #0
 800114e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001150:	2300      	movs	r3, #0
 8001152:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800115a:	2b01      	cmp	r3, #1
 800115c:	d101      	bne.n	8001162 <HAL_ADCEx_Calibration_Start+0x1e>
 800115e:	2302      	movs	r3, #2
 8001160:	e097      	b.n	8001292 <HAL_ADCEx_Calibration_Start+0x14e>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2201      	movs	r2, #1
 8001166:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f7ff ffa8 	bl	80010c0 <ADC_ConversionStop_Disable>
 8001170:	4603      	mov	r3, r0
 8001172:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff ff49 	bl	800100c <ADC_Enable>
 800117a:	4603      	mov	r3, r0
 800117c:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 800117e:	7dfb      	ldrb	r3, [r7, #23]
 8001180:	2b00      	cmp	r3, #0
 8001182:	f040 8081 	bne.w	8001288 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800118a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800118e:	f023 0302 	bic.w	r3, r3, #2
 8001192:	f043 0202 	orr.w	r2, r3, #2
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800119a:	4b40      	ldr	r3, [pc, #256]	; (800129c <HAL_ADCEx_Calibration_Start+0x158>)
 800119c:	681c      	ldr	r4, [r3, #0]
 800119e:	2002      	movs	r0, #2
 80011a0:	f000 ffd6 	bl	8002150 <HAL_RCCEx_GetPeriphCLKFreq>
 80011a4:	4603      	mov	r3, r0
 80011a6:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80011aa:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80011ac:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80011ae:	e002      	b.n	80011b6 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	3b01      	subs	r3, #1
 80011b4:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d1f9      	bne.n	80011b0 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	689a      	ldr	r2, [r3, #8]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f042 0208 	orr.w	r2, r2, #8
 80011ca:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80011cc:	f7ff fb84 	bl	80008d8 <HAL_GetTick>
 80011d0:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80011d2:	e01b      	b.n	800120c <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80011d4:	f7ff fb80 	bl	80008d8 <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b0a      	cmp	r3, #10
 80011e0:	d914      	bls.n	800120c <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	f003 0308 	and.w	r3, r3, #8
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d00d      	beq.n	800120c <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011f4:	f023 0312 	bic.w	r3, r3, #18
 80011f8:	f043 0210 	orr.w	r2, r3, #16
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001208:	2301      	movs	r3, #1
 800120a:	e042      	b.n	8001292 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	f003 0308 	and.w	r3, r3, #8
 8001216:	2b00      	cmp	r3, #0
 8001218:	d1dc      	bne.n	80011d4 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	689a      	ldr	r2, [r3, #8]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f042 0204 	orr.w	r2, r2, #4
 8001228:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800122a:	f7ff fb55 	bl	80008d8 <HAL_GetTick>
 800122e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001230:	e01b      	b.n	800126a <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001232:	f7ff fb51 	bl	80008d8 <HAL_GetTick>
 8001236:	4602      	mov	r2, r0
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	2b0a      	cmp	r3, #10
 800123e:	d914      	bls.n	800126a <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	f003 0304 	and.w	r3, r3, #4
 800124a:	2b00      	cmp	r3, #0
 800124c:	d00d      	beq.n	800126a <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001252:	f023 0312 	bic.w	r3, r3, #18
 8001256:	f043 0210 	orr.w	r2, r3, #16
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2200      	movs	r2, #0
 8001262:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e013      	b.n	8001292 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	f003 0304 	and.w	r3, r3, #4
 8001274:	2b00      	cmp	r3, #0
 8001276:	d1dc      	bne.n	8001232 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800127c:	f023 0303 	bic.w	r3, r3, #3
 8001280:	f043 0201 	orr.w	r2, r3, #1
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2200      	movs	r2, #0
 800128c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001290:	7dfb      	ldrb	r3, [r7, #23]
}
 8001292:	4618      	mov	r0, r3
 8001294:	371c      	adds	r7, #28
 8001296:	46bd      	mov	sp, r7
 8001298:	bd90      	pop	{r4, r7, pc}
 800129a:	bf00      	nop
 800129c:	20000000 	.word	0x20000000

080012a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b085      	sub	sp, #20
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f003 0307 	and.w	r3, r3, #7
 80012ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012b0:	4b0c      	ldr	r3, [pc, #48]	; (80012e4 <__NVIC_SetPriorityGrouping+0x44>)
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012b6:	68ba      	ldr	r2, [r7, #8]
 80012b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012bc:	4013      	ands	r3, r2
 80012be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012d2:	4a04      	ldr	r2, [pc, #16]	; (80012e4 <__NVIC_SetPriorityGrouping+0x44>)
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	60d3      	str	r3, [r2, #12]
}
 80012d8:	bf00      	nop
 80012da:	3714      	adds	r7, #20
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc80      	pop	{r7}
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000ed00 	.word	0xe000ed00

080012e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012ec:	4b04      	ldr	r3, [pc, #16]	; (8001300 <__NVIC_GetPriorityGrouping+0x18>)
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	0a1b      	lsrs	r3, r3, #8
 80012f2:	f003 0307 	and.w	r3, r3, #7
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bc80      	pop	{r7}
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	e000ed00 	.word	0xe000ed00

08001304 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800130e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001312:	2b00      	cmp	r3, #0
 8001314:	db0b      	blt.n	800132e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	f003 021f 	and.w	r2, r3, #31
 800131c:	4906      	ldr	r1, [pc, #24]	; (8001338 <__NVIC_EnableIRQ+0x34>)
 800131e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001322:	095b      	lsrs	r3, r3, #5
 8001324:	2001      	movs	r0, #1
 8001326:	fa00 f202 	lsl.w	r2, r0, r2
 800132a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr
 8001338:	e000e100 	.word	0xe000e100

0800133c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	6039      	str	r1, [r7, #0]
 8001346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134c:	2b00      	cmp	r3, #0
 800134e:	db0a      	blt.n	8001366 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	b2da      	uxtb	r2, r3
 8001354:	490c      	ldr	r1, [pc, #48]	; (8001388 <__NVIC_SetPriority+0x4c>)
 8001356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135a:	0112      	lsls	r2, r2, #4
 800135c:	b2d2      	uxtb	r2, r2
 800135e:	440b      	add	r3, r1
 8001360:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001364:	e00a      	b.n	800137c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	b2da      	uxtb	r2, r3
 800136a:	4908      	ldr	r1, [pc, #32]	; (800138c <__NVIC_SetPriority+0x50>)
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	f003 030f 	and.w	r3, r3, #15
 8001372:	3b04      	subs	r3, #4
 8001374:	0112      	lsls	r2, r2, #4
 8001376:	b2d2      	uxtb	r2, r2
 8001378:	440b      	add	r3, r1
 800137a:	761a      	strb	r2, [r3, #24]
}
 800137c:	bf00      	nop
 800137e:	370c      	adds	r7, #12
 8001380:	46bd      	mov	sp, r7
 8001382:	bc80      	pop	{r7}
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	e000e100 	.word	0xe000e100
 800138c:	e000ed00 	.word	0xe000ed00

08001390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001390:	b480      	push	{r7}
 8001392:	b089      	sub	sp, #36	; 0x24
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f003 0307 	and.w	r3, r3, #7
 80013a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	f1c3 0307 	rsb	r3, r3, #7
 80013aa:	2b04      	cmp	r3, #4
 80013ac:	bf28      	it	cs
 80013ae:	2304      	movcs	r3, #4
 80013b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	3304      	adds	r3, #4
 80013b6:	2b06      	cmp	r3, #6
 80013b8:	d902      	bls.n	80013c0 <NVIC_EncodePriority+0x30>
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	3b03      	subs	r3, #3
 80013be:	e000      	b.n	80013c2 <NVIC_EncodePriority+0x32>
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013c4:	f04f 32ff 	mov.w	r2, #4294967295
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	43da      	mvns	r2, r3
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	401a      	ands	r2, r3
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013d8:	f04f 31ff 	mov.w	r1, #4294967295
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	fa01 f303 	lsl.w	r3, r1, r3
 80013e2:	43d9      	mvns	r1, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e8:	4313      	orrs	r3, r2
         );
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3724      	adds	r7, #36	; 0x24
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bc80      	pop	{r7}
 80013f2:	4770      	bx	lr

080013f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	3b01      	subs	r3, #1
 8001400:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001404:	d301      	bcc.n	800140a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001406:	2301      	movs	r3, #1
 8001408:	e00f      	b.n	800142a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800140a:	4a0a      	ldr	r2, [pc, #40]	; (8001434 <SysTick_Config+0x40>)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	3b01      	subs	r3, #1
 8001410:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001412:	210f      	movs	r1, #15
 8001414:	f04f 30ff 	mov.w	r0, #4294967295
 8001418:	f7ff ff90 	bl	800133c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800141c:	4b05      	ldr	r3, [pc, #20]	; (8001434 <SysTick_Config+0x40>)
 800141e:	2200      	movs	r2, #0
 8001420:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001422:	4b04      	ldr	r3, [pc, #16]	; (8001434 <SysTick_Config+0x40>)
 8001424:	2207      	movs	r2, #7
 8001426:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	e000e010 	.word	0xe000e010

08001438 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f7ff ff2d 	bl	80012a0 <__NVIC_SetPriorityGrouping>
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}

0800144e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800144e:	b580      	push	{r7, lr}
 8001450:	b086      	sub	sp, #24
 8001452:	af00      	add	r7, sp, #0
 8001454:	4603      	mov	r3, r0
 8001456:	60b9      	str	r1, [r7, #8]
 8001458:	607a      	str	r2, [r7, #4]
 800145a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800145c:	2300      	movs	r3, #0
 800145e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001460:	f7ff ff42 	bl	80012e8 <__NVIC_GetPriorityGrouping>
 8001464:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	68b9      	ldr	r1, [r7, #8]
 800146a:	6978      	ldr	r0, [r7, #20]
 800146c:	f7ff ff90 	bl	8001390 <NVIC_EncodePriority>
 8001470:	4602      	mov	r2, r0
 8001472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001476:	4611      	mov	r1, r2
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff ff5f 	bl	800133c <__NVIC_SetPriority>
}
 800147e:	bf00      	nop
 8001480:	3718      	adds	r7, #24
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	b082      	sub	sp, #8
 800148a:	af00      	add	r7, sp, #0
 800148c:	4603      	mov	r3, r0
 800148e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff ff35 	bl	8001304 <__NVIC_EnableIRQ>
}
 800149a:	bf00      	nop
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}

080014a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	b082      	sub	sp, #8
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f7ff ffa2 	bl	80013f4 <SysTick_Config>
 80014b0:	4603      	mov	r3, r0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
	...

080014bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014bc:	b480      	push	{r7}
 80014be:	b08b      	sub	sp, #44	; 0x2c
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014c6:	2300      	movs	r3, #0
 80014c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014ca:	2300      	movs	r3, #0
 80014cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014ce:	e169      	b.n	80017a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80014d0:	2201      	movs	r2, #1
 80014d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d4:	fa02 f303 	lsl.w	r3, r2, r3
 80014d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	69fa      	ldr	r2, [r7, #28]
 80014e0:	4013      	ands	r3, r2
 80014e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	f040 8158 	bne.w	800179e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	4a9a      	ldr	r2, [pc, #616]	; (800175c <HAL_GPIO_Init+0x2a0>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d05e      	beq.n	80015b6 <HAL_GPIO_Init+0xfa>
 80014f8:	4a98      	ldr	r2, [pc, #608]	; (800175c <HAL_GPIO_Init+0x2a0>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d875      	bhi.n	80015ea <HAL_GPIO_Init+0x12e>
 80014fe:	4a98      	ldr	r2, [pc, #608]	; (8001760 <HAL_GPIO_Init+0x2a4>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d058      	beq.n	80015b6 <HAL_GPIO_Init+0xfa>
 8001504:	4a96      	ldr	r2, [pc, #600]	; (8001760 <HAL_GPIO_Init+0x2a4>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d86f      	bhi.n	80015ea <HAL_GPIO_Init+0x12e>
 800150a:	4a96      	ldr	r2, [pc, #600]	; (8001764 <HAL_GPIO_Init+0x2a8>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d052      	beq.n	80015b6 <HAL_GPIO_Init+0xfa>
 8001510:	4a94      	ldr	r2, [pc, #592]	; (8001764 <HAL_GPIO_Init+0x2a8>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d869      	bhi.n	80015ea <HAL_GPIO_Init+0x12e>
 8001516:	4a94      	ldr	r2, [pc, #592]	; (8001768 <HAL_GPIO_Init+0x2ac>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d04c      	beq.n	80015b6 <HAL_GPIO_Init+0xfa>
 800151c:	4a92      	ldr	r2, [pc, #584]	; (8001768 <HAL_GPIO_Init+0x2ac>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d863      	bhi.n	80015ea <HAL_GPIO_Init+0x12e>
 8001522:	4a92      	ldr	r2, [pc, #584]	; (800176c <HAL_GPIO_Init+0x2b0>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d046      	beq.n	80015b6 <HAL_GPIO_Init+0xfa>
 8001528:	4a90      	ldr	r2, [pc, #576]	; (800176c <HAL_GPIO_Init+0x2b0>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d85d      	bhi.n	80015ea <HAL_GPIO_Init+0x12e>
 800152e:	2b12      	cmp	r3, #18
 8001530:	d82a      	bhi.n	8001588 <HAL_GPIO_Init+0xcc>
 8001532:	2b12      	cmp	r3, #18
 8001534:	d859      	bhi.n	80015ea <HAL_GPIO_Init+0x12e>
 8001536:	a201      	add	r2, pc, #4	; (adr r2, 800153c <HAL_GPIO_Init+0x80>)
 8001538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800153c:	080015b7 	.word	0x080015b7
 8001540:	08001591 	.word	0x08001591
 8001544:	080015a3 	.word	0x080015a3
 8001548:	080015e5 	.word	0x080015e5
 800154c:	080015eb 	.word	0x080015eb
 8001550:	080015eb 	.word	0x080015eb
 8001554:	080015eb 	.word	0x080015eb
 8001558:	080015eb 	.word	0x080015eb
 800155c:	080015eb 	.word	0x080015eb
 8001560:	080015eb 	.word	0x080015eb
 8001564:	080015eb 	.word	0x080015eb
 8001568:	080015eb 	.word	0x080015eb
 800156c:	080015eb 	.word	0x080015eb
 8001570:	080015eb 	.word	0x080015eb
 8001574:	080015eb 	.word	0x080015eb
 8001578:	080015eb 	.word	0x080015eb
 800157c:	080015eb 	.word	0x080015eb
 8001580:	08001599 	.word	0x08001599
 8001584:	080015ad 	.word	0x080015ad
 8001588:	4a79      	ldr	r2, [pc, #484]	; (8001770 <HAL_GPIO_Init+0x2b4>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d013      	beq.n	80015b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800158e:	e02c      	b.n	80015ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	623b      	str	r3, [r7, #32]
          break;
 8001596:	e029      	b.n	80015ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	3304      	adds	r3, #4
 800159e:	623b      	str	r3, [r7, #32]
          break;
 80015a0:	e024      	b.n	80015ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	68db      	ldr	r3, [r3, #12]
 80015a6:	3308      	adds	r3, #8
 80015a8:	623b      	str	r3, [r7, #32]
          break;
 80015aa:	e01f      	b.n	80015ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	330c      	adds	r3, #12
 80015b2:	623b      	str	r3, [r7, #32]
          break;
 80015b4:	e01a      	b.n	80015ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d102      	bne.n	80015c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015be:	2304      	movs	r3, #4
 80015c0:	623b      	str	r3, [r7, #32]
          break;
 80015c2:	e013      	b.n	80015ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d105      	bne.n	80015d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015cc:	2308      	movs	r3, #8
 80015ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	69fa      	ldr	r2, [r7, #28]
 80015d4:	611a      	str	r2, [r3, #16]
          break;
 80015d6:	e009      	b.n	80015ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015d8:	2308      	movs	r3, #8
 80015da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	69fa      	ldr	r2, [r7, #28]
 80015e0:	615a      	str	r2, [r3, #20]
          break;
 80015e2:	e003      	b.n	80015ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015e4:	2300      	movs	r3, #0
 80015e6:	623b      	str	r3, [r7, #32]
          break;
 80015e8:	e000      	b.n	80015ec <HAL_GPIO_Init+0x130>
          break;
 80015ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015ec:	69bb      	ldr	r3, [r7, #24]
 80015ee:	2bff      	cmp	r3, #255	; 0xff
 80015f0:	d801      	bhi.n	80015f6 <HAL_GPIO_Init+0x13a>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	e001      	b.n	80015fa <HAL_GPIO_Init+0x13e>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	3304      	adds	r3, #4
 80015fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	2bff      	cmp	r3, #255	; 0xff
 8001600:	d802      	bhi.n	8001608 <HAL_GPIO_Init+0x14c>
 8001602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	e002      	b.n	800160e <HAL_GPIO_Init+0x152>
 8001608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160a:	3b08      	subs	r3, #8
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	210f      	movs	r1, #15
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	fa01 f303 	lsl.w	r3, r1, r3
 800161c:	43db      	mvns	r3, r3
 800161e:	401a      	ands	r2, r3
 8001620:	6a39      	ldr	r1, [r7, #32]
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	fa01 f303 	lsl.w	r3, r1, r3
 8001628:	431a      	orrs	r2, r3
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001636:	2b00      	cmp	r3, #0
 8001638:	f000 80b1 	beq.w	800179e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800163c:	4b4d      	ldr	r3, [pc, #308]	; (8001774 <HAL_GPIO_Init+0x2b8>)
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	4a4c      	ldr	r2, [pc, #304]	; (8001774 <HAL_GPIO_Init+0x2b8>)
 8001642:	f043 0301 	orr.w	r3, r3, #1
 8001646:	6193      	str	r3, [r2, #24]
 8001648:	4b4a      	ldr	r3, [pc, #296]	; (8001774 <HAL_GPIO_Init+0x2b8>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	f003 0301 	and.w	r3, r3, #1
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001654:	4a48      	ldr	r2, [pc, #288]	; (8001778 <HAL_GPIO_Init+0x2bc>)
 8001656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001658:	089b      	lsrs	r3, r3, #2
 800165a:	3302      	adds	r3, #2
 800165c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001660:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001664:	f003 0303 	and.w	r3, r3, #3
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	220f      	movs	r2, #15
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	43db      	mvns	r3, r3
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	4013      	ands	r3, r2
 8001676:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a40      	ldr	r2, [pc, #256]	; (800177c <HAL_GPIO_Init+0x2c0>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d013      	beq.n	80016a8 <HAL_GPIO_Init+0x1ec>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	4a3f      	ldr	r2, [pc, #252]	; (8001780 <HAL_GPIO_Init+0x2c4>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d00d      	beq.n	80016a4 <HAL_GPIO_Init+0x1e8>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4a3e      	ldr	r2, [pc, #248]	; (8001784 <HAL_GPIO_Init+0x2c8>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d007      	beq.n	80016a0 <HAL_GPIO_Init+0x1e4>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a3d      	ldr	r2, [pc, #244]	; (8001788 <HAL_GPIO_Init+0x2cc>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d101      	bne.n	800169c <HAL_GPIO_Init+0x1e0>
 8001698:	2303      	movs	r3, #3
 800169a:	e006      	b.n	80016aa <HAL_GPIO_Init+0x1ee>
 800169c:	2304      	movs	r3, #4
 800169e:	e004      	b.n	80016aa <HAL_GPIO_Init+0x1ee>
 80016a0:	2302      	movs	r3, #2
 80016a2:	e002      	b.n	80016aa <HAL_GPIO_Init+0x1ee>
 80016a4:	2301      	movs	r3, #1
 80016a6:	e000      	b.n	80016aa <HAL_GPIO_Init+0x1ee>
 80016a8:	2300      	movs	r3, #0
 80016aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016ac:	f002 0203 	and.w	r2, r2, #3
 80016b0:	0092      	lsls	r2, r2, #2
 80016b2:	4093      	lsls	r3, r2
 80016b4:	68fa      	ldr	r2, [r7, #12]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016ba:	492f      	ldr	r1, [pc, #188]	; (8001778 <HAL_GPIO_Init+0x2bc>)
 80016bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016be:	089b      	lsrs	r3, r3, #2
 80016c0:	3302      	adds	r3, #2
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d006      	beq.n	80016e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016d4:	4b2d      	ldr	r3, [pc, #180]	; (800178c <HAL_GPIO_Init+0x2d0>)
 80016d6:	689a      	ldr	r2, [r3, #8]
 80016d8:	492c      	ldr	r1, [pc, #176]	; (800178c <HAL_GPIO_Init+0x2d0>)
 80016da:	69bb      	ldr	r3, [r7, #24]
 80016dc:	4313      	orrs	r3, r2
 80016de:	608b      	str	r3, [r1, #8]
 80016e0:	e006      	b.n	80016f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016e2:	4b2a      	ldr	r3, [pc, #168]	; (800178c <HAL_GPIO_Init+0x2d0>)
 80016e4:	689a      	ldr	r2, [r3, #8]
 80016e6:	69bb      	ldr	r3, [r7, #24]
 80016e8:	43db      	mvns	r3, r3
 80016ea:	4928      	ldr	r1, [pc, #160]	; (800178c <HAL_GPIO_Init+0x2d0>)
 80016ec:	4013      	ands	r3, r2
 80016ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d006      	beq.n	800170a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016fc:	4b23      	ldr	r3, [pc, #140]	; (800178c <HAL_GPIO_Init+0x2d0>)
 80016fe:	68da      	ldr	r2, [r3, #12]
 8001700:	4922      	ldr	r1, [pc, #136]	; (800178c <HAL_GPIO_Init+0x2d0>)
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	4313      	orrs	r3, r2
 8001706:	60cb      	str	r3, [r1, #12]
 8001708:	e006      	b.n	8001718 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800170a:	4b20      	ldr	r3, [pc, #128]	; (800178c <HAL_GPIO_Init+0x2d0>)
 800170c:	68da      	ldr	r2, [r3, #12]
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	43db      	mvns	r3, r3
 8001712:	491e      	ldr	r1, [pc, #120]	; (800178c <HAL_GPIO_Init+0x2d0>)
 8001714:	4013      	ands	r3, r2
 8001716:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001720:	2b00      	cmp	r3, #0
 8001722:	d006      	beq.n	8001732 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001724:	4b19      	ldr	r3, [pc, #100]	; (800178c <HAL_GPIO_Init+0x2d0>)
 8001726:	685a      	ldr	r2, [r3, #4]
 8001728:	4918      	ldr	r1, [pc, #96]	; (800178c <HAL_GPIO_Init+0x2d0>)
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	4313      	orrs	r3, r2
 800172e:	604b      	str	r3, [r1, #4]
 8001730:	e006      	b.n	8001740 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001732:	4b16      	ldr	r3, [pc, #88]	; (800178c <HAL_GPIO_Init+0x2d0>)
 8001734:	685a      	ldr	r2, [r3, #4]
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	43db      	mvns	r3, r3
 800173a:	4914      	ldr	r1, [pc, #80]	; (800178c <HAL_GPIO_Init+0x2d0>)
 800173c:	4013      	ands	r3, r2
 800173e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d021      	beq.n	8001790 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800174c:	4b0f      	ldr	r3, [pc, #60]	; (800178c <HAL_GPIO_Init+0x2d0>)
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	490e      	ldr	r1, [pc, #56]	; (800178c <HAL_GPIO_Init+0x2d0>)
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	4313      	orrs	r3, r2
 8001756:	600b      	str	r3, [r1, #0]
 8001758:	e021      	b.n	800179e <HAL_GPIO_Init+0x2e2>
 800175a:	bf00      	nop
 800175c:	10320000 	.word	0x10320000
 8001760:	10310000 	.word	0x10310000
 8001764:	10220000 	.word	0x10220000
 8001768:	10210000 	.word	0x10210000
 800176c:	10120000 	.word	0x10120000
 8001770:	10110000 	.word	0x10110000
 8001774:	40021000 	.word	0x40021000
 8001778:	40010000 	.word	0x40010000
 800177c:	40010800 	.word	0x40010800
 8001780:	40010c00 	.word	0x40010c00
 8001784:	40011000 	.word	0x40011000
 8001788:	40011400 	.word	0x40011400
 800178c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001790:	4b0b      	ldr	r3, [pc, #44]	; (80017c0 <HAL_GPIO_Init+0x304>)
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	43db      	mvns	r3, r3
 8001798:	4909      	ldr	r1, [pc, #36]	; (80017c0 <HAL_GPIO_Init+0x304>)
 800179a:	4013      	ands	r3, r2
 800179c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800179e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a0:	3301      	adds	r3, #1
 80017a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017aa:	fa22 f303 	lsr.w	r3, r2, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	f47f ae8e 	bne.w	80014d0 <HAL_GPIO_Init+0x14>
  }
}
 80017b4:	bf00      	nop
 80017b6:	bf00      	nop
 80017b8:	372c      	adds	r7, #44	; 0x2c
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr
 80017c0:	40010400 	.word	0x40010400

080017c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d101      	bne.n	80017d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e272      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	f000 8087 	beq.w	80018f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017e4:	4b92      	ldr	r3, [pc, #584]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f003 030c 	and.w	r3, r3, #12
 80017ec:	2b04      	cmp	r3, #4
 80017ee:	d00c      	beq.n	800180a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017f0:	4b8f      	ldr	r3, [pc, #572]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f003 030c 	and.w	r3, r3, #12
 80017f8:	2b08      	cmp	r3, #8
 80017fa:	d112      	bne.n	8001822 <HAL_RCC_OscConfig+0x5e>
 80017fc:	4b8c      	ldr	r3, [pc, #560]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001804:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001808:	d10b      	bne.n	8001822 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800180a:	4b89      	ldr	r3, [pc, #548]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d06c      	beq.n	80018f0 <HAL_RCC_OscConfig+0x12c>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d168      	bne.n	80018f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e24c      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800182a:	d106      	bne.n	800183a <HAL_RCC_OscConfig+0x76>
 800182c:	4b80      	ldr	r3, [pc, #512]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a7f      	ldr	r2, [pc, #508]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001832:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001836:	6013      	str	r3, [r2, #0]
 8001838:	e02e      	b.n	8001898 <HAL_RCC_OscConfig+0xd4>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10c      	bne.n	800185c <HAL_RCC_OscConfig+0x98>
 8001842:	4b7b      	ldr	r3, [pc, #492]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a7a      	ldr	r2, [pc, #488]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001848:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800184c:	6013      	str	r3, [r2, #0]
 800184e:	4b78      	ldr	r3, [pc, #480]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a77      	ldr	r2, [pc, #476]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001854:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001858:	6013      	str	r3, [r2, #0]
 800185a:	e01d      	b.n	8001898 <HAL_RCC_OscConfig+0xd4>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001864:	d10c      	bne.n	8001880 <HAL_RCC_OscConfig+0xbc>
 8001866:	4b72      	ldr	r3, [pc, #456]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a71      	ldr	r2, [pc, #452]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800186c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001870:	6013      	str	r3, [r2, #0]
 8001872:	4b6f      	ldr	r3, [pc, #444]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a6e      	ldr	r2, [pc, #440]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800187c:	6013      	str	r3, [r2, #0]
 800187e:	e00b      	b.n	8001898 <HAL_RCC_OscConfig+0xd4>
 8001880:	4b6b      	ldr	r3, [pc, #428]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a6a      	ldr	r2, [pc, #424]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001886:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800188a:	6013      	str	r3, [r2, #0]
 800188c:	4b68      	ldr	r3, [pc, #416]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a67      	ldr	r2, [pc, #412]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001892:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001896:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d013      	beq.n	80018c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a0:	f7ff f81a 	bl	80008d8 <HAL_GetTick>
 80018a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018a6:	e008      	b.n	80018ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018a8:	f7ff f816 	bl	80008d8 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	2b64      	cmp	r3, #100	; 0x64
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e200      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ba:	4b5d      	ldr	r3, [pc, #372]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d0f0      	beq.n	80018a8 <HAL_RCC_OscConfig+0xe4>
 80018c6:	e014      	b.n	80018f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c8:	f7ff f806 	bl	80008d8 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018d0:	f7ff f802 	bl	80008d8 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b64      	cmp	r3, #100	; 0x64
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e1ec      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018e2:	4b53      	ldr	r3, [pc, #332]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1f0      	bne.n	80018d0 <HAL_RCC_OscConfig+0x10c>
 80018ee:	e000      	b.n	80018f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d063      	beq.n	80019c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018fe:	4b4c      	ldr	r3, [pc, #304]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f003 030c 	and.w	r3, r3, #12
 8001906:	2b00      	cmp	r3, #0
 8001908:	d00b      	beq.n	8001922 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800190a:	4b49      	ldr	r3, [pc, #292]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f003 030c 	and.w	r3, r3, #12
 8001912:	2b08      	cmp	r3, #8
 8001914:	d11c      	bne.n	8001950 <HAL_RCC_OscConfig+0x18c>
 8001916:	4b46      	ldr	r3, [pc, #280]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d116      	bne.n	8001950 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001922:	4b43      	ldr	r3, [pc, #268]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	2b00      	cmp	r3, #0
 800192c:	d005      	beq.n	800193a <HAL_RCC_OscConfig+0x176>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	2b01      	cmp	r3, #1
 8001934:	d001      	beq.n	800193a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e1c0      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800193a:	4b3d      	ldr	r3, [pc, #244]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	695b      	ldr	r3, [r3, #20]
 8001946:	00db      	lsls	r3, r3, #3
 8001948:	4939      	ldr	r1, [pc, #228]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800194a:	4313      	orrs	r3, r2
 800194c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800194e:	e03a      	b.n	80019c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	691b      	ldr	r3, [r3, #16]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d020      	beq.n	800199a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001958:	4b36      	ldr	r3, [pc, #216]	; (8001a34 <HAL_RCC_OscConfig+0x270>)
 800195a:	2201      	movs	r2, #1
 800195c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195e:	f7fe ffbb 	bl	80008d8 <HAL_GetTick>
 8001962:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001964:	e008      	b.n	8001978 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001966:	f7fe ffb7 	bl	80008d8 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	2b02      	cmp	r3, #2
 8001972:	d901      	bls.n	8001978 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e1a1      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001978:	4b2d      	ldr	r3, [pc, #180]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0302 	and.w	r3, r3, #2
 8001980:	2b00      	cmp	r3, #0
 8001982:	d0f0      	beq.n	8001966 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001984:	4b2a      	ldr	r3, [pc, #168]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	695b      	ldr	r3, [r3, #20]
 8001990:	00db      	lsls	r3, r3, #3
 8001992:	4927      	ldr	r1, [pc, #156]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001994:	4313      	orrs	r3, r2
 8001996:	600b      	str	r3, [r1, #0]
 8001998:	e015      	b.n	80019c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800199a:	4b26      	ldr	r3, [pc, #152]	; (8001a34 <HAL_RCC_OscConfig+0x270>)
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a0:	f7fe ff9a 	bl	80008d8 <HAL_GetTick>
 80019a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019a6:	e008      	b.n	80019ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019a8:	f7fe ff96 	bl	80008d8 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e180      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ba:	4b1d      	ldr	r3, [pc, #116]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d1f0      	bne.n	80019a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0308 	and.w	r3, r3, #8
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d03a      	beq.n	8001a48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	699b      	ldr	r3, [r3, #24]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d019      	beq.n	8001a0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019da:	4b17      	ldr	r3, [pc, #92]	; (8001a38 <HAL_RCC_OscConfig+0x274>)
 80019dc:	2201      	movs	r2, #1
 80019de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019e0:	f7fe ff7a 	bl	80008d8 <HAL_GetTick>
 80019e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019e6:	e008      	b.n	80019fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019e8:	f7fe ff76 	bl	80008d8 <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e160      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019fa:	4b0d      	ldr	r3, [pc, #52]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d0f0      	beq.n	80019e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a06:	2001      	movs	r0, #1
 8001a08:	f000 face 	bl	8001fa8 <RCC_Delay>
 8001a0c:	e01c      	b.n	8001a48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <HAL_RCC_OscConfig+0x274>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a14:	f7fe ff60 	bl	80008d8 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a1a:	e00f      	b.n	8001a3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a1c:	f7fe ff5c 	bl	80008d8 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d908      	bls.n	8001a3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e146      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
 8001a2e:	bf00      	nop
 8001a30:	40021000 	.word	0x40021000
 8001a34:	42420000 	.word	0x42420000
 8001a38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a3c:	4b92      	ldr	r3, [pc, #584]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d1e9      	bne.n	8001a1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0304 	and.w	r3, r3, #4
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	f000 80a6 	beq.w	8001ba2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a56:	2300      	movs	r3, #0
 8001a58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a5a:	4b8b      	ldr	r3, [pc, #556]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d10d      	bne.n	8001a82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a66:	4b88      	ldr	r3, [pc, #544]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	4a87      	ldr	r2, [pc, #540]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a70:	61d3      	str	r3, [r2, #28]
 8001a72:	4b85      	ldr	r3, [pc, #532]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a82:	4b82      	ldr	r3, [pc, #520]	; (8001c8c <HAL_RCC_OscConfig+0x4c8>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d118      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a8e:	4b7f      	ldr	r3, [pc, #508]	; (8001c8c <HAL_RCC_OscConfig+0x4c8>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a7e      	ldr	r2, [pc, #504]	; (8001c8c <HAL_RCC_OscConfig+0x4c8>)
 8001a94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a9a:	f7fe ff1d 	bl	80008d8 <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aa2:	f7fe ff19 	bl	80008d8 <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b64      	cmp	r3, #100	; 0x64
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e103      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab4:	4b75      	ldr	r3, [pc, #468]	; (8001c8c <HAL_RCC_OscConfig+0x4c8>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0f0      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d106      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x312>
 8001ac8:	4b6f      	ldr	r3, [pc, #444]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	4a6e      	ldr	r2, [pc, #440]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001ace:	f043 0301 	orr.w	r3, r3, #1
 8001ad2:	6213      	str	r3, [r2, #32]
 8001ad4:	e02d      	b.n	8001b32 <HAL_RCC_OscConfig+0x36e>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d10c      	bne.n	8001af8 <HAL_RCC_OscConfig+0x334>
 8001ade:	4b6a      	ldr	r3, [pc, #424]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001ae0:	6a1b      	ldr	r3, [r3, #32]
 8001ae2:	4a69      	ldr	r2, [pc, #420]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001ae4:	f023 0301 	bic.w	r3, r3, #1
 8001ae8:	6213      	str	r3, [r2, #32]
 8001aea:	4b67      	ldr	r3, [pc, #412]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001aec:	6a1b      	ldr	r3, [r3, #32]
 8001aee:	4a66      	ldr	r2, [pc, #408]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001af0:	f023 0304 	bic.w	r3, r3, #4
 8001af4:	6213      	str	r3, [r2, #32]
 8001af6:	e01c      	b.n	8001b32 <HAL_RCC_OscConfig+0x36e>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	2b05      	cmp	r3, #5
 8001afe:	d10c      	bne.n	8001b1a <HAL_RCC_OscConfig+0x356>
 8001b00:	4b61      	ldr	r3, [pc, #388]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b02:	6a1b      	ldr	r3, [r3, #32]
 8001b04:	4a60      	ldr	r2, [pc, #384]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b06:	f043 0304 	orr.w	r3, r3, #4
 8001b0a:	6213      	str	r3, [r2, #32]
 8001b0c:	4b5e      	ldr	r3, [pc, #376]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b0e:	6a1b      	ldr	r3, [r3, #32]
 8001b10:	4a5d      	ldr	r2, [pc, #372]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b12:	f043 0301 	orr.w	r3, r3, #1
 8001b16:	6213      	str	r3, [r2, #32]
 8001b18:	e00b      	b.n	8001b32 <HAL_RCC_OscConfig+0x36e>
 8001b1a:	4b5b      	ldr	r3, [pc, #364]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b1c:	6a1b      	ldr	r3, [r3, #32]
 8001b1e:	4a5a      	ldr	r2, [pc, #360]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b20:	f023 0301 	bic.w	r3, r3, #1
 8001b24:	6213      	str	r3, [r2, #32]
 8001b26:	4b58      	ldr	r3, [pc, #352]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b28:	6a1b      	ldr	r3, [r3, #32]
 8001b2a:	4a57      	ldr	r2, [pc, #348]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b2c:	f023 0304 	bic.w	r3, r3, #4
 8001b30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d015      	beq.n	8001b66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b3a:	f7fe fecd 	bl	80008d8 <HAL_GetTick>
 8001b3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b40:	e00a      	b.n	8001b58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b42:	f7fe fec9 	bl	80008d8 <HAL_GetTick>
 8001b46:	4602      	mov	r2, r0
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e0b1      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b58:	4b4b      	ldr	r3, [pc, #300]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b5a:	6a1b      	ldr	r3, [r3, #32]
 8001b5c:	f003 0302 	and.w	r3, r3, #2
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d0ee      	beq.n	8001b42 <HAL_RCC_OscConfig+0x37e>
 8001b64:	e014      	b.n	8001b90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b66:	f7fe feb7 	bl	80008d8 <HAL_GetTick>
 8001b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b6c:	e00a      	b.n	8001b84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b6e:	f7fe feb3 	bl	80008d8 <HAL_GetTick>
 8001b72:	4602      	mov	r2, r0
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d901      	bls.n	8001b84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e09b      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b84:	4b40      	ldr	r3, [pc, #256]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b86:	6a1b      	ldr	r3, [r3, #32]
 8001b88:	f003 0302 	and.w	r3, r3, #2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d1ee      	bne.n	8001b6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b90:	7dfb      	ldrb	r3, [r7, #23]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d105      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b96:	4b3c      	ldr	r3, [pc, #240]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b98:	69db      	ldr	r3, [r3, #28]
 8001b9a:	4a3b      	ldr	r2, [pc, #236]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ba0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 8087 	beq.w	8001cba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bac:	4b36      	ldr	r3, [pc, #216]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 030c 	and.w	r3, r3, #12
 8001bb4:	2b08      	cmp	r3, #8
 8001bb6:	d061      	beq.n	8001c7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	69db      	ldr	r3, [r3, #28]
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d146      	bne.n	8001c4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc0:	4b33      	ldr	r3, [pc, #204]	; (8001c90 <HAL_RCC_OscConfig+0x4cc>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc6:	f7fe fe87 	bl	80008d8 <HAL_GetTick>
 8001bca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bcc:	e008      	b.n	8001be0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bce:	f7fe fe83 	bl	80008d8 <HAL_GetTick>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d901      	bls.n	8001be0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e06d      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001be0:	4b29      	ldr	r3, [pc, #164]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d1f0      	bne.n	8001bce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a1b      	ldr	r3, [r3, #32]
 8001bf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bf4:	d108      	bne.n	8001c08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001bf6:	4b24      	ldr	r3, [pc, #144]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	4921      	ldr	r1, [pc, #132]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001c04:	4313      	orrs	r3, r2
 8001c06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c08:	4b1f      	ldr	r3, [pc, #124]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6a19      	ldr	r1, [r3, #32]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c18:	430b      	orrs	r3, r1
 8001c1a:	491b      	ldr	r1, [pc, #108]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c20:	4b1b      	ldr	r3, [pc, #108]	; (8001c90 <HAL_RCC_OscConfig+0x4cc>)
 8001c22:	2201      	movs	r2, #1
 8001c24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c26:	f7fe fe57 	bl	80008d8 <HAL_GetTick>
 8001c2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c2c:	e008      	b.n	8001c40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c2e:	f7fe fe53 	bl	80008d8 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d901      	bls.n	8001c40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e03d      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c40:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d0f0      	beq.n	8001c2e <HAL_RCC_OscConfig+0x46a>
 8001c4c:	e035      	b.n	8001cba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c4e:	4b10      	ldr	r3, [pc, #64]	; (8001c90 <HAL_RCC_OscConfig+0x4cc>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c54:	f7fe fe40 	bl	80008d8 <HAL_GetTick>
 8001c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c5c:	f7fe fe3c 	bl	80008d8 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e026      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c6e:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d1f0      	bne.n	8001c5c <HAL_RCC_OscConfig+0x498>
 8001c7a:	e01e      	b.n	8001cba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	69db      	ldr	r3, [r3, #28]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d107      	bne.n	8001c94 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e019      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	40007000 	.word	0x40007000
 8001c90:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c94:	4b0b      	ldr	r3, [pc, #44]	; (8001cc4 <HAL_RCC_OscConfig+0x500>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a1b      	ldr	r3, [r3, #32]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d106      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d001      	beq.n	8001cba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e000      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001cba:	2300      	movs	r3, #0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3718      	adds	r7, #24
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	40021000 	.word	0x40021000

08001cc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d101      	bne.n	8001cdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e0d0      	b.n	8001e7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cdc:	4b6a      	ldr	r3, [pc, #424]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f003 0307 	and.w	r3, r3, #7
 8001ce4:	683a      	ldr	r2, [r7, #0]
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d910      	bls.n	8001d0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cea:	4b67      	ldr	r3, [pc, #412]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f023 0207 	bic.w	r2, r3, #7
 8001cf2:	4965      	ldr	r1, [pc, #404]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cfa:	4b63      	ldr	r3, [pc, #396]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0307 	and.w	r3, r3, #7
 8001d02:	683a      	ldr	r2, [r7, #0]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d001      	beq.n	8001d0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e0b8      	b.n	8001e7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0302 	and.w	r3, r3, #2
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d020      	beq.n	8001d5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0304 	and.w	r3, r3, #4
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d005      	beq.n	8001d30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d24:	4b59      	ldr	r3, [pc, #356]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	4a58      	ldr	r2, [pc, #352]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0308 	and.w	r3, r3, #8
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d005      	beq.n	8001d48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d3c:	4b53      	ldr	r3, [pc, #332]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	4a52      	ldr	r2, [pc, #328]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d42:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001d46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d48:	4b50      	ldr	r3, [pc, #320]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	494d      	ldr	r1, [pc, #308]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d56:	4313      	orrs	r3, r2
 8001d58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d040      	beq.n	8001de8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d107      	bne.n	8001d7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d6e:	4b47      	ldr	r3, [pc, #284]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d115      	bne.n	8001da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e07f      	b.n	8001e7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d107      	bne.n	8001d96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d86:	4b41      	ldr	r3, [pc, #260]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d109      	bne.n	8001da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e073      	b.n	8001e7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d96:	4b3d      	ldr	r3, [pc, #244]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0302 	and.w	r3, r3, #2
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e06b      	b.n	8001e7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001da6:	4b39      	ldr	r3, [pc, #228]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f023 0203 	bic.w	r2, r3, #3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	4936      	ldr	r1, [pc, #216]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001db4:	4313      	orrs	r3, r2
 8001db6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001db8:	f7fe fd8e 	bl	80008d8 <HAL_GetTick>
 8001dbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dbe:	e00a      	b.n	8001dd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dc0:	f7fe fd8a 	bl	80008d8 <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d901      	bls.n	8001dd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e053      	b.n	8001e7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dd6:	4b2d      	ldr	r3, [pc, #180]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f003 020c 	and.w	r2, r3, #12
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d1eb      	bne.n	8001dc0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001de8:	4b27      	ldr	r3, [pc, #156]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0307 	and.w	r3, r3, #7
 8001df0:	683a      	ldr	r2, [r7, #0]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d210      	bcs.n	8001e18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001df6:	4b24      	ldr	r3, [pc, #144]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f023 0207 	bic.w	r2, r3, #7
 8001dfe:	4922      	ldr	r1, [pc, #136]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e06:	4b20      	ldr	r3, [pc, #128]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d001      	beq.n	8001e18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e032      	b.n	8001e7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d008      	beq.n	8001e36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e24:	4b19      	ldr	r3, [pc, #100]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	4916      	ldr	r1, [pc, #88]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e32:	4313      	orrs	r3, r2
 8001e34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0308 	and.w	r3, r3, #8
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d009      	beq.n	8001e56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e42:	4b12      	ldr	r3, [pc, #72]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	00db      	lsls	r3, r3, #3
 8001e50:	490e      	ldr	r1, [pc, #56]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e56:	f000 f821 	bl	8001e9c <HAL_RCC_GetSysClockFreq>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	4b0b      	ldr	r3, [pc, #44]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	091b      	lsrs	r3, r3, #4
 8001e62:	f003 030f 	and.w	r3, r3, #15
 8001e66:	490a      	ldr	r1, [pc, #40]	; (8001e90 <HAL_RCC_ClockConfig+0x1c8>)
 8001e68:	5ccb      	ldrb	r3, [r1, r3]
 8001e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e6e:	4a09      	ldr	r2, [pc, #36]	; (8001e94 <HAL_RCC_ClockConfig+0x1cc>)
 8001e70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e72:	4b09      	ldr	r3, [pc, #36]	; (8001e98 <HAL_RCC_ClockConfig+0x1d0>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7fe fcec 	bl	8000854 <HAL_InitTick>

  return HAL_OK;
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3710      	adds	r7, #16
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40022000 	.word	0x40022000
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	08003e10 	.word	0x08003e10
 8001e94:	20000000 	.word	0x20000000
 8001e98:	20000004 	.word	0x20000004

08001e9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b087      	sub	sp, #28
 8001ea0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60bb      	str	r3, [r7, #8]
 8001eaa:	2300      	movs	r3, #0
 8001eac:	617b      	str	r3, [r7, #20]
 8001eae:	2300      	movs	r3, #0
 8001eb0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001eb6:	4b1e      	ldr	r3, [pc, #120]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x94>)
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	f003 030c 	and.w	r3, r3, #12
 8001ec2:	2b04      	cmp	r3, #4
 8001ec4:	d002      	beq.n	8001ecc <HAL_RCC_GetSysClockFreq+0x30>
 8001ec6:	2b08      	cmp	r3, #8
 8001ec8:	d003      	beq.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x36>
 8001eca:	e027      	b.n	8001f1c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ecc:	4b19      	ldr	r3, [pc, #100]	; (8001f34 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ece:	613b      	str	r3, [r7, #16]
      break;
 8001ed0:	e027      	b.n	8001f22 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	0c9b      	lsrs	r3, r3, #18
 8001ed6:	f003 030f 	and.w	r3, r3, #15
 8001eda:	4a17      	ldr	r2, [pc, #92]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001edc:	5cd3      	ldrb	r3, [r2, r3]
 8001ede:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d010      	beq.n	8001f0c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001eea:	4b11      	ldr	r3, [pc, #68]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x94>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	0c5b      	lsrs	r3, r3, #17
 8001ef0:	f003 0301 	and.w	r3, r3, #1
 8001ef4:	4a11      	ldr	r2, [pc, #68]	; (8001f3c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ef6:	5cd3      	ldrb	r3, [r2, r3]
 8001ef8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a0d      	ldr	r2, [pc, #52]	; (8001f34 <HAL_RCC_GetSysClockFreq+0x98>)
 8001efe:	fb03 f202 	mul.w	r2, r3, r2
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f08:	617b      	str	r3, [r7, #20]
 8001f0a:	e004      	b.n	8001f16 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4a0c      	ldr	r2, [pc, #48]	; (8001f40 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f10:	fb02 f303 	mul.w	r3, r2, r3
 8001f14:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	613b      	str	r3, [r7, #16]
      break;
 8001f1a:	e002      	b.n	8001f22 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f1c:	4b05      	ldr	r3, [pc, #20]	; (8001f34 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f1e:	613b      	str	r3, [r7, #16]
      break;
 8001f20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f22:	693b      	ldr	r3, [r7, #16]
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	371c      	adds	r7, #28
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bc80      	pop	{r7}
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	40021000 	.word	0x40021000
 8001f34:	007a1200 	.word	0x007a1200
 8001f38:	08003e28 	.word	0x08003e28
 8001f3c:	08003e38 	.word	0x08003e38
 8001f40:	003d0900 	.word	0x003d0900

08001f44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f48:	4b02      	ldr	r3, [pc, #8]	; (8001f54 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bc80      	pop	{r7}
 8001f52:	4770      	bx	lr
 8001f54:	20000000 	.word	0x20000000

08001f58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f5c:	f7ff fff2 	bl	8001f44 <HAL_RCC_GetHCLKFreq>
 8001f60:	4602      	mov	r2, r0
 8001f62:	4b05      	ldr	r3, [pc, #20]	; (8001f78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	0a1b      	lsrs	r3, r3, #8
 8001f68:	f003 0307 	and.w	r3, r3, #7
 8001f6c:	4903      	ldr	r1, [pc, #12]	; (8001f7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f6e:	5ccb      	ldrb	r3, [r1, r3]
 8001f70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	08003e20 	.word	0x08003e20

08001f80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f84:	f7ff ffde 	bl	8001f44 <HAL_RCC_GetHCLKFreq>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	4b05      	ldr	r3, [pc, #20]	; (8001fa0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	0adb      	lsrs	r3, r3, #11
 8001f90:	f003 0307 	and.w	r3, r3, #7
 8001f94:	4903      	ldr	r1, [pc, #12]	; (8001fa4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f96:	5ccb      	ldrb	r3, [r1, r3]
 8001f98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	08003e20 	.word	0x08003e20

08001fa8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fb0:	4b0a      	ldr	r3, [pc, #40]	; (8001fdc <RCC_Delay+0x34>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a0a      	ldr	r2, [pc, #40]	; (8001fe0 <RCC_Delay+0x38>)
 8001fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fba:	0a5b      	lsrs	r3, r3, #9
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	fb02 f303 	mul.w	r3, r2, r3
 8001fc2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fc4:	bf00      	nop
  }
  while (Delay --);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	1e5a      	subs	r2, r3, #1
 8001fca:	60fa      	str	r2, [r7, #12]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d1f9      	bne.n	8001fc4 <RCC_Delay+0x1c>
}
 8001fd0:	bf00      	nop
 8001fd2:	bf00      	nop
 8001fd4:	3714      	adds	r7, #20
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr
 8001fdc:	20000000 	.word	0x20000000
 8001fe0:	10624dd3 	.word	0x10624dd3

08001fe4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001fec:	2300      	movs	r3, #0
 8001fee:	613b      	str	r3, [r7, #16]
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0301 	and.w	r3, r3, #1
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d07d      	beq.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002000:	2300      	movs	r3, #0
 8002002:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002004:	4b4f      	ldr	r3, [pc, #316]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002006:	69db      	ldr	r3, [r3, #28]
 8002008:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800200c:	2b00      	cmp	r3, #0
 800200e:	d10d      	bne.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002010:	4b4c      	ldr	r3, [pc, #304]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002012:	69db      	ldr	r3, [r3, #28]
 8002014:	4a4b      	ldr	r2, [pc, #300]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002016:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800201a:	61d3      	str	r3, [r2, #28]
 800201c:	4b49      	ldr	r3, [pc, #292]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800201e:	69db      	ldr	r3, [r3, #28]
 8002020:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002024:	60bb      	str	r3, [r7, #8]
 8002026:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002028:	2301      	movs	r3, #1
 800202a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800202c:	4b46      	ldr	r3, [pc, #280]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002034:	2b00      	cmp	r3, #0
 8002036:	d118      	bne.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002038:	4b43      	ldr	r3, [pc, #268]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a42      	ldr	r2, [pc, #264]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800203e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002042:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002044:	f7fe fc48 	bl	80008d8 <HAL_GetTick>
 8002048:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800204a:	e008      	b.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800204c:	f7fe fc44 	bl	80008d8 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b64      	cmp	r3, #100	; 0x64
 8002058:	d901      	bls.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e06d      	b.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800205e:	4b3a      	ldr	r3, [pc, #232]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002066:	2b00      	cmp	r3, #0
 8002068:	d0f0      	beq.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800206a:	4b36      	ldr	r3, [pc, #216]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002072:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d02e      	beq.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	429a      	cmp	r2, r3
 8002086:	d027      	beq.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002088:	4b2e      	ldr	r3, [pc, #184]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800208a:	6a1b      	ldr	r3, [r3, #32]
 800208c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002090:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002092:	4b2e      	ldr	r3, [pc, #184]	; (800214c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002094:	2201      	movs	r2, #1
 8002096:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002098:	4b2c      	ldr	r3, [pc, #176]	; (800214c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800209a:	2200      	movs	r2, #0
 800209c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800209e:	4a29      	ldr	r2, [pc, #164]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d014      	beq.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ae:	f7fe fc13 	bl	80008d8 <HAL_GetTick>
 80020b2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020b4:	e00a      	b.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b6:	f7fe fc0f 	bl	80008d8 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d901      	bls.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e036      	b.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020cc:	4b1d      	ldr	r3, [pc, #116]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020ce:	6a1b      	ldr	r3, [r3, #32]
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d0ee      	beq.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020d8:	4b1a      	ldr	r3, [pc, #104]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020da:	6a1b      	ldr	r3, [r3, #32]
 80020dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	4917      	ldr	r1, [pc, #92]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020e6:	4313      	orrs	r3, r2
 80020e8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020ea:	7dfb      	ldrb	r3, [r7, #23]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d105      	bne.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020f0:	4b14      	ldr	r3, [pc, #80]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020f2:	69db      	ldr	r3, [r3, #28]
 80020f4:	4a13      	ldr	r2, [pc, #76]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020fa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0302 	and.w	r3, r3, #2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d008      	beq.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002108:	4b0e      	ldr	r3, [pc, #56]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	490b      	ldr	r1, [pc, #44]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002116:	4313      	orrs	r3, r2
 8002118:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0310 	and.w	r3, r3, #16
 8002122:	2b00      	cmp	r3, #0
 8002124:	d008      	beq.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002126:	4b07      	ldr	r3, [pc, #28]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	4904      	ldr	r1, [pc, #16]	; (8002144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002134:	4313      	orrs	r3, r2
 8002136:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3718      	adds	r7, #24
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	40021000 	.word	0x40021000
 8002148:	40007000 	.word	0x40007000
 800214c:	42420440 	.word	0x42420440

08002150 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b088      	sub	sp, #32
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]
 800215c:	2300      	movs	r3, #0
 800215e:	61fb      	str	r3, [r7, #28]
 8002160:	2300      	movs	r3, #0
 8002162:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002164:	2300      	movs	r3, #0
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	2300      	movs	r3, #0
 800216a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2b10      	cmp	r3, #16
 8002170:	d00a      	beq.n	8002188 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2b10      	cmp	r3, #16
 8002176:	f200 808a 	bhi.w	800228e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d045      	beq.n	800220c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2b02      	cmp	r3, #2
 8002184:	d075      	beq.n	8002272 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002186:	e082      	b.n	800228e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002188:	4b46      	ldr	r3, [pc, #280]	; (80022a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800218e:	4b45      	ldr	r3, [pc, #276]	; (80022a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d07b      	beq.n	8002292 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	0c9b      	lsrs	r3, r3, #18
 800219e:	f003 030f 	and.w	r3, r3, #15
 80021a2:	4a41      	ldr	r2, [pc, #260]	; (80022a8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80021a4:	5cd3      	ldrb	r3, [r2, r3]
 80021a6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d015      	beq.n	80021de <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021b2:	4b3c      	ldr	r3, [pc, #240]	; (80022a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	0c5b      	lsrs	r3, r3, #17
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	4a3b      	ldr	r2, [pc, #236]	; (80022ac <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80021be:	5cd3      	ldrb	r3, [r2, r3]
 80021c0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d00d      	beq.n	80021e8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80021cc:	4a38      	ldr	r2, [pc, #224]	; (80022b0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	fb02 f303 	mul.w	r3, r2, r3
 80021da:	61fb      	str	r3, [r7, #28]
 80021dc:	e004      	b.n	80021e8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	4a34      	ldr	r2, [pc, #208]	; (80022b4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80021e2:	fb02 f303 	mul.w	r3, r2, r3
 80021e6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80021e8:	4b2e      	ldr	r3, [pc, #184]	; (80022a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021f4:	d102      	bne.n	80021fc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	61bb      	str	r3, [r7, #24]
      break;
 80021fa:	e04a      	b.n	8002292 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	4a2d      	ldr	r2, [pc, #180]	; (80022b8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002202:	fba2 2303 	umull	r2, r3, r2, r3
 8002206:	085b      	lsrs	r3, r3, #1
 8002208:	61bb      	str	r3, [r7, #24]
      break;
 800220a:	e042      	b.n	8002292 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800220c:	4b25      	ldr	r3, [pc, #148]	; (80022a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002218:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800221c:	d108      	bne.n	8002230 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d003      	beq.n	8002230 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002228:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800222c:	61bb      	str	r3, [r7, #24]
 800222e:	e01f      	b.n	8002270 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002236:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800223a:	d109      	bne.n	8002250 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800223c:	4b19      	ldr	r3, [pc, #100]	; (80022a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800223e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d003      	beq.n	8002250 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002248:	f649 4340 	movw	r3, #40000	; 0x9c40
 800224c:	61bb      	str	r3, [r7, #24]
 800224e:	e00f      	b.n	8002270 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002256:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800225a:	d11c      	bne.n	8002296 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800225c:	4b11      	ldr	r3, [pc, #68]	; (80022a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d016      	beq.n	8002296 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002268:	f24f 4324 	movw	r3, #62500	; 0xf424
 800226c:	61bb      	str	r3, [r7, #24]
      break;
 800226e:	e012      	b.n	8002296 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002270:	e011      	b.n	8002296 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002272:	f7ff fe85 	bl	8001f80 <HAL_RCC_GetPCLK2Freq>
 8002276:	4602      	mov	r2, r0
 8002278:	4b0a      	ldr	r3, [pc, #40]	; (80022a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	0b9b      	lsrs	r3, r3, #14
 800227e:	f003 0303 	and.w	r3, r3, #3
 8002282:	3301      	adds	r3, #1
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	fbb2 f3f3 	udiv	r3, r2, r3
 800228a:	61bb      	str	r3, [r7, #24]
      break;
 800228c:	e004      	b.n	8002298 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800228e:	bf00      	nop
 8002290:	e002      	b.n	8002298 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002292:	bf00      	nop
 8002294:	e000      	b.n	8002298 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002296:	bf00      	nop
    }
  }
  return (frequency);
 8002298:	69bb      	ldr	r3, [r7, #24]
}
 800229a:	4618      	mov	r0, r3
 800229c:	3720      	adds	r7, #32
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	40021000 	.word	0x40021000
 80022a8:	08003e3c 	.word	0x08003e3c
 80022ac:	08003e4c 	.word	0x08003e4c
 80022b0:	007a1200 	.word	0x007a1200
 80022b4:	003d0900 	.word	0x003d0900
 80022b8:	aaaaaaab 	.word	0xaaaaaaab

080022bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d101      	bne.n	80022ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e041      	b.n	8002352 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d106      	bne.n	80022e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f7fe f934 	bl	8000550 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2202      	movs	r2, #2
 80022ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3304      	adds	r3, #4
 80022f8:	4619      	mov	r1, r3
 80022fa:	4610      	mov	r0, r2
 80022fc:	f000 fa74 	bl	80027e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002350:	2300      	movs	r3, #0
}
 8002352:	4618      	mov	r0, r3
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
	...

0800235c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800236a:	b2db      	uxtb	r3, r3
 800236c:	2b01      	cmp	r3, #1
 800236e:	d001      	beq.n	8002374 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e03a      	b.n	80023ea <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2202      	movs	r2, #2
 8002378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	68da      	ldr	r2, [r3, #12]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f042 0201 	orr.w	r2, r2, #1
 800238a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a18      	ldr	r2, [pc, #96]	; (80023f4 <HAL_TIM_Base_Start_IT+0x98>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d00e      	beq.n	80023b4 <HAL_TIM_Base_Start_IT+0x58>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800239e:	d009      	beq.n	80023b4 <HAL_TIM_Base_Start_IT+0x58>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a14      	ldr	r2, [pc, #80]	; (80023f8 <HAL_TIM_Base_Start_IT+0x9c>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d004      	beq.n	80023b4 <HAL_TIM_Base_Start_IT+0x58>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a13      	ldr	r2, [pc, #76]	; (80023fc <HAL_TIM_Base_Start_IT+0xa0>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d111      	bne.n	80023d8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 0307 	and.w	r3, r3, #7
 80023be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2b06      	cmp	r3, #6
 80023c4:	d010      	beq.n	80023e8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f042 0201 	orr.w	r2, r2, #1
 80023d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023d6:	e007      	b.n	80023e8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f042 0201 	orr.w	r2, r2, #1
 80023e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3714      	adds	r7, #20
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr
 80023f4:	40012c00 	.word	0x40012c00
 80023f8:	40000400 	.word	0x40000400
 80023fc:	40000800 	.word	0x40000800

08002400 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b02      	cmp	r3, #2
 8002414:	d122      	bne.n	800245c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	f003 0302 	and.w	r3, r3, #2
 8002420:	2b02      	cmp	r3, #2
 8002422:	d11b      	bne.n	800245c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f06f 0202 	mvn.w	r2, #2
 800242c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2201      	movs	r2, #1
 8002432:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	f003 0303 	and.w	r3, r3, #3
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f000 f9b4 	bl	80027b0 <HAL_TIM_IC_CaptureCallback>
 8002448:	e005      	b.n	8002456 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f000 f9a7 	bl	800279e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	f000 f9b6 	bl	80027c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	f003 0304 	and.w	r3, r3, #4
 8002466:	2b04      	cmp	r3, #4
 8002468:	d122      	bne.n	80024b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	f003 0304 	and.w	r3, r3, #4
 8002474:	2b04      	cmp	r3, #4
 8002476:	d11b      	bne.n	80024b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f06f 0204 	mvn.w	r2, #4
 8002480:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2202      	movs	r2, #2
 8002486:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	699b      	ldr	r3, [r3, #24]
 800248e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 f98a 	bl	80027b0 <HAL_TIM_IC_CaptureCallback>
 800249c:	e005      	b.n	80024aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 f97d 	bl	800279e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f000 f98c 	bl	80027c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	691b      	ldr	r3, [r3, #16]
 80024b6:	f003 0308 	and.w	r3, r3, #8
 80024ba:	2b08      	cmp	r3, #8
 80024bc:	d122      	bne.n	8002504 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	f003 0308 	and.w	r3, r3, #8
 80024c8:	2b08      	cmp	r3, #8
 80024ca:	d11b      	bne.n	8002504 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f06f 0208 	mvn.w	r2, #8
 80024d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2204      	movs	r2, #4
 80024da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	69db      	ldr	r3, [r3, #28]
 80024e2:	f003 0303 	and.w	r3, r3, #3
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 f960 	bl	80027b0 <HAL_TIM_IC_CaptureCallback>
 80024f0:	e005      	b.n	80024fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f000 f953 	bl	800279e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f000 f962 	bl	80027c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	691b      	ldr	r3, [r3, #16]
 800250a:	f003 0310 	and.w	r3, r3, #16
 800250e:	2b10      	cmp	r3, #16
 8002510:	d122      	bne.n	8002558 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	f003 0310 	and.w	r3, r3, #16
 800251c:	2b10      	cmp	r3, #16
 800251e:	d11b      	bne.n	8002558 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f06f 0210 	mvn.w	r2, #16
 8002528:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2208      	movs	r2, #8
 800252e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	69db      	ldr	r3, [r3, #28]
 8002536:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800253a:	2b00      	cmp	r3, #0
 800253c:	d003      	beq.n	8002546 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f000 f936 	bl	80027b0 <HAL_TIM_IC_CaptureCallback>
 8002544:	e005      	b.n	8002552 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f000 f929 	bl	800279e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f000 f938 	bl	80027c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	691b      	ldr	r3, [r3, #16]
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	2b01      	cmp	r3, #1
 8002564:	d10e      	bne.n	8002584 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	2b01      	cmp	r3, #1
 8002572:	d107      	bne.n	8002584 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f06f 0201 	mvn.w	r2, #1
 800257c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f7fd ff5a 	bl	8000438 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800258e:	2b80      	cmp	r3, #128	; 0x80
 8002590:	d10e      	bne.n	80025b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800259c:	2b80      	cmp	r3, #128	; 0x80
 800259e:	d107      	bne.n	80025b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80025a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f000 fa7b 	bl	8002aa6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	691b      	ldr	r3, [r3, #16]
 80025b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025ba:	2b40      	cmp	r3, #64	; 0x40
 80025bc:	d10e      	bne.n	80025dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025c8:	2b40      	cmp	r3, #64	; 0x40
 80025ca:	d107      	bne.n	80025dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 f8fc 	bl	80027d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	f003 0320 	and.w	r3, r3, #32
 80025e6:	2b20      	cmp	r3, #32
 80025e8:	d10e      	bne.n	8002608 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	f003 0320 	and.w	r3, r3, #32
 80025f4:	2b20      	cmp	r3, #32
 80025f6:	d107      	bne.n	8002608 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f06f 0220 	mvn.w	r2, #32
 8002600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f000 fa46 	bl	8002a94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002608:	bf00      	nop
 800260a:	3708      	adds	r7, #8
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800261a:	2300      	movs	r3, #0
 800261c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002624:	2b01      	cmp	r3, #1
 8002626:	d101      	bne.n	800262c <HAL_TIM_ConfigClockSource+0x1c>
 8002628:	2302      	movs	r3, #2
 800262a:	e0b4      	b.n	8002796 <HAL_TIM_ConfigClockSource+0x186>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2202      	movs	r2, #2
 8002638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800264a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002652:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	68ba      	ldr	r2, [r7, #8]
 800265a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002664:	d03e      	beq.n	80026e4 <HAL_TIM_ConfigClockSource+0xd4>
 8002666:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800266a:	f200 8087 	bhi.w	800277c <HAL_TIM_ConfigClockSource+0x16c>
 800266e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002672:	f000 8086 	beq.w	8002782 <HAL_TIM_ConfigClockSource+0x172>
 8002676:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800267a:	d87f      	bhi.n	800277c <HAL_TIM_ConfigClockSource+0x16c>
 800267c:	2b70      	cmp	r3, #112	; 0x70
 800267e:	d01a      	beq.n	80026b6 <HAL_TIM_ConfigClockSource+0xa6>
 8002680:	2b70      	cmp	r3, #112	; 0x70
 8002682:	d87b      	bhi.n	800277c <HAL_TIM_ConfigClockSource+0x16c>
 8002684:	2b60      	cmp	r3, #96	; 0x60
 8002686:	d050      	beq.n	800272a <HAL_TIM_ConfigClockSource+0x11a>
 8002688:	2b60      	cmp	r3, #96	; 0x60
 800268a:	d877      	bhi.n	800277c <HAL_TIM_ConfigClockSource+0x16c>
 800268c:	2b50      	cmp	r3, #80	; 0x50
 800268e:	d03c      	beq.n	800270a <HAL_TIM_ConfigClockSource+0xfa>
 8002690:	2b50      	cmp	r3, #80	; 0x50
 8002692:	d873      	bhi.n	800277c <HAL_TIM_ConfigClockSource+0x16c>
 8002694:	2b40      	cmp	r3, #64	; 0x40
 8002696:	d058      	beq.n	800274a <HAL_TIM_ConfigClockSource+0x13a>
 8002698:	2b40      	cmp	r3, #64	; 0x40
 800269a:	d86f      	bhi.n	800277c <HAL_TIM_ConfigClockSource+0x16c>
 800269c:	2b30      	cmp	r3, #48	; 0x30
 800269e:	d064      	beq.n	800276a <HAL_TIM_ConfigClockSource+0x15a>
 80026a0:	2b30      	cmp	r3, #48	; 0x30
 80026a2:	d86b      	bhi.n	800277c <HAL_TIM_ConfigClockSource+0x16c>
 80026a4:	2b20      	cmp	r3, #32
 80026a6:	d060      	beq.n	800276a <HAL_TIM_ConfigClockSource+0x15a>
 80026a8:	2b20      	cmp	r3, #32
 80026aa:	d867      	bhi.n	800277c <HAL_TIM_ConfigClockSource+0x16c>
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d05c      	beq.n	800276a <HAL_TIM_ConfigClockSource+0x15a>
 80026b0:	2b10      	cmp	r3, #16
 80026b2:	d05a      	beq.n	800276a <HAL_TIM_ConfigClockSource+0x15a>
 80026b4:	e062      	b.n	800277c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6818      	ldr	r0, [r3, #0]
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	6899      	ldr	r1, [r3, #8]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	f000 f968 	bl	800299a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	68ba      	ldr	r2, [r7, #8]
 80026e0:	609a      	str	r2, [r3, #8]
      break;
 80026e2:	e04f      	b.n	8002784 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6818      	ldr	r0, [r3, #0]
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	6899      	ldr	r1, [r3, #8]
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685a      	ldr	r2, [r3, #4]
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	f000 f951 	bl	800299a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002706:	609a      	str	r2, [r3, #8]
      break;
 8002708:	e03c      	b.n	8002784 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6818      	ldr	r0, [r3, #0]
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	6859      	ldr	r1, [r3, #4]
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	461a      	mov	r2, r3
 8002718:	f000 f8c8 	bl	80028ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2150      	movs	r1, #80	; 0x50
 8002722:	4618      	mov	r0, r3
 8002724:	f000 f91f 	bl	8002966 <TIM_ITRx_SetConfig>
      break;
 8002728:	e02c      	b.n	8002784 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6818      	ldr	r0, [r3, #0]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	6859      	ldr	r1, [r3, #4]
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	461a      	mov	r2, r3
 8002738:	f000 f8e6 	bl	8002908 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2160      	movs	r1, #96	; 0x60
 8002742:	4618      	mov	r0, r3
 8002744:	f000 f90f 	bl	8002966 <TIM_ITRx_SetConfig>
      break;
 8002748:	e01c      	b.n	8002784 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6818      	ldr	r0, [r3, #0]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	6859      	ldr	r1, [r3, #4]
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	461a      	mov	r2, r3
 8002758:	f000 f8a8 	bl	80028ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2140      	movs	r1, #64	; 0x40
 8002762:	4618      	mov	r0, r3
 8002764:	f000 f8ff 	bl	8002966 <TIM_ITRx_SetConfig>
      break;
 8002768:	e00c      	b.n	8002784 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4619      	mov	r1, r3
 8002774:	4610      	mov	r0, r2
 8002776:	f000 f8f6 	bl	8002966 <TIM_ITRx_SetConfig>
      break;
 800277a:	e003      	b.n	8002784 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	73fb      	strb	r3, [r7, #15]
      break;
 8002780:	e000      	b.n	8002784 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002782:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002794:	7bfb      	ldrb	r3, [r7, #15]
}
 8002796:	4618      	mov	r0, r3
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800279e:	b480      	push	{r7}
 80027a0:	b083      	sub	sp, #12
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027a6:	bf00      	nop
 80027a8:	370c      	adds	r7, #12
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr

080027b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	bc80      	pop	{r7}
 80027c0:	4770      	bx	lr

080027c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027c2:	b480      	push	{r7}
 80027c4:	b083      	sub	sp, #12
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027ca:	bf00      	nop
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bc80      	pop	{r7}
 80027d2:	4770      	bx	lr

080027d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027dc:	bf00      	nop
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bc80      	pop	{r7}
 80027e4:	4770      	bx	lr
	...

080027e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4a29      	ldr	r2, [pc, #164]	; (80028a0 <TIM_Base_SetConfig+0xb8>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d00b      	beq.n	8002818 <TIM_Base_SetConfig+0x30>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002806:	d007      	beq.n	8002818 <TIM_Base_SetConfig+0x30>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a26      	ldr	r2, [pc, #152]	; (80028a4 <TIM_Base_SetConfig+0xbc>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d003      	beq.n	8002818 <TIM_Base_SetConfig+0x30>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a25      	ldr	r2, [pc, #148]	; (80028a8 <TIM_Base_SetConfig+0xc0>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d108      	bne.n	800282a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800281e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	68fa      	ldr	r2, [r7, #12]
 8002826:	4313      	orrs	r3, r2
 8002828:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a1c      	ldr	r2, [pc, #112]	; (80028a0 <TIM_Base_SetConfig+0xb8>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d00b      	beq.n	800284a <TIM_Base_SetConfig+0x62>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002838:	d007      	beq.n	800284a <TIM_Base_SetConfig+0x62>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a19      	ldr	r2, [pc, #100]	; (80028a4 <TIM_Base_SetConfig+0xbc>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d003      	beq.n	800284a <TIM_Base_SetConfig+0x62>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a18      	ldr	r2, [pc, #96]	; (80028a8 <TIM_Base_SetConfig+0xc0>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d108      	bne.n	800285c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002850:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	68fa      	ldr	r2, [r7, #12]
 8002858:	4313      	orrs	r3, r2
 800285a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	4313      	orrs	r3, r2
 8002868:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	68fa      	ldr	r2, [r7, #12]
 800286e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	4a07      	ldr	r2, [pc, #28]	; (80028a0 <TIM_Base_SetConfig+0xb8>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d103      	bne.n	8002890 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	691a      	ldr	r2, [r3, #16]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2201      	movs	r2, #1
 8002894:	615a      	str	r2, [r3, #20]
}
 8002896:	bf00      	nop
 8002898:	3714      	adds	r7, #20
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr
 80028a0:	40012c00 	.word	0x40012c00
 80028a4:	40000400 	.word	0x40000400
 80028a8:	40000800 	.word	0x40000800

080028ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b087      	sub	sp, #28
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6a1b      	ldr	r3, [r3, #32]
 80028c2:	f023 0201 	bic.w	r2, r3, #1
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	011b      	lsls	r3, r3, #4
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	4313      	orrs	r3, r2
 80028e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	f023 030a 	bic.w	r3, r3, #10
 80028e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	693a      	ldr	r2, [r7, #16]
 80028f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	621a      	str	r2, [r3, #32]
}
 80028fe:	bf00      	nop
 8002900:	371c      	adds	r7, #28
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr

08002908 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002908:	b480      	push	{r7}
 800290a:	b087      	sub	sp, #28
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6a1b      	ldr	r3, [r3, #32]
 8002918:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6a1b      	ldr	r3, [r3, #32]
 800291e:	f023 0210 	bic.w	r2, r3, #16
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	699b      	ldr	r3, [r3, #24]
 800292a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002932:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	031b      	lsls	r3, r3, #12
 8002938:	693a      	ldr	r2, [r7, #16]
 800293a:	4313      	orrs	r3, r2
 800293c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002944:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	011b      	lsls	r3, r3, #4
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	4313      	orrs	r3, r2
 800294e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	693a      	ldr	r2, [r7, #16]
 8002954:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	697a      	ldr	r2, [r7, #20]
 800295a:	621a      	str	r2, [r3, #32]
}
 800295c:	bf00      	nop
 800295e:	371c      	adds	r7, #28
 8002960:	46bd      	mov	sp, r7
 8002962:	bc80      	pop	{r7}
 8002964:	4770      	bx	lr

08002966 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002966:	b480      	push	{r7}
 8002968:	b085      	sub	sp, #20
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
 800296e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800297c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800297e:	683a      	ldr	r2, [r7, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	4313      	orrs	r3, r2
 8002984:	f043 0307 	orr.w	r3, r3, #7
 8002988:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	68fa      	ldr	r2, [r7, #12]
 800298e:	609a      	str	r2, [r3, #8]
}
 8002990:	bf00      	nop
 8002992:	3714      	adds	r7, #20
 8002994:	46bd      	mov	sp, r7
 8002996:	bc80      	pop	{r7}
 8002998:	4770      	bx	lr

0800299a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800299a:	b480      	push	{r7}
 800299c:	b087      	sub	sp, #28
 800299e:	af00      	add	r7, sp, #0
 80029a0:	60f8      	str	r0, [r7, #12]
 80029a2:	60b9      	str	r1, [r7, #8]
 80029a4:	607a      	str	r2, [r7, #4]
 80029a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	021a      	lsls	r2, r3, #8
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	431a      	orrs	r2, r3
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	609a      	str	r2, [r3, #8]
}
 80029ce:	bf00      	nop
 80029d0:	371c      	adds	r7, #28
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr

080029d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029d8:	b480      	push	{r7}
 80029da:	b085      	sub	sp, #20
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d101      	bne.n	80029f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029ec:	2302      	movs	r3, #2
 80029ee:	e046      	b.n	8002a7e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2202      	movs	r2, #2
 80029fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a16      	ldr	r2, [pc, #88]	; (8002a88 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d00e      	beq.n	8002a52 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a3c:	d009      	beq.n	8002a52 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a12      	ldr	r2, [pc, #72]	; (8002a8c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d004      	beq.n	8002a52 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a10      	ldr	r2, [pc, #64]	; (8002a90 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d10c      	bne.n	8002a6c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	68ba      	ldr	r2, [r7, #8]
 8002a6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a7c:	2300      	movs	r3, #0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3714      	adds	r7, #20
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bc80      	pop	{r7}
 8002a86:	4770      	bx	lr
 8002a88:	40012c00 	.word	0x40012c00
 8002a8c:	40000400 	.word	0x40000400
 8002a90:	40000800 	.word	0x40000800

08002a94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bc80      	pop	{r7}
 8002aa4:	4770      	bx	lr

08002aa6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002aa6:	b480      	push	{r7}
 8002aa8:	b083      	sub	sp, #12
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002aae:	bf00      	nop
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bc80      	pop	{r7}
 8002ab6:	4770      	bx	lr

08002ab8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e042      	b.n	8002b50 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d106      	bne.n	8002ae4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f7fd fd5a 	bl	8000598 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2224      	movs	r2, #36	; 0x24
 8002ae8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002afa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 f91d 	bl	8002d3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	691a      	ldr	r2, [r3, #16]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	695a      	ldr	r2, [r3, #20]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68da      	ldr	r2, [r3, #12]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2220      	movs	r2, #32
 8002b3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2220      	movs	r2, #32
 8002b44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3708      	adds	r7, #8
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b08a      	sub	sp, #40	; 0x28
 8002b5c:	af02      	add	r7, sp, #8
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	603b      	str	r3, [r7, #0]
 8002b64:	4613      	mov	r3, r2
 8002b66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	2b20      	cmp	r3, #32
 8002b76:	d16d      	bne.n	8002c54 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d002      	beq.n	8002b84 <HAL_UART_Transmit+0x2c>
 8002b7e:	88fb      	ldrh	r3, [r7, #6]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d101      	bne.n	8002b88 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e066      	b.n	8002c56 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2221      	movs	r2, #33	; 0x21
 8002b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b96:	f7fd fe9f 	bl	80008d8 <HAL_GetTick>
 8002b9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	88fa      	ldrh	r2, [r7, #6]
 8002ba0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	88fa      	ldrh	r2, [r7, #6]
 8002ba6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bb0:	d108      	bne.n	8002bc4 <HAL_UART_Transmit+0x6c>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d104      	bne.n	8002bc4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	61bb      	str	r3, [r7, #24]
 8002bc2:	e003      	b.n	8002bcc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002bcc:	e02a      	b.n	8002c24 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	9300      	str	r3, [sp, #0]
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	2180      	movs	r1, #128	; 0x80
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f000 f840 	bl	8002c5e <UART_WaitOnFlagUntilTimeout>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e036      	b.n	8002c56 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d10b      	bne.n	8002c06 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	881b      	ldrh	r3, [r3, #0]
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bfc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	3302      	adds	r3, #2
 8002c02:	61bb      	str	r3, [r7, #24]
 8002c04:	e007      	b.n	8002c16 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	781a      	ldrb	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	3301      	adds	r3, #1
 8002c14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	3b01      	subs	r3, #1
 8002c1e:	b29a      	uxth	r2, r3
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1cf      	bne.n	8002bce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	9300      	str	r3, [sp, #0]
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	2200      	movs	r2, #0
 8002c36:	2140      	movs	r1, #64	; 0x40
 8002c38:	68f8      	ldr	r0, [r7, #12]
 8002c3a:	f000 f810 	bl	8002c5e <UART_WaitOnFlagUntilTimeout>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d001      	beq.n	8002c48 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002c44:	2303      	movs	r3, #3
 8002c46:	e006      	b.n	8002c56 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2220      	movs	r2, #32
 8002c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002c50:	2300      	movs	r3, #0
 8002c52:	e000      	b.n	8002c56 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002c54:	2302      	movs	r3, #2
  }
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3720      	adds	r7, #32
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b090      	sub	sp, #64	; 0x40
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	60f8      	str	r0, [r7, #12]
 8002c66:	60b9      	str	r1, [r7, #8]
 8002c68:	603b      	str	r3, [r7, #0]
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c6e:	e050      	b.n	8002d12 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c76:	d04c      	beq.n	8002d12 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002c78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d007      	beq.n	8002c8e <UART_WaitOnFlagUntilTimeout+0x30>
 8002c7e:	f7fd fe2b 	bl	80008d8 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d241      	bcs.n	8002d12 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	330c      	adds	r3, #12
 8002c94:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c98:	e853 3f00 	ldrex	r3, [r3]
 8002c9c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002ca4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	330c      	adds	r3, #12
 8002cac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002cae:	637a      	str	r2, [r7, #52]	; 0x34
 8002cb0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cb2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002cb4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cb6:	e841 2300 	strex	r3, r2, [r1]
 8002cba:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1e5      	bne.n	8002c8e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	3314      	adds	r3, #20
 8002cc8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	e853 3f00 	ldrex	r3, [r3]
 8002cd0:	613b      	str	r3, [r7, #16]
   return(result);
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	f023 0301 	bic.w	r3, r3, #1
 8002cd8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	3314      	adds	r3, #20
 8002ce0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ce2:	623a      	str	r2, [r7, #32]
 8002ce4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ce6:	69f9      	ldr	r1, [r7, #28]
 8002ce8:	6a3a      	ldr	r2, [r7, #32]
 8002cea:	e841 2300 	strex	r3, r2, [r1]
 8002cee:	61bb      	str	r3, [r7, #24]
   return(result);
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d1e5      	bne.n	8002cc2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2220      	movs	r2, #32
 8002cfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2220      	movs	r2, #32
 8002d02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e00f      	b.n	8002d32 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	68ba      	ldr	r2, [r7, #8]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	bf0c      	ite	eq
 8002d22:	2301      	moveq	r3, #1
 8002d24:	2300      	movne	r3, #0
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	461a      	mov	r2, r3
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d09f      	beq.n	8002c70 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3740      	adds	r7, #64	; 0x40
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
	...

08002d3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	68da      	ldr	r2, [r3, #12]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	695b      	ldr	r3, [r3, #20]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002d76:	f023 030c 	bic.w	r3, r3, #12
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	6812      	ldr	r2, [r2, #0]
 8002d7e:	68b9      	ldr	r1, [r7, #8]
 8002d80:	430b      	orrs	r3, r1
 8002d82:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	699a      	ldr	r2, [r3, #24]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	430a      	orrs	r2, r1
 8002d98:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a2c      	ldr	r2, [pc, #176]	; (8002e50 <UART_SetConfig+0x114>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d103      	bne.n	8002dac <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002da4:	f7ff f8ec 	bl	8001f80 <HAL_RCC_GetPCLK2Freq>
 8002da8:	60f8      	str	r0, [r7, #12]
 8002daa:	e002      	b.n	8002db2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002dac:	f7ff f8d4 	bl	8001f58 <HAL_RCC_GetPCLK1Freq>
 8002db0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	4613      	mov	r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	4413      	add	r3, r2
 8002dba:	009a      	lsls	r2, r3, #2
 8002dbc:	441a      	add	r2, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc8:	4a22      	ldr	r2, [pc, #136]	; (8002e54 <UART_SetConfig+0x118>)
 8002dca:	fba2 2303 	umull	r2, r3, r2, r3
 8002dce:	095b      	lsrs	r3, r3, #5
 8002dd0:	0119      	lsls	r1, r3, #4
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	4413      	add	r3, r2
 8002dda:	009a      	lsls	r2, r3, #2
 8002ddc:	441a      	add	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002de8:	4b1a      	ldr	r3, [pc, #104]	; (8002e54 <UART_SetConfig+0x118>)
 8002dea:	fba3 0302 	umull	r0, r3, r3, r2
 8002dee:	095b      	lsrs	r3, r3, #5
 8002df0:	2064      	movs	r0, #100	; 0x64
 8002df2:	fb00 f303 	mul.w	r3, r0, r3
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	011b      	lsls	r3, r3, #4
 8002dfa:	3332      	adds	r3, #50	; 0x32
 8002dfc:	4a15      	ldr	r2, [pc, #84]	; (8002e54 <UART_SetConfig+0x118>)
 8002dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8002e02:	095b      	lsrs	r3, r3, #5
 8002e04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e08:	4419      	add	r1, r3
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	4413      	add	r3, r2
 8002e12:	009a      	lsls	r2, r3, #2
 8002e14:	441a      	add	r2, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e20:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <UART_SetConfig+0x118>)
 8002e22:	fba3 0302 	umull	r0, r3, r3, r2
 8002e26:	095b      	lsrs	r3, r3, #5
 8002e28:	2064      	movs	r0, #100	; 0x64
 8002e2a:	fb00 f303 	mul.w	r3, r0, r3
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	011b      	lsls	r3, r3, #4
 8002e32:	3332      	adds	r3, #50	; 0x32
 8002e34:	4a07      	ldr	r2, [pc, #28]	; (8002e54 <UART_SetConfig+0x118>)
 8002e36:	fba2 2303 	umull	r2, r3, r2, r3
 8002e3a:	095b      	lsrs	r3, r3, #5
 8002e3c:	f003 020f 	and.w	r2, r3, #15
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	440a      	add	r2, r1
 8002e46:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002e48:	bf00      	nop
 8002e4a:	3710      	adds	r7, #16
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	40013800 	.word	0x40013800
 8002e54:	51eb851f 	.word	0x51eb851f

08002e58 <__errno>:
 8002e58:	4b01      	ldr	r3, [pc, #4]	; (8002e60 <__errno+0x8>)
 8002e5a:	6818      	ldr	r0, [r3, #0]
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	2000000c 	.word	0x2000000c

08002e64 <__libc_init_array>:
 8002e64:	b570      	push	{r4, r5, r6, lr}
 8002e66:	2600      	movs	r6, #0
 8002e68:	4d0c      	ldr	r5, [pc, #48]	; (8002e9c <__libc_init_array+0x38>)
 8002e6a:	4c0d      	ldr	r4, [pc, #52]	; (8002ea0 <__libc_init_array+0x3c>)
 8002e6c:	1b64      	subs	r4, r4, r5
 8002e6e:	10a4      	asrs	r4, r4, #2
 8002e70:	42a6      	cmp	r6, r4
 8002e72:	d109      	bne.n	8002e88 <__libc_init_array+0x24>
 8002e74:	f000 ffb6 	bl	8003de4 <_init>
 8002e78:	2600      	movs	r6, #0
 8002e7a:	4d0a      	ldr	r5, [pc, #40]	; (8002ea4 <__libc_init_array+0x40>)
 8002e7c:	4c0a      	ldr	r4, [pc, #40]	; (8002ea8 <__libc_init_array+0x44>)
 8002e7e:	1b64      	subs	r4, r4, r5
 8002e80:	10a4      	asrs	r4, r4, #2
 8002e82:	42a6      	cmp	r6, r4
 8002e84:	d105      	bne.n	8002e92 <__libc_init_array+0x2e>
 8002e86:	bd70      	pop	{r4, r5, r6, pc}
 8002e88:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e8c:	4798      	blx	r3
 8002e8e:	3601      	adds	r6, #1
 8002e90:	e7ee      	b.n	8002e70 <__libc_init_array+0xc>
 8002e92:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e96:	4798      	blx	r3
 8002e98:	3601      	adds	r6, #1
 8002e9a:	e7f2      	b.n	8002e82 <__libc_init_array+0x1e>
 8002e9c:	08003ee8 	.word	0x08003ee8
 8002ea0:	08003ee8 	.word	0x08003ee8
 8002ea4:	08003ee8 	.word	0x08003ee8
 8002ea8:	08003eec 	.word	0x08003eec

08002eac <memset>:
 8002eac:	4603      	mov	r3, r0
 8002eae:	4402      	add	r2, r0
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d100      	bne.n	8002eb6 <memset+0xa>
 8002eb4:	4770      	bx	lr
 8002eb6:	f803 1b01 	strb.w	r1, [r3], #1
 8002eba:	e7f9      	b.n	8002eb0 <memset+0x4>

08002ebc <iprintf>:
 8002ebc:	b40f      	push	{r0, r1, r2, r3}
 8002ebe:	4b0a      	ldr	r3, [pc, #40]	; (8002ee8 <iprintf+0x2c>)
 8002ec0:	b513      	push	{r0, r1, r4, lr}
 8002ec2:	681c      	ldr	r4, [r3, #0]
 8002ec4:	b124      	cbz	r4, 8002ed0 <iprintf+0x14>
 8002ec6:	69a3      	ldr	r3, [r4, #24]
 8002ec8:	b913      	cbnz	r3, 8002ed0 <iprintf+0x14>
 8002eca:	4620      	mov	r0, r4
 8002ecc:	f000 f866 	bl	8002f9c <__sinit>
 8002ed0:	ab05      	add	r3, sp, #20
 8002ed2:	4620      	mov	r0, r4
 8002ed4:	9a04      	ldr	r2, [sp, #16]
 8002ed6:	68a1      	ldr	r1, [r4, #8]
 8002ed8:	9301      	str	r3, [sp, #4]
 8002eda:	f000 f9bb 	bl	8003254 <_vfiprintf_r>
 8002ede:	b002      	add	sp, #8
 8002ee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ee4:	b004      	add	sp, #16
 8002ee6:	4770      	bx	lr
 8002ee8:	2000000c 	.word	0x2000000c

08002eec <std>:
 8002eec:	2300      	movs	r3, #0
 8002eee:	b510      	push	{r4, lr}
 8002ef0:	4604      	mov	r4, r0
 8002ef2:	e9c0 3300 	strd	r3, r3, [r0]
 8002ef6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002efa:	6083      	str	r3, [r0, #8]
 8002efc:	8181      	strh	r1, [r0, #12]
 8002efe:	6643      	str	r3, [r0, #100]	; 0x64
 8002f00:	81c2      	strh	r2, [r0, #14]
 8002f02:	6183      	str	r3, [r0, #24]
 8002f04:	4619      	mov	r1, r3
 8002f06:	2208      	movs	r2, #8
 8002f08:	305c      	adds	r0, #92	; 0x5c
 8002f0a:	f7ff ffcf 	bl	8002eac <memset>
 8002f0e:	4b05      	ldr	r3, [pc, #20]	; (8002f24 <std+0x38>)
 8002f10:	6224      	str	r4, [r4, #32]
 8002f12:	6263      	str	r3, [r4, #36]	; 0x24
 8002f14:	4b04      	ldr	r3, [pc, #16]	; (8002f28 <std+0x3c>)
 8002f16:	62a3      	str	r3, [r4, #40]	; 0x28
 8002f18:	4b04      	ldr	r3, [pc, #16]	; (8002f2c <std+0x40>)
 8002f1a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002f1c:	4b04      	ldr	r3, [pc, #16]	; (8002f30 <std+0x44>)
 8002f1e:	6323      	str	r3, [r4, #48]	; 0x30
 8002f20:	bd10      	pop	{r4, pc}
 8002f22:	bf00      	nop
 8002f24:	08003801 	.word	0x08003801
 8002f28:	08003823 	.word	0x08003823
 8002f2c:	0800385b 	.word	0x0800385b
 8002f30:	0800387f 	.word	0x0800387f

08002f34 <_cleanup_r>:
 8002f34:	4901      	ldr	r1, [pc, #4]	; (8002f3c <_cleanup_r+0x8>)
 8002f36:	f000 b8af 	b.w	8003098 <_fwalk_reent>
 8002f3a:	bf00      	nop
 8002f3c:	08003b51 	.word	0x08003b51

08002f40 <__sfmoreglue>:
 8002f40:	2268      	movs	r2, #104	; 0x68
 8002f42:	b570      	push	{r4, r5, r6, lr}
 8002f44:	1e4d      	subs	r5, r1, #1
 8002f46:	4355      	muls	r5, r2
 8002f48:	460e      	mov	r6, r1
 8002f4a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002f4e:	f000 f8e5 	bl	800311c <_malloc_r>
 8002f52:	4604      	mov	r4, r0
 8002f54:	b140      	cbz	r0, 8002f68 <__sfmoreglue+0x28>
 8002f56:	2100      	movs	r1, #0
 8002f58:	e9c0 1600 	strd	r1, r6, [r0]
 8002f5c:	300c      	adds	r0, #12
 8002f5e:	60a0      	str	r0, [r4, #8]
 8002f60:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002f64:	f7ff ffa2 	bl	8002eac <memset>
 8002f68:	4620      	mov	r0, r4
 8002f6a:	bd70      	pop	{r4, r5, r6, pc}

08002f6c <__sfp_lock_acquire>:
 8002f6c:	4801      	ldr	r0, [pc, #4]	; (8002f74 <__sfp_lock_acquire+0x8>)
 8002f6e:	f000 b8b3 	b.w	80030d8 <__retarget_lock_acquire_recursive>
 8002f72:	bf00      	nop
 8002f74:	20000159 	.word	0x20000159

08002f78 <__sfp_lock_release>:
 8002f78:	4801      	ldr	r0, [pc, #4]	; (8002f80 <__sfp_lock_release+0x8>)
 8002f7a:	f000 b8ae 	b.w	80030da <__retarget_lock_release_recursive>
 8002f7e:	bf00      	nop
 8002f80:	20000159 	.word	0x20000159

08002f84 <__sinit_lock_acquire>:
 8002f84:	4801      	ldr	r0, [pc, #4]	; (8002f8c <__sinit_lock_acquire+0x8>)
 8002f86:	f000 b8a7 	b.w	80030d8 <__retarget_lock_acquire_recursive>
 8002f8a:	bf00      	nop
 8002f8c:	2000015a 	.word	0x2000015a

08002f90 <__sinit_lock_release>:
 8002f90:	4801      	ldr	r0, [pc, #4]	; (8002f98 <__sinit_lock_release+0x8>)
 8002f92:	f000 b8a2 	b.w	80030da <__retarget_lock_release_recursive>
 8002f96:	bf00      	nop
 8002f98:	2000015a 	.word	0x2000015a

08002f9c <__sinit>:
 8002f9c:	b510      	push	{r4, lr}
 8002f9e:	4604      	mov	r4, r0
 8002fa0:	f7ff fff0 	bl	8002f84 <__sinit_lock_acquire>
 8002fa4:	69a3      	ldr	r3, [r4, #24]
 8002fa6:	b11b      	cbz	r3, 8002fb0 <__sinit+0x14>
 8002fa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fac:	f7ff bff0 	b.w	8002f90 <__sinit_lock_release>
 8002fb0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002fb4:	6523      	str	r3, [r4, #80]	; 0x50
 8002fb6:	4b13      	ldr	r3, [pc, #76]	; (8003004 <__sinit+0x68>)
 8002fb8:	4a13      	ldr	r2, [pc, #76]	; (8003008 <__sinit+0x6c>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	62a2      	str	r2, [r4, #40]	; 0x28
 8002fbe:	42a3      	cmp	r3, r4
 8002fc0:	bf08      	it	eq
 8002fc2:	2301      	moveq	r3, #1
 8002fc4:	4620      	mov	r0, r4
 8002fc6:	bf08      	it	eq
 8002fc8:	61a3      	streq	r3, [r4, #24]
 8002fca:	f000 f81f 	bl	800300c <__sfp>
 8002fce:	6060      	str	r0, [r4, #4]
 8002fd0:	4620      	mov	r0, r4
 8002fd2:	f000 f81b 	bl	800300c <__sfp>
 8002fd6:	60a0      	str	r0, [r4, #8]
 8002fd8:	4620      	mov	r0, r4
 8002fda:	f000 f817 	bl	800300c <__sfp>
 8002fde:	2200      	movs	r2, #0
 8002fe0:	2104      	movs	r1, #4
 8002fe2:	60e0      	str	r0, [r4, #12]
 8002fe4:	6860      	ldr	r0, [r4, #4]
 8002fe6:	f7ff ff81 	bl	8002eec <std>
 8002fea:	2201      	movs	r2, #1
 8002fec:	2109      	movs	r1, #9
 8002fee:	68a0      	ldr	r0, [r4, #8]
 8002ff0:	f7ff ff7c 	bl	8002eec <std>
 8002ff4:	2202      	movs	r2, #2
 8002ff6:	2112      	movs	r1, #18
 8002ff8:	68e0      	ldr	r0, [r4, #12]
 8002ffa:	f7ff ff77 	bl	8002eec <std>
 8002ffe:	2301      	movs	r3, #1
 8003000:	61a3      	str	r3, [r4, #24]
 8003002:	e7d1      	b.n	8002fa8 <__sinit+0xc>
 8003004:	08003e50 	.word	0x08003e50
 8003008:	08002f35 	.word	0x08002f35

0800300c <__sfp>:
 800300c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800300e:	4607      	mov	r7, r0
 8003010:	f7ff ffac 	bl	8002f6c <__sfp_lock_acquire>
 8003014:	4b1e      	ldr	r3, [pc, #120]	; (8003090 <__sfp+0x84>)
 8003016:	681e      	ldr	r6, [r3, #0]
 8003018:	69b3      	ldr	r3, [r6, #24]
 800301a:	b913      	cbnz	r3, 8003022 <__sfp+0x16>
 800301c:	4630      	mov	r0, r6
 800301e:	f7ff ffbd 	bl	8002f9c <__sinit>
 8003022:	3648      	adds	r6, #72	; 0x48
 8003024:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003028:	3b01      	subs	r3, #1
 800302a:	d503      	bpl.n	8003034 <__sfp+0x28>
 800302c:	6833      	ldr	r3, [r6, #0]
 800302e:	b30b      	cbz	r3, 8003074 <__sfp+0x68>
 8003030:	6836      	ldr	r6, [r6, #0]
 8003032:	e7f7      	b.n	8003024 <__sfp+0x18>
 8003034:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003038:	b9d5      	cbnz	r5, 8003070 <__sfp+0x64>
 800303a:	4b16      	ldr	r3, [pc, #88]	; (8003094 <__sfp+0x88>)
 800303c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003040:	60e3      	str	r3, [r4, #12]
 8003042:	6665      	str	r5, [r4, #100]	; 0x64
 8003044:	f000 f847 	bl	80030d6 <__retarget_lock_init_recursive>
 8003048:	f7ff ff96 	bl	8002f78 <__sfp_lock_release>
 800304c:	2208      	movs	r2, #8
 800304e:	4629      	mov	r1, r5
 8003050:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003054:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003058:	6025      	str	r5, [r4, #0]
 800305a:	61a5      	str	r5, [r4, #24]
 800305c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003060:	f7ff ff24 	bl	8002eac <memset>
 8003064:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003068:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800306c:	4620      	mov	r0, r4
 800306e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003070:	3468      	adds	r4, #104	; 0x68
 8003072:	e7d9      	b.n	8003028 <__sfp+0x1c>
 8003074:	2104      	movs	r1, #4
 8003076:	4638      	mov	r0, r7
 8003078:	f7ff ff62 	bl	8002f40 <__sfmoreglue>
 800307c:	4604      	mov	r4, r0
 800307e:	6030      	str	r0, [r6, #0]
 8003080:	2800      	cmp	r0, #0
 8003082:	d1d5      	bne.n	8003030 <__sfp+0x24>
 8003084:	f7ff ff78 	bl	8002f78 <__sfp_lock_release>
 8003088:	230c      	movs	r3, #12
 800308a:	603b      	str	r3, [r7, #0]
 800308c:	e7ee      	b.n	800306c <__sfp+0x60>
 800308e:	bf00      	nop
 8003090:	08003e50 	.word	0x08003e50
 8003094:	ffff0001 	.word	0xffff0001

08003098 <_fwalk_reent>:
 8003098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800309c:	4606      	mov	r6, r0
 800309e:	4688      	mov	r8, r1
 80030a0:	2700      	movs	r7, #0
 80030a2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80030a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80030aa:	f1b9 0901 	subs.w	r9, r9, #1
 80030ae:	d505      	bpl.n	80030bc <_fwalk_reent+0x24>
 80030b0:	6824      	ldr	r4, [r4, #0]
 80030b2:	2c00      	cmp	r4, #0
 80030b4:	d1f7      	bne.n	80030a6 <_fwalk_reent+0xe>
 80030b6:	4638      	mov	r0, r7
 80030b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030bc:	89ab      	ldrh	r3, [r5, #12]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d907      	bls.n	80030d2 <_fwalk_reent+0x3a>
 80030c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80030c6:	3301      	adds	r3, #1
 80030c8:	d003      	beq.n	80030d2 <_fwalk_reent+0x3a>
 80030ca:	4629      	mov	r1, r5
 80030cc:	4630      	mov	r0, r6
 80030ce:	47c0      	blx	r8
 80030d0:	4307      	orrs	r7, r0
 80030d2:	3568      	adds	r5, #104	; 0x68
 80030d4:	e7e9      	b.n	80030aa <_fwalk_reent+0x12>

080030d6 <__retarget_lock_init_recursive>:
 80030d6:	4770      	bx	lr

080030d8 <__retarget_lock_acquire_recursive>:
 80030d8:	4770      	bx	lr

080030da <__retarget_lock_release_recursive>:
 80030da:	4770      	bx	lr

080030dc <sbrk_aligned>:
 80030dc:	b570      	push	{r4, r5, r6, lr}
 80030de:	4e0e      	ldr	r6, [pc, #56]	; (8003118 <sbrk_aligned+0x3c>)
 80030e0:	460c      	mov	r4, r1
 80030e2:	6831      	ldr	r1, [r6, #0]
 80030e4:	4605      	mov	r5, r0
 80030e6:	b911      	cbnz	r1, 80030ee <sbrk_aligned+0x12>
 80030e8:	f000 fb7a 	bl	80037e0 <_sbrk_r>
 80030ec:	6030      	str	r0, [r6, #0]
 80030ee:	4621      	mov	r1, r4
 80030f0:	4628      	mov	r0, r5
 80030f2:	f000 fb75 	bl	80037e0 <_sbrk_r>
 80030f6:	1c43      	adds	r3, r0, #1
 80030f8:	d00a      	beq.n	8003110 <sbrk_aligned+0x34>
 80030fa:	1cc4      	adds	r4, r0, #3
 80030fc:	f024 0403 	bic.w	r4, r4, #3
 8003100:	42a0      	cmp	r0, r4
 8003102:	d007      	beq.n	8003114 <sbrk_aligned+0x38>
 8003104:	1a21      	subs	r1, r4, r0
 8003106:	4628      	mov	r0, r5
 8003108:	f000 fb6a 	bl	80037e0 <_sbrk_r>
 800310c:	3001      	adds	r0, #1
 800310e:	d101      	bne.n	8003114 <sbrk_aligned+0x38>
 8003110:	f04f 34ff 	mov.w	r4, #4294967295
 8003114:	4620      	mov	r0, r4
 8003116:	bd70      	pop	{r4, r5, r6, pc}
 8003118:	20000160 	.word	0x20000160

0800311c <_malloc_r>:
 800311c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003120:	1ccd      	adds	r5, r1, #3
 8003122:	f025 0503 	bic.w	r5, r5, #3
 8003126:	3508      	adds	r5, #8
 8003128:	2d0c      	cmp	r5, #12
 800312a:	bf38      	it	cc
 800312c:	250c      	movcc	r5, #12
 800312e:	2d00      	cmp	r5, #0
 8003130:	4607      	mov	r7, r0
 8003132:	db01      	blt.n	8003138 <_malloc_r+0x1c>
 8003134:	42a9      	cmp	r1, r5
 8003136:	d905      	bls.n	8003144 <_malloc_r+0x28>
 8003138:	230c      	movs	r3, #12
 800313a:	2600      	movs	r6, #0
 800313c:	603b      	str	r3, [r7, #0]
 800313e:	4630      	mov	r0, r6
 8003140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003144:	4e2e      	ldr	r6, [pc, #184]	; (8003200 <_malloc_r+0xe4>)
 8003146:	f000 fdc5 	bl	8003cd4 <__malloc_lock>
 800314a:	6833      	ldr	r3, [r6, #0]
 800314c:	461c      	mov	r4, r3
 800314e:	bb34      	cbnz	r4, 800319e <_malloc_r+0x82>
 8003150:	4629      	mov	r1, r5
 8003152:	4638      	mov	r0, r7
 8003154:	f7ff ffc2 	bl	80030dc <sbrk_aligned>
 8003158:	1c43      	adds	r3, r0, #1
 800315a:	4604      	mov	r4, r0
 800315c:	d14d      	bne.n	80031fa <_malloc_r+0xde>
 800315e:	6834      	ldr	r4, [r6, #0]
 8003160:	4626      	mov	r6, r4
 8003162:	2e00      	cmp	r6, #0
 8003164:	d140      	bne.n	80031e8 <_malloc_r+0xcc>
 8003166:	6823      	ldr	r3, [r4, #0]
 8003168:	4631      	mov	r1, r6
 800316a:	4638      	mov	r0, r7
 800316c:	eb04 0803 	add.w	r8, r4, r3
 8003170:	f000 fb36 	bl	80037e0 <_sbrk_r>
 8003174:	4580      	cmp	r8, r0
 8003176:	d13a      	bne.n	80031ee <_malloc_r+0xd2>
 8003178:	6821      	ldr	r1, [r4, #0]
 800317a:	3503      	adds	r5, #3
 800317c:	1a6d      	subs	r5, r5, r1
 800317e:	f025 0503 	bic.w	r5, r5, #3
 8003182:	3508      	adds	r5, #8
 8003184:	2d0c      	cmp	r5, #12
 8003186:	bf38      	it	cc
 8003188:	250c      	movcc	r5, #12
 800318a:	4638      	mov	r0, r7
 800318c:	4629      	mov	r1, r5
 800318e:	f7ff ffa5 	bl	80030dc <sbrk_aligned>
 8003192:	3001      	adds	r0, #1
 8003194:	d02b      	beq.n	80031ee <_malloc_r+0xd2>
 8003196:	6823      	ldr	r3, [r4, #0]
 8003198:	442b      	add	r3, r5
 800319a:	6023      	str	r3, [r4, #0]
 800319c:	e00e      	b.n	80031bc <_malloc_r+0xa0>
 800319e:	6822      	ldr	r2, [r4, #0]
 80031a0:	1b52      	subs	r2, r2, r5
 80031a2:	d41e      	bmi.n	80031e2 <_malloc_r+0xc6>
 80031a4:	2a0b      	cmp	r2, #11
 80031a6:	d916      	bls.n	80031d6 <_malloc_r+0xba>
 80031a8:	1961      	adds	r1, r4, r5
 80031aa:	42a3      	cmp	r3, r4
 80031ac:	6025      	str	r5, [r4, #0]
 80031ae:	bf18      	it	ne
 80031b0:	6059      	strne	r1, [r3, #4]
 80031b2:	6863      	ldr	r3, [r4, #4]
 80031b4:	bf08      	it	eq
 80031b6:	6031      	streq	r1, [r6, #0]
 80031b8:	5162      	str	r2, [r4, r5]
 80031ba:	604b      	str	r3, [r1, #4]
 80031bc:	4638      	mov	r0, r7
 80031be:	f104 060b 	add.w	r6, r4, #11
 80031c2:	f000 fd8d 	bl	8003ce0 <__malloc_unlock>
 80031c6:	f026 0607 	bic.w	r6, r6, #7
 80031ca:	1d23      	adds	r3, r4, #4
 80031cc:	1af2      	subs	r2, r6, r3
 80031ce:	d0b6      	beq.n	800313e <_malloc_r+0x22>
 80031d0:	1b9b      	subs	r3, r3, r6
 80031d2:	50a3      	str	r3, [r4, r2]
 80031d4:	e7b3      	b.n	800313e <_malloc_r+0x22>
 80031d6:	6862      	ldr	r2, [r4, #4]
 80031d8:	42a3      	cmp	r3, r4
 80031da:	bf0c      	ite	eq
 80031dc:	6032      	streq	r2, [r6, #0]
 80031de:	605a      	strne	r2, [r3, #4]
 80031e0:	e7ec      	b.n	80031bc <_malloc_r+0xa0>
 80031e2:	4623      	mov	r3, r4
 80031e4:	6864      	ldr	r4, [r4, #4]
 80031e6:	e7b2      	b.n	800314e <_malloc_r+0x32>
 80031e8:	4634      	mov	r4, r6
 80031ea:	6876      	ldr	r6, [r6, #4]
 80031ec:	e7b9      	b.n	8003162 <_malloc_r+0x46>
 80031ee:	230c      	movs	r3, #12
 80031f0:	4638      	mov	r0, r7
 80031f2:	603b      	str	r3, [r7, #0]
 80031f4:	f000 fd74 	bl	8003ce0 <__malloc_unlock>
 80031f8:	e7a1      	b.n	800313e <_malloc_r+0x22>
 80031fa:	6025      	str	r5, [r4, #0]
 80031fc:	e7de      	b.n	80031bc <_malloc_r+0xa0>
 80031fe:	bf00      	nop
 8003200:	2000015c 	.word	0x2000015c

08003204 <__sfputc_r>:
 8003204:	6893      	ldr	r3, [r2, #8]
 8003206:	b410      	push	{r4}
 8003208:	3b01      	subs	r3, #1
 800320a:	2b00      	cmp	r3, #0
 800320c:	6093      	str	r3, [r2, #8]
 800320e:	da07      	bge.n	8003220 <__sfputc_r+0x1c>
 8003210:	6994      	ldr	r4, [r2, #24]
 8003212:	42a3      	cmp	r3, r4
 8003214:	db01      	blt.n	800321a <__sfputc_r+0x16>
 8003216:	290a      	cmp	r1, #10
 8003218:	d102      	bne.n	8003220 <__sfputc_r+0x1c>
 800321a:	bc10      	pop	{r4}
 800321c:	f000 bb34 	b.w	8003888 <__swbuf_r>
 8003220:	6813      	ldr	r3, [r2, #0]
 8003222:	1c58      	adds	r0, r3, #1
 8003224:	6010      	str	r0, [r2, #0]
 8003226:	7019      	strb	r1, [r3, #0]
 8003228:	4608      	mov	r0, r1
 800322a:	bc10      	pop	{r4}
 800322c:	4770      	bx	lr

0800322e <__sfputs_r>:
 800322e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003230:	4606      	mov	r6, r0
 8003232:	460f      	mov	r7, r1
 8003234:	4614      	mov	r4, r2
 8003236:	18d5      	adds	r5, r2, r3
 8003238:	42ac      	cmp	r4, r5
 800323a:	d101      	bne.n	8003240 <__sfputs_r+0x12>
 800323c:	2000      	movs	r0, #0
 800323e:	e007      	b.n	8003250 <__sfputs_r+0x22>
 8003240:	463a      	mov	r2, r7
 8003242:	4630      	mov	r0, r6
 8003244:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003248:	f7ff ffdc 	bl	8003204 <__sfputc_r>
 800324c:	1c43      	adds	r3, r0, #1
 800324e:	d1f3      	bne.n	8003238 <__sfputs_r+0xa>
 8003250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003254 <_vfiprintf_r>:
 8003254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003258:	460d      	mov	r5, r1
 800325a:	4614      	mov	r4, r2
 800325c:	4698      	mov	r8, r3
 800325e:	4606      	mov	r6, r0
 8003260:	b09d      	sub	sp, #116	; 0x74
 8003262:	b118      	cbz	r0, 800326c <_vfiprintf_r+0x18>
 8003264:	6983      	ldr	r3, [r0, #24]
 8003266:	b90b      	cbnz	r3, 800326c <_vfiprintf_r+0x18>
 8003268:	f7ff fe98 	bl	8002f9c <__sinit>
 800326c:	4b89      	ldr	r3, [pc, #548]	; (8003494 <_vfiprintf_r+0x240>)
 800326e:	429d      	cmp	r5, r3
 8003270:	d11b      	bne.n	80032aa <_vfiprintf_r+0x56>
 8003272:	6875      	ldr	r5, [r6, #4]
 8003274:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003276:	07d9      	lsls	r1, r3, #31
 8003278:	d405      	bmi.n	8003286 <_vfiprintf_r+0x32>
 800327a:	89ab      	ldrh	r3, [r5, #12]
 800327c:	059a      	lsls	r2, r3, #22
 800327e:	d402      	bmi.n	8003286 <_vfiprintf_r+0x32>
 8003280:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003282:	f7ff ff29 	bl	80030d8 <__retarget_lock_acquire_recursive>
 8003286:	89ab      	ldrh	r3, [r5, #12]
 8003288:	071b      	lsls	r3, r3, #28
 800328a:	d501      	bpl.n	8003290 <_vfiprintf_r+0x3c>
 800328c:	692b      	ldr	r3, [r5, #16]
 800328e:	b9eb      	cbnz	r3, 80032cc <_vfiprintf_r+0x78>
 8003290:	4629      	mov	r1, r5
 8003292:	4630      	mov	r0, r6
 8003294:	f000 fb5c 	bl	8003950 <__swsetup_r>
 8003298:	b1c0      	cbz	r0, 80032cc <_vfiprintf_r+0x78>
 800329a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800329c:	07dc      	lsls	r4, r3, #31
 800329e:	d50e      	bpl.n	80032be <_vfiprintf_r+0x6a>
 80032a0:	f04f 30ff 	mov.w	r0, #4294967295
 80032a4:	b01d      	add	sp, #116	; 0x74
 80032a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032aa:	4b7b      	ldr	r3, [pc, #492]	; (8003498 <_vfiprintf_r+0x244>)
 80032ac:	429d      	cmp	r5, r3
 80032ae:	d101      	bne.n	80032b4 <_vfiprintf_r+0x60>
 80032b0:	68b5      	ldr	r5, [r6, #8]
 80032b2:	e7df      	b.n	8003274 <_vfiprintf_r+0x20>
 80032b4:	4b79      	ldr	r3, [pc, #484]	; (800349c <_vfiprintf_r+0x248>)
 80032b6:	429d      	cmp	r5, r3
 80032b8:	bf08      	it	eq
 80032ba:	68f5      	ldreq	r5, [r6, #12]
 80032bc:	e7da      	b.n	8003274 <_vfiprintf_r+0x20>
 80032be:	89ab      	ldrh	r3, [r5, #12]
 80032c0:	0598      	lsls	r0, r3, #22
 80032c2:	d4ed      	bmi.n	80032a0 <_vfiprintf_r+0x4c>
 80032c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80032c6:	f7ff ff08 	bl	80030da <__retarget_lock_release_recursive>
 80032ca:	e7e9      	b.n	80032a0 <_vfiprintf_r+0x4c>
 80032cc:	2300      	movs	r3, #0
 80032ce:	9309      	str	r3, [sp, #36]	; 0x24
 80032d0:	2320      	movs	r3, #32
 80032d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80032d6:	2330      	movs	r3, #48	; 0x30
 80032d8:	f04f 0901 	mov.w	r9, #1
 80032dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80032e0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80034a0 <_vfiprintf_r+0x24c>
 80032e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80032e8:	4623      	mov	r3, r4
 80032ea:	469a      	mov	sl, r3
 80032ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80032f0:	b10a      	cbz	r2, 80032f6 <_vfiprintf_r+0xa2>
 80032f2:	2a25      	cmp	r2, #37	; 0x25
 80032f4:	d1f9      	bne.n	80032ea <_vfiprintf_r+0x96>
 80032f6:	ebba 0b04 	subs.w	fp, sl, r4
 80032fa:	d00b      	beq.n	8003314 <_vfiprintf_r+0xc0>
 80032fc:	465b      	mov	r3, fp
 80032fe:	4622      	mov	r2, r4
 8003300:	4629      	mov	r1, r5
 8003302:	4630      	mov	r0, r6
 8003304:	f7ff ff93 	bl	800322e <__sfputs_r>
 8003308:	3001      	adds	r0, #1
 800330a:	f000 80aa 	beq.w	8003462 <_vfiprintf_r+0x20e>
 800330e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003310:	445a      	add	r2, fp
 8003312:	9209      	str	r2, [sp, #36]	; 0x24
 8003314:	f89a 3000 	ldrb.w	r3, [sl]
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 80a2 	beq.w	8003462 <_vfiprintf_r+0x20e>
 800331e:	2300      	movs	r3, #0
 8003320:	f04f 32ff 	mov.w	r2, #4294967295
 8003324:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003328:	f10a 0a01 	add.w	sl, sl, #1
 800332c:	9304      	str	r3, [sp, #16]
 800332e:	9307      	str	r3, [sp, #28]
 8003330:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003334:	931a      	str	r3, [sp, #104]	; 0x68
 8003336:	4654      	mov	r4, sl
 8003338:	2205      	movs	r2, #5
 800333a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800333e:	4858      	ldr	r0, [pc, #352]	; (80034a0 <_vfiprintf_r+0x24c>)
 8003340:	f000 fcba 	bl	8003cb8 <memchr>
 8003344:	9a04      	ldr	r2, [sp, #16]
 8003346:	b9d8      	cbnz	r0, 8003380 <_vfiprintf_r+0x12c>
 8003348:	06d1      	lsls	r1, r2, #27
 800334a:	bf44      	itt	mi
 800334c:	2320      	movmi	r3, #32
 800334e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003352:	0713      	lsls	r3, r2, #28
 8003354:	bf44      	itt	mi
 8003356:	232b      	movmi	r3, #43	; 0x2b
 8003358:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800335c:	f89a 3000 	ldrb.w	r3, [sl]
 8003360:	2b2a      	cmp	r3, #42	; 0x2a
 8003362:	d015      	beq.n	8003390 <_vfiprintf_r+0x13c>
 8003364:	4654      	mov	r4, sl
 8003366:	2000      	movs	r0, #0
 8003368:	f04f 0c0a 	mov.w	ip, #10
 800336c:	9a07      	ldr	r2, [sp, #28]
 800336e:	4621      	mov	r1, r4
 8003370:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003374:	3b30      	subs	r3, #48	; 0x30
 8003376:	2b09      	cmp	r3, #9
 8003378:	d94e      	bls.n	8003418 <_vfiprintf_r+0x1c4>
 800337a:	b1b0      	cbz	r0, 80033aa <_vfiprintf_r+0x156>
 800337c:	9207      	str	r2, [sp, #28]
 800337e:	e014      	b.n	80033aa <_vfiprintf_r+0x156>
 8003380:	eba0 0308 	sub.w	r3, r0, r8
 8003384:	fa09 f303 	lsl.w	r3, r9, r3
 8003388:	4313      	orrs	r3, r2
 800338a:	46a2      	mov	sl, r4
 800338c:	9304      	str	r3, [sp, #16]
 800338e:	e7d2      	b.n	8003336 <_vfiprintf_r+0xe2>
 8003390:	9b03      	ldr	r3, [sp, #12]
 8003392:	1d19      	adds	r1, r3, #4
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	9103      	str	r1, [sp, #12]
 8003398:	2b00      	cmp	r3, #0
 800339a:	bfbb      	ittet	lt
 800339c:	425b      	neglt	r3, r3
 800339e:	f042 0202 	orrlt.w	r2, r2, #2
 80033a2:	9307      	strge	r3, [sp, #28]
 80033a4:	9307      	strlt	r3, [sp, #28]
 80033a6:	bfb8      	it	lt
 80033a8:	9204      	strlt	r2, [sp, #16]
 80033aa:	7823      	ldrb	r3, [r4, #0]
 80033ac:	2b2e      	cmp	r3, #46	; 0x2e
 80033ae:	d10c      	bne.n	80033ca <_vfiprintf_r+0x176>
 80033b0:	7863      	ldrb	r3, [r4, #1]
 80033b2:	2b2a      	cmp	r3, #42	; 0x2a
 80033b4:	d135      	bne.n	8003422 <_vfiprintf_r+0x1ce>
 80033b6:	9b03      	ldr	r3, [sp, #12]
 80033b8:	3402      	adds	r4, #2
 80033ba:	1d1a      	adds	r2, r3, #4
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	9203      	str	r2, [sp, #12]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	bfb8      	it	lt
 80033c4:	f04f 33ff 	movlt.w	r3, #4294967295
 80033c8:	9305      	str	r3, [sp, #20]
 80033ca:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80034a4 <_vfiprintf_r+0x250>
 80033ce:	2203      	movs	r2, #3
 80033d0:	4650      	mov	r0, sl
 80033d2:	7821      	ldrb	r1, [r4, #0]
 80033d4:	f000 fc70 	bl	8003cb8 <memchr>
 80033d8:	b140      	cbz	r0, 80033ec <_vfiprintf_r+0x198>
 80033da:	2340      	movs	r3, #64	; 0x40
 80033dc:	eba0 000a 	sub.w	r0, r0, sl
 80033e0:	fa03 f000 	lsl.w	r0, r3, r0
 80033e4:	9b04      	ldr	r3, [sp, #16]
 80033e6:	3401      	adds	r4, #1
 80033e8:	4303      	orrs	r3, r0
 80033ea:	9304      	str	r3, [sp, #16]
 80033ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033f0:	2206      	movs	r2, #6
 80033f2:	482d      	ldr	r0, [pc, #180]	; (80034a8 <_vfiprintf_r+0x254>)
 80033f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80033f8:	f000 fc5e 	bl	8003cb8 <memchr>
 80033fc:	2800      	cmp	r0, #0
 80033fe:	d03f      	beq.n	8003480 <_vfiprintf_r+0x22c>
 8003400:	4b2a      	ldr	r3, [pc, #168]	; (80034ac <_vfiprintf_r+0x258>)
 8003402:	bb1b      	cbnz	r3, 800344c <_vfiprintf_r+0x1f8>
 8003404:	9b03      	ldr	r3, [sp, #12]
 8003406:	3307      	adds	r3, #7
 8003408:	f023 0307 	bic.w	r3, r3, #7
 800340c:	3308      	adds	r3, #8
 800340e:	9303      	str	r3, [sp, #12]
 8003410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003412:	443b      	add	r3, r7
 8003414:	9309      	str	r3, [sp, #36]	; 0x24
 8003416:	e767      	b.n	80032e8 <_vfiprintf_r+0x94>
 8003418:	460c      	mov	r4, r1
 800341a:	2001      	movs	r0, #1
 800341c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003420:	e7a5      	b.n	800336e <_vfiprintf_r+0x11a>
 8003422:	2300      	movs	r3, #0
 8003424:	f04f 0c0a 	mov.w	ip, #10
 8003428:	4619      	mov	r1, r3
 800342a:	3401      	adds	r4, #1
 800342c:	9305      	str	r3, [sp, #20]
 800342e:	4620      	mov	r0, r4
 8003430:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003434:	3a30      	subs	r2, #48	; 0x30
 8003436:	2a09      	cmp	r2, #9
 8003438:	d903      	bls.n	8003442 <_vfiprintf_r+0x1ee>
 800343a:	2b00      	cmp	r3, #0
 800343c:	d0c5      	beq.n	80033ca <_vfiprintf_r+0x176>
 800343e:	9105      	str	r1, [sp, #20]
 8003440:	e7c3      	b.n	80033ca <_vfiprintf_r+0x176>
 8003442:	4604      	mov	r4, r0
 8003444:	2301      	movs	r3, #1
 8003446:	fb0c 2101 	mla	r1, ip, r1, r2
 800344a:	e7f0      	b.n	800342e <_vfiprintf_r+0x1da>
 800344c:	ab03      	add	r3, sp, #12
 800344e:	9300      	str	r3, [sp, #0]
 8003450:	462a      	mov	r2, r5
 8003452:	4630      	mov	r0, r6
 8003454:	4b16      	ldr	r3, [pc, #88]	; (80034b0 <_vfiprintf_r+0x25c>)
 8003456:	a904      	add	r1, sp, #16
 8003458:	f3af 8000 	nop.w
 800345c:	4607      	mov	r7, r0
 800345e:	1c78      	adds	r0, r7, #1
 8003460:	d1d6      	bne.n	8003410 <_vfiprintf_r+0x1bc>
 8003462:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003464:	07d9      	lsls	r1, r3, #31
 8003466:	d405      	bmi.n	8003474 <_vfiprintf_r+0x220>
 8003468:	89ab      	ldrh	r3, [r5, #12]
 800346a:	059a      	lsls	r2, r3, #22
 800346c:	d402      	bmi.n	8003474 <_vfiprintf_r+0x220>
 800346e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003470:	f7ff fe33 	bl	80030da <__retarget_lock_release_recursive>
 8003474:	89ab      	ldrh	r3, [r5, #12]
 8003476:	065b      	lsls	r3, r3, #25
 8003478:	f53f af12 	bmi.w	80032a0 <_vfiprintf_r+0x4c>
 800347c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800347e:	e711      	b.n	80032a4 <_vfiprintf_r+0x50>
 8003480:	ab03      	add	r3, sp, #12
 8003482:	9300      	str	r3, [sp, #0]
 8003484:	462a      	mov	r2, r5
 8003486:	4630      	mov	r0, r6
 8003488:	4b09      	ldr	r3, [pc, #36]	; (80034b0 <_vfiprintf_r+0x25c>)
 800348a:	a904      	add	r1, sp, #16
 800348c:	f000 f882 	bl	8003594 <_printf_i>
 8003490:	e7e4      	b.n	800345c <_vfiprintf_r+0x208>
 8003492:	bf00      	nop
 8003494:	08003e74 	.word	0x08003e74
 8003498:	08003e94 	.word	0x08003e94
 800349c:	08003e54 	.word	0x08003e54
 80034a0:	08003eb4 	.word	0x08003eb4
 80034a4:	08003eba 	.word	0x08003eba
 80034a8:	08003ebe 	.word	0x08003ebe
 80034ac:	00000000 	.word	0x00000000
 80034b0:	0800322f 	.word	0x0800322f

080034b4 <_printf_common>:
 80034b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034b8:	4616      	mov	r6, r2
 80034ba:	4699      	mov	r9, r3
 80034bc:	688a      	ldr	r2, [r1, #8]
 80034be:	690b      	ldr	r3, [r1, #16]
 80034c0:	4607      	mov	r7, r0
 80034c2:	4293      	cmp	r3, r2
 80034c4:	bfb8      	it	lt
 80034c6:	4613      	movlt	r3, r2
 80034c8:	6033      	str	r3, [r6, #0]
 80034ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80034ce:	460c      	mov	r4, r1
 80034d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034d4:	b10a      	cbz	r2, 80034da <_printf_common+0x26>
 80034d6:	3301      	adds	r3, #1
 80034d8:	6033      	str	r3, [r6, #0]
 80034da:	6823      	ldr	r3, [r4, #0]
 80034dc:	0699      	lsls	r1, r3, #26
 80034de:	bf42      	ittt	mi
 80034e0:	6833      	ldrmi	r3, [r6, #0]
 80034e2:	3302      	addmi	r3, #2
 80034e4:	6033      	strmi	r3, [r6, #0]
 80034e6:	6825      	ldr	r5, [r4, #0]
 80034e8:	f015 0506 	ands.w	r5, r5, #6
 80034ec:	d106      	bne.n	80034fc <_printf_common+0x48>
 80034ee:	f104 0a19 	add.w	sl, r4, #25
 80034f2:	68e3      	ldr	r3, [r4, #12]
 80034f4:	6832      	ldr	r2, [r6, #0]
 80034f6:	1a9b      	subs	r3, r3, r2
 80034f8:	42ab      	cmp	r3, r5
 80034fa:	dc28      	bgt.n	800354e <_printf_common+0x9a>
 80034fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003500:	1e13      	subs	r3, r2, #0
 8003502:	6822      	ldr	r2, [r4, #0]
 8003504:	bf18      	it	ne
 8003506:	2301      	movne	r3, #1
 8003508:	0692      	lsls	r2, r2, #26
 800350a:	d42d      	bmi.n	8003568 <_printf_common+0xb4>
 800350c:	4649      	mov	r1, r9
 800350e:	4638      	mov	r0, r7
 8003510:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003514:	47c0      	blx	r8
 8003516:	3001      	adds	r0, #1
 8003518:	d020      	beq.n	800355c <_printf_common+0xa8>
 800351a:	6823      	ldr	r3, [r4, #0]
 800351c:	68e5      	ldr	r5, [r4, #12]
 800351e:	f003 0306 	and.w	r3, r3, #6
 8003522:	2b04      	cmp	r3, #4
 8003524:	bf18      	it	ne
 8003526:	2500      	movne	r5, #0
 8003528:	6832      	ldr	r2, [r6, #0]
 800352a:	f04f 0600 	mov.w	r6, #0
 800352e:	68a3      	ldr	r3, [r4, #8]
 8003530:	bf08      	it	eq
 8003532:	1aad      	subeq	r5, r5, r2
 8003534:	6922      	ldr	r2, [r4, #16]
 8003536:	bf08      	it	eq
 8003538:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800353c:	4293      	cmp	r3, r2
 800353e:	bfc4      	itt	gt
 8003540:	1a9b      	subgt	r3, r3, r2
 8003542:	18ed      	addgt	r5, r5, r3
 8003544:	341a      	adds	r4, #26
 8003546:	42b5      	cmp	r5, r6
 8003548:	d11a      	bne.n	8003580 <_printf_common+0xcc>
 800354a:	2000      	movs	r0, #0
 800354c:	e008      	b.n	8003560 <_printf_common+0xac>
 800354e:	2301      	movs	r3, #1
 8003550:	4652      	mov	r2, sl
 8003552:	4649      	mov	r1, r9
 8003554:	4638      	mov	r0, r7
 8003556:	47c0      	blx	r8
 8003558:	3001      	adds	r0, #1
 800355a:	d103      	bne.n	8003564 <_printf_common+0xb0>
 800355c:	f04f 30ff 	mov.w	r0, #4294967295
 8003560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003564:	3501      	adds	r5, #1
 8003566:	e7c4      	b.n	80034f2 <_printf_common+0x3e>
 8003568:	2030      	movs	r0, #48	; 0x30
 800356a:	18e1      	adds	r1, r4, r3
 800356c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003570:	1c5a      	adds	r2, r3, #1
 8003572:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003576:	4422      	add	r2, r4
 8003578:	3302      	adds	r3, #2
 800357a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800357e:	e7c5      	b.n	800350c <_printf_common+0x58>
 8003580:	2301      	movs	r3, #1
 8003582:	4622      	mov	r2, r4
 8003584:	4649      	mov	r1, r9
 8003586:	4638      	mov	r0, r7
 8003588:	47c0      	blx	r8
 800358a:	3001      	adds	r0, #1
 800358c:	d0e6      	beq.n	800355c <_printf_common+0xa8>
 800358e:	3601      	adds	r6, #1
 8003590:	e7d9      	b.n	8003546 <_printf_common+0x92>
	...

08003594 <_printf_i>:
 8003594:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003598:	7e0f      	ldrb	r7, [r1, #24]
 800359a:	4691      	mov	r9, r2
 800359c:	2f78      	cmp	r7, #120	; 0x78
 800359e:	4680      	mov	r8, r0
 80035a0:	460c      	mov	r4, r1
 80035a2:	469a      	mov	sl, r3
 80035a4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80035a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80035aa:	d807      	bhi.n	80035bc <_printf_i+0x28>
 80035ac:	2f62      	cmp	r7, #98	; 0x62
 80035ae:	d80a      	bhi.n	80035c6 <_printf_i+0x32>
 80035b0:	2f00      	cmp	r7, #0
 80035b2:	f000 80d9 	beq.w	8003768 <_printf_i+0x1d4>
 80035b6:	2f58      	cmp	r7, #88	; 0x58
 80035b8:	f000 80a4 	beq.w	8003704 <_printf_i+0x170>
 80035bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80035c4:	e03a      	b.n	800363c <_printf_i+0xa8>
 80035c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80035ca:	2b15      	cmp	r3, #21
 80035cc:	d8f6      	bhi.n	80035bc <_printf_i+0x28>
 80035ce:	a101      	add	r1, pc, #4	; (adr r1, 80035d4 <_printf_i+0x40>)
 80035d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80035d4:	0800362d 	.word	0x0800362d
 80035d8:	08003641 	.word	0x08003641
 80035dc:	080035bd 	.word	0x080035bd
 80035e0:	080035bd 	.word	0x080035bd
 80035e4:	080035bd 	.word	0x080035bd
 80035e8:	080035bd 	.word	0x080035bd
 80035ec:	08003641 	.word	0x08003641
 80035f0:	080035bd 	.word	0x080035bd
 80035f4:	080035bd 	.word	0x080035bd
 80035f8:	080035bd 	.word	0x080035bd
 80035fc:	080035bd 	.word	0x080035bd
 8003600:	0800374f 	.word	0x0800374f
 8003604:	08003671 	.word	0x08003671
 8003608:	08003731 	.word	0x08003731
 800360c:	080035bd 	.word	0x080035bd
 8003610:	080035bd 	.word	0x080035bd
 8003614:	08003771 	.word	0x08003771
 8003618:	080035bd 	.word	0x080035bd
 800361c:	08003671 	.word	0x08003671
 8003620:	080035bd 	.word	0x080035bd
 8003624:	080035bd 	.word	0x080035bd
 8003628:	08003739 	.word	0x08003739
 800362c:	682b      	ldr	r3, [r5, #0]
 800362e:	1d1a      	adds	r2, r3, #4
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	602a      	str	r2, [r5, #0]
 8003634:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003638:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800363c:	2301      	movs	r3, #1
 800363e:	e0a4      	b.n	800378a <_printf_i+0x1f6>
 8003640:	6820      	ldr	r0, [r4, #0]
 8003642:	6829      	ldr	r1, [r5, #0]
 8003644:	0606      	lsls	r6, r0, #24
 8003646:	f101 0304 	add.w	r3, r1, #4
 800364a:	d50a      	bpl.n	8003662 <_printf_i+0xce>
 800364c:	680e      	ldr	r6, [r1, #0]
 800364e:	602b      	str	r3, [r5, #0]
 8003650:	2e00      	cmp	r6, #0
 8003652:	da03      	bge.n	800365c <_printf_i+0xc8>
 8003654:	232d      	movs	r3, #45	; 0x2d
 8003656:	4276      	negs	r6, r6
 8003658:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800365c:	230a      	movs	r3, #10
 800365e:	485e      	ldr	r0, [pc, #376]	; (80037d8 <_printf_i+0x244>)
 8003660:	e019      	b.n	8003696 <_printf_i+0x102>
 8003662:	680e      	ldr	r6, [r1, #0]
 8003664:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003668:	602b      	str	r3, [r5, #0]
 800366a:	bf18      	it	ne
 800366c:	b236      	sxthne	r6, r6
 800366e:	e7ef      	b.n	8003650 <_printf_i+0xbc>
 8003670:	682b      	ldr	r3, [r5, #0]
 8003672:	6820      	ldr	r0, [r4, #0]
 8003674:	1d19      	adds	r1, r3, #4
 8003676:	6029      	str	r1, [r5, #0]
 8003678:	0601      	lsls	r1, r0, #24
 800367a:	d501      	bpl.n	8003680 <_printf_i+0xec>
 800367c:	681e      	ldr	r6, [r3, #0]
 800367e:	e002      	b.n	8003686 <_printf_i+0xf2>
 8003680:	0646      	lsls	r6, r0, #25
 8003682:	d5fb      	bpl.n	800367c <_printf_i+0xe8>
 8003684:	881e      	ldrh	r6, [r3, #0]
 8003686:	2f6f      	cmp	r7, #111	; 0x6f
 8003688:	bf0c      	ite	eq
 800368a:	2308      	moveq	r3, #8
 800368c:	230a      	movne	r3, #10
 800368e:	4852      	ldr	r0, [pc, #328]	; (80037d8 <_printf_i+0x244>)
 8003690:	2100      	movs	r1, #0
 8003692:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003696:	6865      	ldr	r5, [r4, #4]
 8003698:	2d00      	cmp	r5, #0
 800369a:	bfa8      	it	ge
 800369c:	6821      	ldrge	r1, [r4, #0]
 800369e:	60a5      	str	r5, [r4, #8]
 80036a0:	bfa4      	itt	ge
 80036a2:	f021 0104 	bicge.w	r1, r1, #4
 80036a6:	6021      	strge	r1, [r4, #0]
 80036a8:	b90e      	cbnz	r6, 80036ae <_printf_i+0x11a>
 80036aa:	2d00      	cmp	r5, #0
 80036ac:	d04d      	beq.n	800374a <_printf_i+0x1b6>
 80036ae:	4615      	mov	r5, r2
 80036b0:	fbb6 f1f3 	udiv	r1, r6, r3
 80036b4:	fb03 6711 	mls	r7, r3, r1, r6
 80036b8:	5dc7      	ldrb	r7, [r0, r7]
 80036ba:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80036be:	4637      	mov	r7, r6
 80036c0:	42bb      	cmp	r3, r7
 80036c2:	460e      	mov	r6, r1
 80036c4:	d9f4      	bls.n	80036b0 <_printf_i+0x11c>
 80036c6:	2b08      	cmp	r3, #8
 80036c8:	d10b      	bne.n	80036e2 <_printf_i+0x14e>
 80036ca:	6823      	ldr	r3, [r4, #0]
 80036cc:	07de      	lsls	r6, r3, #31
 80036ce:	d508      	bpl.n	80036e2 <_printf_i+0x14e>
 80036d0:	6923      	ldr	r3, [r4, #16]
 80036d2:	6861      	ldr	r1, [r4, #4]
 80036d4:	4299      	cmp	r1, r3
 80036d6:	bfde      	ittt	le
 80036d8:	2330      	movle	r3, #48	; 0x30
 80036da:	f805 3c01 	strble.w	r3, [r5, #-1]
 80036de:	f105 35ff 	addle.w	r5, r5, #4294967295
 80036e2:	1b52      	subs	r2, r2, r5
 80036e4:	6122      	str	r2, [r4, #16]
 80036e6:	464b      	mov	r3, r9
 80036e8:	4621      	mov	r1, r4
 80036ea:	4640      	mov	r0, r8
 80036ec:	f8cd a000 	str.w	sl, [sp]
 80036f0:	aa03      	add	r2, sp, #12
 80036f2:	f7ff fedf 	bl	80034b4 <_printf_common>
 80036f6:	3001      	adds	r0, #1
 80036f8:	d14c      	bne.n	8003794 <_printf_i+0x200>
 80036fa:	f04f 30ff 	mov.w	r0, #4294967295
 80036fe:	b004      	add	sp, #16
 8003700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003704:	4834      	ldr	r0, [pc, #208]	; (80037d8 <_printf_i+0x244>)
 8003706:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800370a:	6829      	ldr	r1, [r5, #0]
 800370c:	6823      	ldr	r3, [r4, #0]
 800370e:	f851 6b04 	ldr.w	r6, [r1], #4
 8003712:	6029      	str	r1, [r5, #0]
 8003714:	061d      	lsls	r5, r3, #24
 8003716:	d514      	bpl.n	8003742 <_printf_i+0x1ae>
 8003718:	07df      	lsls	r7, r3, #31
 800371a:	bf44      	itt	mi
 800371c:	f043 0320 	orrmi.w	r3, r3, #32
 8003720:	6023      	strmi	r3, [r4, #0]
 8003722:	b91e      	cbnz	r6, 800372c <_printf_i+0x198>
 8003724:	6823      	ldr	r3, [r4, #0]
 8003726:	f023 0320 	bic.w	r3, r3, #32
 800372a:	6023      	str	r3, [r4, #0]
 800372c:	2310      	movs	r3, #16
 800372e:	e7af      	b.n	8003690 <_printf_i+0xfc>
 8003730:	6823      	ldr	r3, [r4, #0]
 8003732:	f043 0320 	orr.w	r3, r3, #32
 8003736:	6023      	str	r3, [r4, #0]
 8003738:	2378      	movs	r3, #120	; 0x78
 800373a:	4828      	ldr	r0, [pc, #160]	; (80037dc <_printf_i+0x248>)
 800373c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003740:	e7e3      	b.n	800370a <_printf_i+0x176>
 8003742:	0659      	lsls	r1, r3, #25
 8003744:	bf48      	it	mi
 8003746:	b2b6      	uxthmi	r6, r6
 8003748:	e7e6      	b.n	8003718 <_printf_i+0x184>
 800374a:	4615      	mov	r5, r2
 800374c:	e7bb      	b.n	80036c6 <_printf_i+0x132>
 800374e:	682b      	ldr	r3, [r5, #0]
 8003750:	6826      	ldr	r6, [r4, #0]
 8003752:	1d18      	adds	r0, r3, #4
 8003754:	6961      	ldr	r1, [r4, #20]
 8003756:	6028      	str	r0, [r5, #0]
 8003758:	0635      	lsls	r5, r6, #24
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	d501      	bpl.n	8003762 <_printf_i+0x1ce>
 800375e:	6019      	str	r1, [r3, #0]
 8003760:	e002      	b.n	8003768 <_printf_i+0x1d4>
 8003762:	0670      	lsls	r0, r6, #25
 8003764:	d5fb      	bpl.n	800375e <_printf_i+0x1ca>
 8003766:	8019      	strh	r1, [r3, #0]
 8003768:	2300      	movs	r3, #0
 800376a:	4615      	mov	r5, r2
 800376c:	6123      	str	r3, [r4, #16]
 800376e:	e7ba      	b.n	80036e6 <_printf_i+0x152>
 8003770:	682b      	ldr	r3, [r5, #0]
 8003772:	2100      	movs	r1, #0
 8003774:	1d1a      	adds	r2, r3, #4
 8003776:	602a      	str	r2, [r5, #0]
 8003778:	681d      	ldr	r5, [r3, #0]
 800377a:	6862      	ldr	r2, [r4, #4]
 800377c:	4628      	mov	r0, r5
 800377e:	f000 fa9b 	bl	8003cb8 <memchr>
 8003782:	b108      	cbz	r0, 8003788 <_printf_i+0x1f4>
 8003784:	1b40      	subs	r0, r0, r5
 8003786:	6060      	str	r0, [r4, #4]
 8003788:	6863      	ldr	r3, [r4, #4]
 800378a:	6123      	str	r3, [r4, #16]
 800378c:	2300      	movs	r3, #0
 800378e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003792:	e7a8      	b.n	80036e6 <_printf_i+0x152>
 8003794:	462a      	mov	r2, r5
 8003796:	4649      	mov	r1, r9
 8003798:	4640      	mov	r0, r8
 800379a:	6923      	ldr	r3, [r4, #16]
 800379c:	47d0      	blx	sl
 800379e:	3001      	adds	r0, #1
 80037a0:	d0ab      	beq.n	80036fa <_printf_i+0x166>
 80037a2:	6823      	ldr	r3, [r4, #0]
 80037a4:	079b      	lsls	r3, r3, #30
 80037a6:	d413      	bmi.n	80037d0 <_printf_i+0x23c>
 80037a8:	68e0      	ldr	r0, [r4, #12]
 80037aa:	9b03      	ldr	r3, [sp, #12]
 80037ac:	4298      	cmp	r0, r3
 80037ae:	bfb8      	it	lt
 80037b0:	4618      	movlt	r0, r3
 80037b2:	e7a4      	b.n	80036fe <_printf_i+0x16a>
 80037b4:	2301      	movs	r3, #1
 80037b6:	4632      	mov	r2, r6
 80037b8:	4649      	mov	r1, r9
 80037ba:	4640      	mov	r0, r8
 80037bc:	47d0      	blx	sl
 80037be:	3001      	adds	r0, #1
 80037c0:	d09b      	beq.n	80036fa <_printf_i+0x166>
 80037c2:	3501      	adds	r5, #1
 80037c4:	68e3      	ldr	r3, [r4, #12]
 80037c6:	9903      	ldr	r1, [sp, #12]
 80037c8:	1a5b      	subs	r3, r3, r1
 80037ca:	42ab      	cmp	r3, r5
 80037cc:	dcf2      	bgt.n	80037b4 <_printf_i+0x220>
 80037ce:	e7eb      	b.n	80037a8 <_printf_i+0x214>
 80037d0:	2500      	movs	r5, #0
 80037d2:	f104 0619 	add.w	r6, r4, #25
 80037d6:	e7f5      	b.n	80037c4 <_printf_i+0x230>
 80037d8:	08003ec5 	.word	0x08003ec5
 80037dc:	08003ed6 	.word	0x08003ed6

080037e0 <_sbrk_r>:
 80037e0:	b538      	push	{r3, r4, r5, lr}
 80037e2:	2300      	movs	r3, #0
 80037e4:	4d05      	ldr	r5, [pc, #20]	; (80037fc <_sbrk_r+0x1c>)
 80037e6:	4604      	mov	r4, r0
 80037e8:	4608      	mov	r0, r1
 80037ea:	602b      	str	r3, [r5, #0]
 80037ec:	f7fc ffba 	bl	8000764 <_sbrk>
 80037f0:	1c43      	adds	r3, r0, #1
 80037f2:	d102      	bne.n	80037fa <_sbrk_r+0x1a>
 80037f4:	682b      	ldr	r3, [r5, #0]
 80037f6:	b103      	cbz	r3, 80037fa <_sbrk_r+0x1a>
 80037f8:	6023      	str	r3, [r4, #0]
 80037fa:	bd38      	pop	{r3, r4, r5, pc}
 80037fc:	20000164 	.word	0x20000164

08003800 <__sread>:
 8003800:	b510      	push	{r4, lr}
 8003802:	460c      	mov	r4, r1
 8003804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003808:	f000 fab8 	bl	8003d7c <_read_r>
 800380c:	2800      	cmp	r0, #0
 800380e:	bfab      	itete	ge
 8003810:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003812:	89a3      	ldrhlt	r3, [r4, #12]
 8003814:	181b      	addge	r3, r3, r0
 8003816:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800381a:	bfac      	ite	ge
 800381c:	6563      	strge	r3, [r4, #84]	; 0x54
 800381e:	81a3      	strhlt	r3, [r4, #12]
 8003820:	bd10      	pop	{r4, pc}

08003822 <__swrite>:
 8003822:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003826:	461f      	mov	r7, r3
 8003828:	898b      	ldrh	r3, [r1, #12]
 800382a:	4605      	mov	r5, r0
 800382c:	05db      	lsls	r3, r3, #23
 800382e:	460c      	mov	r4, r1
 8003830:	4616      	mov	r6, r2
 8003832:	d505      	bpl.n	8003840 <__swrite+0x1e>
 8003834:	2302      	movs	r3, #2
 8003836:	2200      	movs	r2, #0
 8003838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800383c:	f000 f9c4 	bl	8003bc8 <_lseek_r>
 8003840:	89a3      	ldrh	r3, [r4, #12]
 8003842:	4632      	mov	r2, r6
 8003844:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003848:	81a3      	strh	r3, [r4, #12]
 800384a:	4628      	mov	r0, r5
 800384c:	463b      	mov	r3, r7
 800384e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003852:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003856:	f000 b869 	b.w	800392c <_write_r>

0800385a <__sseek>:
 800385a:	b510      	push	{r4, lr}
 800385c:	460c      	mov	r4, r1
 800385e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003862:	f000 f9b1 	bl	8003bc8 <_lseek_r>
 8003866:	1c43      	adds	r3, r0, #1
 8003868:	89a3      	ldrh	r3, [r4, #12]
 800386a:	bf15      	itete	ne
 800386c:	6560      	strne	r0, [r4, #84]	; 0x54
 800386e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003872:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003876:	81a3      	strheq	r3, [r4, #12]
 8003878:	bf18      	it	ne
 800387a:	81a3      	strhne	r3, [r4, #12]
 800387c:	bd10      	pop	{r4, pc}

0800387e <__sclose>:
 800387e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003882:	f000 b8d3 	b.w	8003a2c <_close_r>
	...

08003888 <__swbuf_r>:
 8003888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800388a:	460e      	mov	r6, r1
 800388c:	4614      	mov	r4, r2
 800388e:	4605      	mov	r5, r0
 8003890:	b118      	cbz	r0, 800389a <__swbuf_r+0x12>
 8003892:	6983      	ldr	r3, [r0, #24]
 8003894:	b90b      	cbnz	r3, 800389a <__swbuf_r+0x12>
 8003896:	f7ff fb81 	bl	8002f9c <__sinit>
 800389a:	4b21      	ldr	r3, [pc, #132]	; (8003920 <__swbuf_r+0x98>)
 800389c:	429c      	cmp	r4, r3
 800389e:	d12b      	bne.n	80038f8 <__swbuf_r+0x70>
 80038a0:	686c      	ldr	r4, [r5, #4]
 80038a2:	69a3      	ldr	r3, [r4, #24]
 80038a4:	60a3      	str	r3, [r4, #8]
 80038a6:	89a3      	ldrh	r3, [r4, #12]
 80038a8:	071a      	lsls	r2, r3, #28
 80038aa:	d52f      	bpl.n	800390c <__swbuf_r+0x84>
 80038ac:	6923      	ldr	r3, [r4, #16]
 80038ae:	b36b      	cbz	r3, 800390c <__swbuf_r+0x84>
 80038b0:	6923      	ldr	r3, [r4, #16]
 80038b2:	6820      	ldr	r0, [r4, #0]
 80038b4:	b2f6      	uxtb	r6, r6
 80038b6:	1ac0      	subs	r0, r0, r3
 80038b8:	6963      	ldr	r3, [r4, #20]
 80038ba:	4637      	mov	r7, r6
 80038bc:	4283      	cmp	r3, r0
 80038be:	dc04      	bgt.n	80038ca <__swbuf_r+0x42>
 80038c0:	4621      	mov	r1, r4
 80038c2:	4628      	mov	r0, r5
 80038c4:	f000 f944 	bl	8003b50 <_fflush_r>
 80038c8:	bb30      	cbnz	r0, 8003918 <__swbuf_r+0x90>
 80038ca:	68a3      	ldr	r3, [r4, #8]
 80038cc:	3001      	adds	r0, #1
 80038ce:	3b01      	subs	r3, #1
 80038d0:	60a3      	str	r3, [r4, #8]
 80038d2:	6823      	ldr	r3, [r4, #0]
 80038d4:	1c5a      	adds	r2, r3, #1
 80038d6:	6022      	str	r2, [r4, #0]
 80038d8:	701e      	strb	r6, [r3, #0]
 80038da:	6963      	ldr	r3, [r4, #20]
 80038dc:	4283      	cmp	r3, r0
 80038de:	d004      	beq.n	80038ea <__swbuf_r+0x62>
 80038e0:	89a3      	ldrh	r3, [r4, #12]
 80038e2:	07db      	lsls	r3, r3, #31
 80038e4:	d506      	bpl.n	80038f4 <__swbuf_r+0x6c>
 80038e6:	2e0a      	cmp	r6, #10
 80038e8:	d104      	bne.n	80038f4 <__swbuf_r+0x6c>
 80038ea:	4621      	mov	r1, r4
 80038ec:	4628      	mov	r0, r5
 80038ee:	f000 f92f 	bl	8003b50 <_fflush_r>
 80038f2:	b988      	cbnz	r0, 8003918 <__swbuf_r+0x90>
 80038f4:	4638      	mov	r0, r7
 80038f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038f8:	4b0a      	ldr	r3, [pc, #40]	; (8003924 <__swbuf_r+0x9c>)
 80038fa:	429c      	cmp	r4, r3
 80038fc:	d101      	bne.n	8003902 <__swbuf_r+0x7a>
 80038fe:	68ac      	ldr	r4, [r5, #8]
 8003900:	e7cf      	b.n	80038a2 <__swbuf_r+0x1a>
 8003902:	4b09      	ldr	r3, [pc, #36]	; (8003928 <__swbuf_r+0xa0>)
 8003904:	429c      	cmp	r4, r3
 8003906:	bf08      	it	eq
 8003908:	68ec      	ldreq	r4, [r5, #12]
 800390a:	e7ca      	b.n	80038a2 <__swbuf_r+0x1a>
 800390c:	4621      	mov	r1, r4
 800390e:	4628      	mov	r0, r5
 8003910:	f000 f81e 	bl	8003950 <__swsetup_r>
 8003914:	2800      	cmp	r0, #0
 8003916:	d0cb      	beq.n	80038b0 <__swbuf_r+0x28>
 8003918:	f04f 37ff 	mov.w	r7, #4294967295
 800391c:	e7ea      	b.n	80038f4 <__swbuf_r+0x6c>
 800391e:	bf00      	nop
 8003920:	08003e74 	.word	0x08003e74
 8003924:	08003e94 	.word	0x08003e94
 8003928:	08003e54 	.word	0x08003e54

0800392c <_write_r>:
 800392c:	b538      	push	{r3, r4, r5, lr}
 800392e:	4604      	mov	r4, r0
 8003930:	4608      	mov	r0, r1
 8003932:	4611      	mov	r1, r2
 8003934:	2200      	movs	r2, #0
 8003936:	4d05      	ldr	r5, [pc, #20]	; (800394c <_write_r+0x20>)
 8003938:	602a      	str	r2, [r5, #0]
 800393a:	461a      	mov	r2, r3
 800393c:	f7fc fec5 	bl	80006ca <_write>
 8003940:	1c43      	adds	r3, r0, #1
 8003942:	d102      	bne.n	800394a <_write_r+0x1e>
 8003944:	682b      	ldr	r3, [r5, #0]
 8003946:	b103      	cbz	r3, 800394a <_write_r+0x1e>
 8003948:	6023      	str	r3, [r4, #0]
 800394a:	bd38      	pop	{r3, r4, r5, pc}
 800394c:	20000164 	.word	0x20000164

08003950 <__swsetup_r>:
 8003950:	4b32      	ldr	r3, [pc, #200]	; (8003a1c <__swsetup_r+0xcc>)
 8003952:	b570      	push	{r4, r5, r6, lr}
 8003954:	681d      	ldr	r5, [r3, #0]
 8003956:	4606      	mov	r6, r0
 8003958:	460c      	mov	r4, r1
 800395a:	b125      	cbz	r5, 8003966 <__swsetup_r+0x16>
 800395c:	69ab      	ldr	r3, [r5, #24]
 800395e:	b913      	cbnz	r3, 8003966 <__swsetup_r+0x16>
 8003960:	4628      	mov	r0, r5
 8003962:	f7ff fb1b 	bl	8002f9c <__sinit>
 8003966:	4b2e      	ldr	r3, [pc, #184]	; (8003a20 <__swsetup_r+0xd0>)
 8003968:	429c      	cmp	r4, r3
 800396a:	d10f      	bne.n	800398c <__swsetup_r+0x3c>
 800396c:	686c      	ldr	r4, [r5, #4]
 800396e:	89a3      	ldrh	r3, [r4, #12]
 8003970:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003974:	0719      	lsls	r1, r3, #28
 8003976:	d42c      	bmi.n	80039d2 <__swsetup_r+0x82>
 8003978:	06dd      	lsls	r5, r3, #27
 800397a:	d411      	bmi.n	80039a0 <__swsetup_r+0x50>
 800397c:	2309      	movs	r3, #9
 800397e:	6033      	str	r3, [r6, #0]
 8003980:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003984:	f04f 30ff 	mov.w	r0, #4294967295
 8003988:	81a3      	strh	r3, [r4, #12]
 800398a:	e03e      	b.n	8003a0a <__swsetup_r+0xba>
 800398c:	4b25      	ldr	r3, [pc, #148]	; (8003a24 <__swsetup_r+0xd4>)
 800398e:	429c      	cmp	r4, r3
 8003990:	d101      	bne.n	8003996 <__swsetup_r+0x46>
 8003992:	68ac      	ldr	r4, [r5, #8]
 8003994:	e7eb      	b.n	800396e <__swsetup_r+0x1e>
 8003996:	4b24      	ldr	r3, [pc, #144]	; (8003a28 <__swsetup_r+0xd8>)
 8003998:	429c      	cmp	r4, r3
 800399a:	bf08      	it	eq
 800399c:	68ec      	ldreq	r4, [r5, #12]
 800399e:	e7e6      	b.n	800396e <__swsetup_r+0x1e>
 80039a0:	0758      	lsls	r0, r3, #29
 80039a2:	d512      	bpl.n	80039ca <__swsetup_r+0x7a>
 80039a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80039a6:	b141      	cbz	r1, 80039ba <__swsetup_r+0x6a>
 80039a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80039ac:	4299      	cmp	r1, r3
 80039ae:	d002      	beq.n	80039b6 <__swsetup_r+0x66>
 80039b0:	4630      	mov	r0, r6
 80039b2:	f000 f99b 	bl	8003cec <_free_r>
 80039b6:	2300      	movs	r3, #0
 80039b8:	6363      	str	r3, [r4, #52]	; 0x34
 80039ba:	89a3      	ldrh	r3, [r4, #12]
 80039bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80039c0:	81a3      	strh	r3, [r4, #12]
 80039c2:	2300      	movs	r3, #0
 80039c4:	6063      	str	r3, [r4, #4]
 80039c6:	6923      	ldr	r3, [r4, #16]
 80039c8:	6023      	str	r3, [r4, #0]
 80039ca:	89a3      	ldrh	r3, [r4, #12]
 80039cc:	f043 0308 	orr.w	r3, r3, #8
 80039d0:	81a3      	strh	r3, [r4, #12]
 80039d2:	6923      	ldr	r3, [r4, #16]
 80039d4:	b94b      	cbnz	r3, 80039ea <__swsetup_r+0x9a>
 80039d6:	89a3      	ldrh	r3, [r4, #12]
 80039d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80039dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039e0:	d003      	beq.n	80039ea <__swsetup_r+0x9a>
 80039e2:	4621      	mov	r1, r4
 80039e4:	4630      	mov	r0, r6
 80039e6:	f000 f927 	bl	8003c38 <__smakebuf_r>
 80039ea:	89a0      	ldrh	r0, [r4, #12]
 80039ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80039f0:	f010 0301 	ands.w	r3, r0, #1
 80039f4:	d00a      	beq.n	8003a0c <__swsetup_r+0xbc>
 80039f6:	2300      	movs	r3, #0
 80039f8:	60a3      	str	r3, [r4, #8]
 80039fa:	6963      	ldr	r3, [r4, #20]
 80039fc:	425b      	negs	r3, r3
 80039fe:	61a3      	str	r3, [r4, #24]
 8003a00:	6923      	ldr	r3, [r4, #16]
 8003a02:	b943      	cbnz	r3, 8003a16 <__swsetup_r+0xc6>
 8003a04:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003a08:	d1ba      	bne.n	8003980 <__swsetup_r+0x30>
 8003a0a:	bd70      	pop	{r4, r5, r6, pc}
 8003a0c:	0781      	lsls	r1, r0, #30
 8003a0e:	bf58      	it	pl
 8003a10:	6963      	ldrpl	r3, [r4, #20]
 8003a12:	60a3      	str	r3, [r4, #8]
 8003a14:	e7f4      	b.n	8003a00 <__swsetup_r+0xb0>
 8003a16:	2000      	movs	r0, #0
 8003a18:	e7f7      	b.n	8003a0a <__swsetup_r+0xba>
 8003a1a:	bf00      	nop
 8003a1c:	2000000c 	.word	0x2000000c
 8003a20:	08003e74 	.word	0x08003e74
 8003a24:	08003e94 	.word	0x08003e94
 8003a28:	08003e54 	.word	0x08003e54

08003a2c <_close_r>:
 8003a2c:	b538      	push	{r3, r4, r5, lr}
 8003a2e:	2300      	movs	r3, #0
 8003a30:	4d05      	ldr	r5, [pc, #20]	; (8003a48 <_close_r+0x1c>)
 8003a32:	4604      	mov	r4, r0
 8003a34:	4608      	mov	r0, r1
 8003a36:	602b      	str	r3, [r5, #0]
 8003a38:	f7fc fe63 	bl	8000702 <_close>
 8003a3c:	1c43      	adds	r3, r0, #1
 8003a3e:	d102      	bne.n	8003a46 <_close_r+0x1a>
 8003a40:	682b      	ldr	r3, [r5, #0]
 8003a42:	b103      	cbz	r3, 8003a46 <_close_r+0x1a>
 8003a44:	6023      	str	r3, [r4, #0]
 8003a46:	bd38      	pop	{r3, r4, r5, pc}
 8003a48:	20000164 	.word	0x20000164

08003a4c <__sflush_r>:
 8003a4c:	898a      	ldrh	r2, [r1, #12]
 8003a4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a50:	4605      	mov	r5, r0
 8003a52:	0710      	lsls	r0, r2, #28
 8003a54:	460c      	mov	r4, r1
 8003a56:	d457      	bmi.n	8003b08 <__sflush_r+0xbc>
 8003a58:	684b      	ldr	r3, [r1, #4]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	dc04      	bgt.n	8003a68 <__sflush_r+0x1c>
 8003a5e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	dc01      	bgt.n	8003a68 <__sflush_r+0x1c>
 8003a64:	2000      	movs	r0, #0
 8003a66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a6a:	2e00      	cmp	r6, #0
 8003a6c:	d0fa      	beq.n	8003a64 <__sflush_r+0x18>
 8003a6e:	2300      	movs	r3, #0
 8003a70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003a74:	682f      	ldr	r7, [r5, #0]
 8003a76:	602b      	str	r3, [r5, #0]
 8003a78:	d032      	beq.n	8003ae0 <__sflush_r+0x94>
 8003a7a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003a7c:	89a3      	ldrh	r3, [r4, #12]
 8003a7e:	075a      	lsls	r2, r3, #29
 8003a80:	d505      	bpl.n	8003a8e <__sflush_r+0x42>
 8003a82:	6863      	ldr	r3, [r4, #4]
 8003a84:	1ac0      	subs	r0, r0, r3
 8003a86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003a88:	b10b      	cbz	r3, 8003a8e <__sflush_r+0x42>
 8003a8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003a8c:	1ac0      	subs	r0, r0, r3
 8003a8e:	2300      	movs	r3, #0
 8003a90:	4602      	mov	r2, r0
 8003a92:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a94:	4628      	mov	r0, r5
 8003a96:	6a21      	ldr	r1, [r4, #32]
 8003a98:	47b0      	blx	r6
 8003a9a:	1c43      	adds	r3, r0, #1
 8003a9c:	89a3      	ldrh	r3, [r4, #12]
 8003a9e:	d106      	bne.n	8003aae <__sflush_r+0x62>
 8003aa0:	6829      	ldr	r1, [r5, #0]
 8003aa2:	291d      	cmp	r1, #29
 8003aa4:	d82c      	bhi.n	8003b00 <__sflush_r+0xb4>
 8003aa6:	4a29      	ldr	r2, [pc, #164]	; (8003b4c <__sflush_r+0x100>)
 8003aa8:	40ca      	lsrs	r2, r1
 8003aaa:	07d6      	lsls	r6, r2, #31
 8003aac:	d528      	bpl.n	8003b00 <__sflush_r+0xb4>
 8003aae:	2200      	movs	r2, #0
 8003ab0:	6062      	str	r2, [r4, #4]
 8003ab2:	6922      	ldr	r2, [r4, #16]
 8003ab4:	04d9      	lsls	r1, r3, #19
 8003ab6:	6022      	str	r2, [r4, #0]
 8003ab8:	d504      	bpl.n	8003ac4 <__sflush_r+0x78>
 8003aba:	1c42      	adds	r2, r0, #1
 8003abc:	d101      	bne.n	8003ac2 <__sflush_r+0x76>
 8003abe:	682b      	ldr	r3, [r5, #0]
 8003ac0:	b903      	cbnz	r3, 8003ac4 <__sflush_r+0x78>
 8003ac2:	6560      	str	r0, [r4, #84]	; 0x54
 8003ac4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003ac6:	602f      	str	r7, [r5, #0]
 8003ac8:	2900      	cmp	r1, #0
 8003aca:	d0cb      	beq.n	8003a64 <__sflush_r+0x18>
 8003acc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003ad0:	4299      	cmp	r1, r3
 8003ad2:	d002      	beq.n	8003ada <__sflush_r+0x8e>
 8003ad4:	4628      	mov	r0, r5
 8003ad6:	f000 f909 	bl	8003cec <_free_r>
 8003ada:	2000      	movs	r0, #0
 8003adc:	6360      	str	r0, [r4, #52]	; 0x34
 8003ade:	e7c2      	b.n	8003a66 <__sflush_r+0x1a>
 8003ae0:	6a21      	ldr	r1, [r4, #32]
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	4628      	mov	r0, r5
 8003ae6:	47b0      	blx	r6
 8003ae8:	1c41      	adds	r1, r0, #1
 8003aea:	d1c7      	bne.n	8003a7c <__sflush_r+0x30>
 8003aec:	682b      	ldr	r3, [r5, #0]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d0c4      	beq.n	8003a7c <__sflush_r+0x30>
 8003af2:	2b1d      	cmp	r3, #29
 8003af4:	d001      	beq.n	8003afa <__sflush_r+0xae>
 8003af6:	2b16      	cmp	r3, #22
 8003af8:	d101      	bne.n	8003afe <__sflush_r+0xb2>
 8003afa:	602f      	str	r7, [r5, #0]
 8003afc:	e7b2      	b.n	8003a64 <__sflush_r+0x18>
 8003afe:	89a3      	ldrh	r3, [r4, #12]
 8003b00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b04:	81a3      	strh	r3, [r4, #12]
 8003b06:	e7ae      	b.n	8003a66 <__sflush_r+0x1a>
 8003b08:	690f      	ldr	r7, [r1, #16]
 8003b0a:	2f00      	cmp	r7, #0
 8003b0c:	d0aa      	beq.n	8003a64 <__sflush_r+0x18>
 8003b0e:	0793      	lsls	r3, r2, #30
 8003b10:	bf18      	it	ne
 8003b12:	2300      	movne	r3, #0
 8003b14:	680e      	ldr	r6, [r1, #0]
 8003b16:	bf08      	it	eq
 8003b18:	694b      	ldreq	r3, [r1, #20]
 8003b1a:	1bf6      	subs	r6, r6, r7
 8003b1c:	600f      	str	r7, [r1, #0]
 8003b1e:	608b      	str	r3, [r1, #8]
 8003b20:	2e00      	cmp	r6, #0
 8003b22:	dd9f      	ble.n	8003a64 <__sflush_r+0x18>
 8003b24:	4633      	mov	r3, r6
 8003b26:	463a      	mov	r2, r7
 8003b28:	4628      	mov	r0, r5
 8003b2a:	6a21      	ldr	r1, [r4, #32]
 8003b2c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8003b30:	47e0      	blx	ip
 8003b32:	2800      	cmp	r0, #0
 8003b34:	dc06      	bgt.n	8003b44 <__sflush_r+0xf8>
 8003b36:	89a3      	ldrh	r3, [r4, #12]
 8003b38:	f04f 30ff 	mov.w	r0, #4294967295
 8003b3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b40:	81a3      	strh	r3, [r4, #12]
 8003b42:	e790      	b.n	8003a66 <__sflush_r+0x1a>
 8003b44:	4407      	add	r7, r0
 8003b46:	1a36      	subs	r6, r6, r0
 8003b48:	e7ea      	b.n	8003b20 <__sflush_r+0xd4>
 8003b4a:	bf00      	nop
 8003b4c:	20400001 	.word	0x20400001

08003b50 <_fflush_r>:
 8003b50:	b538      	push	{r3, r4, r5, lr}
 8003b52:	690b      	ldr	r3, [r1, #16]
 8003b54:	4605      	mov	r5, r0
 8003b56:	460c      	mov	r4, r1
 8003b58:	b913      	cbnz	r3, 8003b60 <_fflush_r+0x10>
 8003b5a:	2500      	movs	r5, #0
 8003b5c:	4628      	mov	r0, r5
 8003b5e:	bd38      	pop	{r3, r4, r5, pc}
 8003b60:	b118      	cbz	r0, 8003b6a <_fflush_r+0x1a>
 8003b62:	6983      	ldr	r3, [r0, #24]
 8003b64:	b90b      	cbnz	r3, 8003b6a <_fflush_r+0x1a>
 8003b66:	f7ff fa19 	bl	8002f9c <__sinit>
 8003b6a:	4b14      	ldr	r3, [pc, #80]	; (8003bbc <_fflush_r+0x6c>)
 8003b6c:	429c      	cmp	r4, r3
 8003b6e:	d11b      	bne.n	8003ba8 <_fflush_r+0x58>
 8003b70:	686c      	ldr	r4, [r5, #4]
 8003b72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d0ef      	beq.n	8003b5a <_fflush_r+0xa>
 8003b7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003b7c:	07d0      	lsls	r0, r2, #31
 8003b7e:	d404      	bmi.n	8003b8a <_fflush_r+0x3a>
 8003b80:	0599      	lsls	r1, r3, #22
 8003b82:	d402      	bmi.n	8003b8a <_fflush_r+0x3a>
 8003b84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b86:	f7ff faa7 	bl	80030d8 <__retarget_lock_acquire_recursive>
 8003b8a:	4628      	mov	r0, r5
 8003b8c:	4621      	mov	r1, r4
 8003b8e:	f7ff ff5d 	bl	8003a4c <__sflush_r>
 8003b92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b94:	4605      	mov	r5, r0
 8003b96:	07da      	lsls	r2, r3, #31
 8003b98:	d4e0      	bmi.n	8003b5c <_fflush_r+0xc>
 8003b9a:	89a3      	ldrh	r3, [r4, #12]
 8003b9c:	059b      	lsls	r3, r3, #22
 8003b9e:	d4dd      	bmi.n	8003b5c <_fflush_r+0xc>
 8003ba0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ba2:	f7ff fa9a 	bl	80030da <__retarget_lock_release_recursive>
 8003ba6:	e7d9      	b.n	8003b5c <_fflush_r+0xc>
 8003ba8:	4b05      	ldr	r3, [pc, #20]	; (8003bc0 <_fflush_r+0x70>)
 8003baa:	429c      	cmp	r4, r3
 8003bac:	d101      	bne.n	8003bb2 <_fflush_r+0x62>
 8003bae:	68ac      	ldr	r4, [r5, #8]
 8003bb0:	e7df      	b.n	8003b72 <_fflush_r+0x22>
 8003bb2:	4b04      	ldr	r3, [pc, #16]	; (8003bc4 <_fflush_r+0x74>)
 8003bb4:	429c      	cmp	r4, r3
 8003bb6:	bf08      	it	eq
 8003bb8:	68ec      	ldreq	r4, [r5, #12]
 8003bba:	e7da      	b.n	8003b72 <_fflush_r+0x22>
 8003bbc:	08003e74 	.word	0x08003e74
 8003bc0:	08003e94 	.word	0x08003e94
 8003bc4:	08003e54 	.word	0x08003e54

08003bc8 <_lseek_r>:
 8003bc8:	b538      	push	{r3, r4, r5, lr}
 8003bca:	4604      	mov	r4, r0
 8003bcc:	4608      	mov	r0, r1
 8003bce:	4611      	mov	r1, r2
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	4d05      	ldr	r5, [pc, #20]	; (8003be8 <_lseek_r+0x20>)
 8003bd4:	602a      	str	r2, [r5, #0]
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	f7fc fdb7 	bl	800074a <_lseek>
 8003bdc:	1c43      	adds	r3, r0, #1
 8003bde:	d102      	bne.n	8003be6 <_lseek_r+0x1e>
 8003be0:	682b      	ldr	r3, [r5, #0]
 8003be2:	b103      	cbz	r3, 8003be6 <_lseek_r+0x1e>
 8003be4:	6023      	str	r3, [r4, #0]
 8003be6:	bd38      	pop	{r3, r4, r5, pc}
 8003be8:	20000164 	.word	0x20000164

08003bec <__swhatbuf_r>:
 8003bec:	b570      	push	{r4, r5, r6, lr}
 8003bee:	460e      	mov	r6, r1
 8003bf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bf4:	4614      	mov	r4, r2
 8003bf6:	2900      	cmp	r1, #0
 8003bf8:	461d      	mov	r5, r3
 8003bfa:	b096      	sub	sp, #88	; 0x58
 8003bfc:	da08      	bge.n	8003c10 <__swhatbuf_r+0x24>
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003c04:	602a      	str	r2, [r5, #0]
 8003c06:	061a      	lsls	r2, r3, #24
 8003c08:	d410      	bmi.n	8003c2c <__swhatbuf_r+0x40>
 8003c0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c0e:	e00e      	b.n	8003c2e <__swhatbuf_r+0x42>
 8003c10:	466a      	mov	r2, sp
 8003c12:	f000 f8c5 	bl	8003da0 <_fstat_r>
 8003c16:	2800      	cmp	r0, #0
 8003c18:	dbf1      	blt.n	8003bfe <__swhatbuf_r+0x12>
 8003c1a:	9a01      	ldr	r2, [sp, #4]
 8003c1c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003c20:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003c24:	425a      	negs	r2, r3
 8003c26:	415a      	adcs	r2, r3
 8003c28:	602a      	str	r2, [r5, #0]
 8003c2a:	e7ee      	b.n	8003c0a <__swhatbuf_r+0x1e>
 8003c2c:	2340      	movs	r3, #64	; 0x40
 8003c2e:	2000      	movs	r0, #0
 8003c30:	6023      	str	r3, [r4, #0]
 8003c32:	b016      	add	sp, #88	; 0x58
 8003c34:	bd70      	pop	{r4, r5, r6, pc}
	...

08003c38 <__smakebuf_r>:
 8003c38:	898b      	ldrh	r3, [r1, #12]
 8003c3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003c3c:	079d      	lsls	r5, r3, #30
 8003c3e:	4606      	mov	r6, r0
 8003c40:	460c      	mov	r4, r1
 8003c42:	d507      	bpl.n	8003c54 <__smakebuf_r+0x1c>
 8003c44:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003c48:	6023      	str	r3, [r4, #0]
 8003c4a:	6123      	str	r3, [r4, #16]
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	6163      	str	r3, [r4, #20]
 8003c50:	b002      	add	sp, #8
 8003c52:	bd70      	pop	{r4, r5, r6, pc}
 8003c54:	466a      	mov	r2, sp
 8003c56:	ab01      	add	r3, sp, #4
 8003c58:	f7ff ffc8 	bl	8003bec <__swhatbuf_r>
 8003c5c:	9900      	ldr	r1, [sp, #0]
 8003c5e:	4605      	mov	r5, r0
 8003c60:	4630      	mov	r0, r6
 8003c62:	f7ff fa5b 	bl	800311c <_malloc_r>
 8003c66:	b948      	cbnz	r0, 8003c7c <__smakebuf_r+0x44>
 8003c68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c6c:	059a      	lsls	r2, r3, #22
 8003c6e:	d4ef      	bmi.n	8003c50 <__smakebuf_r+0x18>
 8003c70:	f023 0303 	bic.w	r3, r3, #3
 8003c74:	f043 0302 	orr.w	r3, r3, #2
 8003c78:	81a3      	strh	r3, [r4, #12]
 8003c7a:	e7e3      	b.n	8003c44 <__smakebuf_r+0xc>
 8003c7c:	4b0d      	ldr	r3, [pc, #52]	; (8003cb4 <__smakebuf_r+0x7c>)
 8003c7e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003c80:	89a3      	ldrh	r3, [r4, #12]
 8003c82:	6020      	str	r0, [r4, #0]
 8003c84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c88:	81a3      	strh	r3, [r4, #12]
 8003c8a:	9b00      	ldr	r3, [sp, #0]
 8003c8c:	6120      	str	r0, [r4, #16]
 8003c8e:	6163      	str	r3, [r4, #20]
 8003c90:	9b01      	ldr	r3, [sp, #4]
 8003c92:	b15b      	cbz	r3, 8003cac <__smakebuf_r+0x74>
 8003c94:	4630      	mov	r0, r6
 8003c96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c9a:	f000 f893 	bl	8003dc4 <_isatty_r>
 8003c9e:	b128      	cbz	r0, 8003cac <__smakebuf_r+0x74>
 8003ca0:	89a3      	ldrh	r3, [r4, #12]
 8003ca2:	f023 0303 	bic.w	r3, r3, #3
 8003ca6:	f043 0301 	orr.w	r3, r3, #1
 8003caa:	81a3      	strh	r3, [r4, #12]
 8003cac:	89a0      	ldrh	r0, [r4, #12]
 8003cae:	4305      	orrs	r5, r0
 8003cb0:	81a5      	strh	r5, [r4, #12]
 8003cb2:	e7cd      	b.n	8003c50 <__smakebuf_r+0x18>
 8003cb4:	08002f35 	.word	0x08002f35

08003cb8 <memchr>:
 8003cb8:	4603      	mov	r3, r0
 8003cba:	b510      	push	{r4, lr}
 8003cbc:	b2c9      	uxtb	r1, r1
 8003cbe:	4402      	add	r2, r0
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	d101      	bne.n	8003cca <memchr+0x12>
 8003cc6:	2000      	movs	r0, #0
 8003cc8:	e003      	b.n	8003cd2 <memchr+0x1a>
 8003cca:	7804      	ldrb	r4, [r0, #0]
 8003ccc:	3301      	adds	r3, #1
 8003cce:	428c      	cmp	r4, r1
 8003cd0:	d1f6      	bne.n	8003cc0 <memchr+0x8>
 8003cd2:	bd10      	pop	{r4, pc}

08003cd4 <__malloc_lock>:
 8003cd4:	4801      	ldr	r0, [pc, #4]	; (8003cdc <__malloc_lock+0x8>)
 8003cd6:	f7ff b9ff 	b.w	80030d8 <__retarget_lock_acquire_recursive>
 8003cda:	bf00      	nop
 8003cdc:	20000158 	.word	0x20000158

08003ce0 <__malloc_unlock>:
 8003ce0:	4801      	ldr	r0, [pc, #4]	; (8003ce8 <__malloc_unlock+0x8>)
 8003ce2:	f7ff b9fa 	b.w	80030da <__retarget_lock_release_recursive>
 8003ce6:	bf00      	nop
 8003ce8:	20000158 	.word	0x20000158

08003cec <_free_r>:
 8003cec:	b538      	push	{r3, r4, r5, lr}
 8003cee:	4605      	mov	r5, r0
 8003cf0:	2900      	cmp	r1, #0
 8003cf2:	d040      	beq.n	8003d76 <_free_r+0x8a>
 8003cf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cf8:	1f0c      	subs	r4, r1, #4
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	bfb8      	it	lt
 8003cfe:	18e4      	addlt	r4, r4, r3
 8003d00:	f7ff ffe8 	bl	8003cd4 <__malloc_lock>
 8003d04:	4a1c      	ldr	r2, [pc, #112]	; (8003d78 <_free_r+0x8c>)
 8003d06:	6813      	ldr	r3, [r2, #0]
 8003d08:	b933      	cbnz	r3, 8003d18 <_free_r+0x2c>
 8003d0a:	6063      	str	r3, [r4, #4]
 8003d0c:	6014      	str	r4, [r2, #0]
 8003d0e:	4628      	mov	r0, r5
 8003d10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d14:	f7ff bfe4 	b.w	8003ce0 <__malloc_unlock>
 8003d18:	42a3      	cmp	r3, r4
 8003d1a:	d908      	bls.n	8003d2e <_free_r+0x42>
 8003d1c:	6820      	ldr	r0, [r4, #0]
 8003d1e:	1821      	adds	r1, r4, r0
 8003d20:	428b      	cmp	r3, r1
 8003d22:	bf01      	itttt	eq
 8003d24:	6819      	ldreq	r1, [r3, #0]
 8003d26:	685b      	ldreq	r3, [r3, #4]
 8003d28:	1809      	addeq	r1, r1, r0
 8003d2a:	6021      	streq	r1, [r4, #0]
 8003d2c:	e7ed      	b.n	8003d0a <_free_r+0x1e>
 8003d2e:	461a      	mov	r2, r3
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	b10b      	cbz	r3, 8003d38 <_free_r+0x4c>
 8003d34:	42a3      	cmp	r3, r4
 8003d36:	d9fa      	bls.n	8003d2e <_free_r+0x42>
 8003d38:	6811      	ldr	r1, [r2, #0]
 8003d3a:	1850      	adds	r0, r2, r1
 8003d3c:	42a0      	cmp	r0, r4
 8003d3e:	d10b      	bne.n	8003d58 <_free_r+0x6c>
 8003d40:	6820      	ldr	r0, [r4, #0]
 8003d42:	4401      	add	r1, r0
 8003d44:	1850      	adds	r0, r2, r1
 8003d46:	4283      	cmp	r3, r0
 8003d48:	6011      	str	r1, [r2, #0]
 8003d4a:	d1e0      	bne.n	8003d0e <_free_r+0x22>
 8003d4c:	6818      	ldr	r0, [r3, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	4401      	add	r1, r0
 8003d52:	6011      	str	r1, [r2, #0]
 8003d54:	6053      	str	r3, [r2, #4]
 8003d56:	e7da      	b.n	8003d0e <_free_r+0x22>
 8003d58:	d902      	bls.n	8003d60 <_free_r+0x74>
 8003d5a:	230c      	movs	r3, #12
 8003d5c:	602b      	str	r3, [r5, #0]
 8003d5e:	e7d6      	b.n	8003d0e <_free_r+0x22>
 8003d60:	6820      	ldr	r0, [r4, #0]
 8003d62:	1821      	adds	r1, r4, r0
 8003d64:	428b      	cmp	r3, r1
 8003d66:	bf01      	itttt	eq
 8003d68:	6819      	ldreq	r1, [r3, #0]
 8003d6a:	685b      	ldreq	r3, [r3, #4]
 8003d6c:	1809      	addeq	r1, r1, r0
 8003d6e:	6021      	streq	r1, [r4, #0]
 8003d70:	6063      	str	r3, [r4, #4]
 8003d72:	6054      	str	r4, [r2, #4]
 8003d74:	e7cb      	b.n	8003d0e <_free_r+0x22>
 8003d76:	bd38      	pop	{r3, r4, r5, pc}
 8003d78:	2000015c 	.word	0x2000015c

08003d7c <_read_r>:
 8003d7c:	b538      	push	{r3, r4, r5, lr}
 8003d7e:	4604      	mov	r4, r0
 8003d80:	4608      	mov	r0, r1
 8003d82:	4611      	mov	r1, r2
 8003d84:	2200      	movs	r2, #0
 8003d86:	4d05      	ldr	r5, [pc, #20]	; (8003d9c <_read_r+0x20>)
 8003d88:	602a      	str	r2, [r5, #0]
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	f7fc fc80 	bl	8000690 <_read>
 8003d90:	1c43      	adds	r3, r0, #1
 8003d92:	d102      	bne.n	8003d9a <_read_r+0x1e>
 8003d94:	682b      	ldr	r3, [r5, #0]
 8003d96:	b103      	cbz	r3, 8003d9a <_read_r+0x1e>
 8003d98:	6023      	str	r3, [r4, #0]
 8003d9a:	bd38      	pop	{r3, r4, r5, pc}
 8003d9c:	20000164 	.word	0x20000164

08003da0 <_fstat_r>:
 8003da0:	b538      	push	{r3, r4, r5, lr}
 8003da2:	2300      	movs	r3, #0
 8003da4:	4d06      	ldr	r5, [pc, #24]	; (8003dc0 <_fstat_r+0x20>)
 8003da6:	4604      	mov	r4, r0
 8003da8:	4608      	mov	r0, r1
 8003daa:	4611      	mov	r1, r2
 8003dac:	602b      	str	r3, [r5, #0]
 8003dae:	f7fc fcb3 	bl	8000718 <_fstat>
 8003db2:	1c43      	adds	r3, r0, #1
 8003db4:	d102      	bne.n	8003dbc <_fstat_r+0x1c>
 8003db6:	682b      	ldr	r3, [r5, #0]
 8003db8:	b103      	cbz	r3, 8003dbc <_fstat_r+0x1c>
 8003dba:	6023      	str	r3, [r4, #0]
 8003dbc:	bd38      	pop	{r3, r4, r5, pc}
 8003dbe:	bf00      	nop
 8003dc0:	20000164 	.word	0x20000164

08003dc4 <_isatty_r>:
 8003dc4:	b538      	push	{r3, r4, r5, lr}
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	4d05      	ldr	r5, [pc, #20]	; (8003de0 <_isatty_r+0x1c>)
 8003dca:	4604      	mov	r4, r0
 8003dcc:	4608      	mov	r0, r1
 8003dce:	602b      	str	r3, [r5, #0]
 8003dd0:	f7fc fcb1 	bl	8000736 <_isatty>
 8003dd4:	1c43      	adds	r3, r0, #1
 8003dd6:	d102      	bne.n	8003dde <_isatty_r+0x1a>
 8003dd8:	682b      	ldr	r3, [r5, #0]
 8003dda:	b103      	cbz	r3, 8003dde <_isatty_r+0x1a>
 8003ddc:	6023      	str	r3, [r4, #0]
 8003dde:	bd38      	pop	{r3, r4, r5, pc}
 8003de0:	20000164 	.word	0x20000164

08003de4 <_init>:
 8003de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003de6:	bf00      	nop
 8003de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dea:	bc08      	pop	{r3}
 8003dec:	469e      	mov	lr, r3
 8003dee:	4770      	bx	lr

08003df0 <_fini>:
 8003df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003df2:	bf00      	nop
 8003df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003df6:	bc08      	pop	{r3}
 8003df8:	469e      	mov	lr, r3
 8003dfa:	4770      	bx	lr
