{
  "module_name": "wm8994.c",
  "hash_id": "1da1639d16858d64807487b6607c370200a103f693caf8946bf3a7f4651c9d95",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/wm8994.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/moduleparam.h>\n#include <linux/init.h>\n#include <linux/delay.h>\n#include <linux/pm.h>\n#include <linux/gcd.h>\n#include <linux/i2c.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/regulator/consumer.h>\n#include <linux/slab.h>\n#include <sound/core.h>\n#include <sound/jack.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n#include <sound/initval.h>\n#include <sound/tlv.h>\n#include <trace/events/asoc.h>\n\n#include <linux/mfd/wm8994/core.h>\n#include <linux/mfd/wm8994/registers.h>\n#include <linux/mfd/wm8994/pdata.h>\n#include <linux/mfd/wm8994/gpio.h>\n\n#include \"wm8994.h\"\n#include \"wm_hubs.h\"\n\n#define WM1811_JACKDET_MODE_NONE  0x0000\n#define WM1811_JACKDET_MODE_JACK  0x0100\n#define WM1811_JACKDET_MODE_MIC   0x0080\n#define WM1811_JACKDET_MODE_AUDIO 0x0180\n\n#define WM8994_NUM_DRC 3\n#define WM8994_NUM_EQ  3\n\nstruct wm8994_reg_mask {\n\tunsigned int reg;\n\tunsigned int mask;\n};\n\nstatic struct wm8994_reg_mask wm8994_vu_bits[] = {\n\t{ WM8994_LEFT_LINE_INPUT_1_2_VOLUME, WM8994_IN1_VU },\n\t{ WM8994_RIGHT_LINE_INPUT_1_2_VOLUME, WM8994_IN1_VU },\n\t{ WM8994_LEFT_LINE_INPUT_3_4_VOLUME, WM8994_IN2_VU },\n\t{ WM8994_RIGHT_LINE_INPUT_3_4_VOLUME, WM8994_IN2_VU },\n\t{ WM8994_SPEAKER_VOLUME_LEFT, WM8994_SPKOUT_VU },\n\t{ WM8994_SPEAKER_VOLUME_RIGHT, WM8994_SPKOUT_VU },\n\t{ WM8994_LEFT_OUTPUT_VOLUME, WM8994_HPOUT1_VU },\n\t{ WM8994_RIGHT_OUTPUT_VOLUME, WM8994_HPOUT1_VU },\n\t{ WM8994_LEFT_OPGA_VOLUME, WM8994_MIXOUT_VU },\n\t{ WM8994_RIGHT_OPGA_VOLUME, WM8994_MIXOUT_VU },\n\n\t{ WM8994_AIF1_DAC1_LEFT_VOLUME, WM8994_AIF1DAC1_VU },\n\t{ WM8994_AIF1_DAC1_RIGHT_VOLUME, WM8994_AIF1DAC1_VU },\n\t{ WM8994_AIF2_DAC_LEFT_VOLUME, WM8994_AIF2DAC_VU },\n\t{ WM8994_AIF2_DAC_RIGHT_VOLUME, WM8994_AIF2DAC_VU },\n\t{ WM8994_AIF1_ADC1_LEFT_VOLUME, WM8994_AIF1ADC1_VU },\n\t{ WM8994_AIF1_ADC1_RIGHT_VOLUME, WM8994_AIF1ADC1_VU },\n\t{ WM8994_AIF2_ADC_LEFT_VOLUME, WM8994_AIF2ADC_VU },\n\t{ WM8994_AIF2_ADC_RIGHT_VOLUME, WM8994_AIF1ADC2_VU },\n\t{ WM8994_DAC1_LEFT_VOLUME, WM8994_DAC1_VU },\n\t{ WM8994_DAC1_RIGHT_VOLUME, WM8994_DAC1_VU },\n\t{ WM8994_DAC2_LEFT_VOLUME, WM8994_DAC2_VU },\n\t{ WM8994_DAC2_RIGHT_VOLUME, WM8994_DAC2_VU },\n};\n\n \nstatic struct wm8994_reg_mask wm8994_adc2_dac2_vu_bits[] = {\n\t{ WM8994_AIF1_DAC2_LEFT_VOLUME, WM8994_AIF1DAC2_VU },\n\t{ WM8994_AIF1_DAC2_RIGHT_VOLUME, WM8994_AIF1DAC2_VU },\n\t{ WM8994_AIF1_ADC2_LEFT_VOLUME, WM8994_AIF1ADC2_VU },\n\t{ WM8994_AIF1_ADC2_RIGHT_VOLUME, WM8994_AIF1ADC2_VU },\n};\n\nstatic int wm8994_drc_base[] = {\n\tWM8994_AIF1_DRC1_1,\n\tWM8994_AIF1_DRC2_1,\n\tWM8994_AIF2_DRC_1,\n};\n\nstatic int wm8994_retune_mobile_base[] = {\n\tWM8994_AIF1_DAC1_EQ_GAINS_1,\n\tWM8994_AIF1_DAC2_EQ_GAINS_1,\n\tWM8994_AIF2_EQ_GAINS_1,\n};\n\nstatic const struct wm8958_micd_rate micdet_rates[] = {\n\t{ 32768,       true,  1, 4 },\n\t{ 32768,       false, 1, 1 },\n\t{ 44100 * 256, true,  7, 10 },\n\t{ 44100 * 256, false, 7, 10 },\n};\n\nstatic const struct wm8958_micd_rate jackdet_rates[] = {\n\t{ 32768,       true,  0, 1 },\n\t{ 32768,       false, 0, 1 },\n\t{ 44100 * 256, true,  10, 10 },\n\t{ 44100 * 256, false, 7, 8 },\n};\n\nstatic void wm8958_micd_set_rate(struct snd_soc_component *component)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994 *control = wm8994->wm8994;\n\tint best, i, sysclk, val;\n\tbool idle;\n\tconst struct wm8958_micd_rate *rates;\n\tint num_rates;\n\n\tidle = !wm8994->jack_mic;\n\n\tsysclk = snd_soc_component_read(component, WM8994_CLOCKING_1);\n\tif (sysclk & WM8994_SYSCLK_SRC)\n\t\tsysclk = wm8994->aifclk[1];\n\telse\n\t\tsysclk = wm8994->aifclk[0];\n\n\tif (control->pdata.micd_rates) {\n\t\trates = control->pdata.micd_rates;\n\t\tnum_rates = control->pdata.num_micd_rates;\n\t} else if (wm8994->jackdet) {\n\t\trates = jackdet_rates;\n\t\tnum_rates = ARRAY_SIZE(jackdet_rates);\n\t} else {\n\t\trates = micdet_rates;\n\t\tnum_rates = ARRAY_SIZE(micdet_rates);\n\t}\n\n\tbest = 0;\n\tfor (i = 0; i < num_rates; i++) {\n\t\tif (rates[i].idle != idle)\n\t\t\tcontinue;\n\t\tif (abs(rates[i].sysclk - sysclk) <\n\t\t    abs(rates[best].sysclk - sysclk))\n\t\t\tbest = i;\n\t\telse if (rates[best].idle != idle)\n\t\t\tbest = i;\n\t}\n\n\tval = rates[best].start << WM8958_MICD_BIAS_STARTTIME_SHIFT\n\t\t| rates[best].rate << WM8958_MICD_RATE_SHIFT;\n\n\tdev_dbg(component->dev, \"MICD rate %d,%d for %dHz %s\\n\",\n\t\trates[best].start, rates[best].rate, sysclk,\n\t\tidle ? \"idle\" : \"active\");\n\n\tsnd_soc_component_update_bits(component, WM8958_MIC_DETECT_1,\n\t\t\t    WM8958_MICD_BIAS_STARTTIME_MASK |\n\t\t\t    WM8958_MICD_RATE_MASK, val);\n}\n\nstatic int configure_aif_clock(struct snd_soc_component *component, int aif)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tint rate;\n\tint reg1 = 0;\n\tint offset;\n\n\tif (aif)\n\t\toffset = 4;\n\telse\n\t\toffset = 0;\n\n\tswitch (wm8994->sysclk[aif]) {\n\tcase WM8994_SYSCLK_MCLK1:\n\t\trate = wm8994->mclk_rate[0];\n\t\tbreak;\n\n\tcase WM8994_SYSCLK_MCLK2:\n\t\treg1 |= 0x8;\n\t\trate = wm8994->mclk_rate[1];\n\t\tbreak;\n\n\tcase WM8994_SYSCLK_FLL1:\n\t\treg1 |= 0x10;\n\t\trate = wm8994->fll[0].out;\n\t\tbreak;\n\n\tcase WM8994_SYSCLK_FLL2:\n\t\treg1 |= 0x18;\n\t\trate = wm8994->fll[1].out;\n\t\tbreak;\n\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tif (rate >= 13500000) {\n\t\trate /= 2;\n\t\treg1 |= WM8994_AIF1CLK_DIV;\n\n\t\tdev_dbg(component->dev, \"Dividing AIF%d clock to %dHz\\n\",\n\t\t\taif + 1, rate);\n\t}\n\n\twm8994->aifclk[aif] = rate;\n\n\tsnd_soc_component_update_bits(component, WM8994_AIF1_CLOCKING_1 + offset,\n\t\t\t    WM8994_AIF1CLK_SRC_MASK | WM8994_AIF1CLK_DIV,\n\t\t\t    reg1);\n\n\treturn 0;\n}\n\nstatic int configure_clock(struct snd_soc_component *component)\n{\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tint change, new;\n\n\t \n\tconfigure_aif_clock(component, 0);\n\tconfigure_aif_clock(component, 1);\n\n\t \n\n\t \n\tif (wm8994->aifclk[0] == wm8994->aifclk[1]) {\n\t\twm8958_micd_set_rate(component);\n\t\treturn 0;\n\t}\n\n\tif (wm8994->aifclk[0] < wm8994->aifclk[1])\n\t\tnew = WM8994_SYSCLK_SRC;\n\telse\n\t\tnew = 0;\n\n\tchange = snd_soc_component_update_bits(component, WM8994_CLOCKING_1,\n\t\t\t\t     WM8994_SYSCLK_SRC, new);\n\tif (change)\n\t\tsnd_soc_dapm_sync(dapm);\n\n\twm8958_micd_set_rate(component);\n\n\treturn 0;\n}\n\nstatic int check_clk_sys(struct snd_soc_dapm_widget *source,\n\t\t\t struct snd_soc_dapm_widget *sink)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(source->dapm);\n\tint reg = snd_soc_component_read(component, WM8994_CLOCKING_1);\n\tconst char *clk;\n\n\t \n\tif (reg & WM8994_SYSCLK_SRC)\n\t\tclk = \"AIF2CLK\";\n\telse\n\t\tclk = \"AIF1CLK\";\n\n\treturn strcmp(source->name, clk) == 0;\n}\n\nstatic const char *sidetone_hpf_text[] = {\n\t\"2.7kHz\", \"1.35kHz\", \"675Hz\", \"370Hz\", \"180Hz\", \"90Hz\", \"45Hz\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(sidetone_hpf,\n\t\t\t    WM8994_SIDETONE, 7, sidetone_hpf_text);\n\nstatic const char *adc_hpf_text[] = {\n\t\"HiFi\", \"Voice 1\", \"Voice 2\", \"Voice 3\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(aif1adc1_hpf,\n\t\t\t    WM8994_AIF1_ADC1_FILTERS, 13, adc_hpf_text);\n\nstatic SOC_ENUM_SINGLE_DECL(aif1adc2_hpf,\n\t\t\t    WM8994_AIF1_ADC2_FILTERS, 13, adc_hpf_text);\n\nstatic SOC_ENUM_SINGLE_DECL(aif2adc_hpf,\n\t\t\t    WM8994_AIF2_ADC_FILTERS, 13, adc_hpf_text);\n\nstatic const DECLARE_TLV_DB_SCALE(aif_tlv, 0, 600, 0);\nstatic const DECLARE_TLV_DB_SCALE(digital_tlv, -7200, 75, 1);\nstatic const DECLARE_TLV_DB_SCALE(st_tlv, -3600, 300, 0);\nstatic const DECLARE_TLV_DB_SCALE(wm8994_3d_tlv, -1600, 183, 0);\nstatic const DECLARE_TLV_DB_SCALE(eq_tlv, -1200, 100, 0);\nstatic const DECLARE_TLV_DB_SCALE(ng_tlv, -10200, 600, 0);\n\n#define WM8994_DRC_SWITCH(xname, reg, shift) \\\n\tSOC_SINGLE_EXT(xname, reg, shift, 1, 0, \\\n\t\tsnd_soc_get_volsw, wm8994_put_drc_sw)\n\nstatic int wm8994_put_drc_sw(struct snd_kcontrol *kcontrol,\n\t\t\t     struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct soc_mixer_control *mc =\n\t\t(struct soc_mixer_control *)kcontrol->private_value;\n\tstruct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);\n\tint mask, ret;\n\n\t \n\tif (mc->shift == WM8994_AIF1DAC1_DRC_ENA_SHIFT)\n\t\tmask = WM8994_AIF1ADC1L_DRC_ENA_MASK |\n\t\t\tWM8994_AIF1ADC1R_DRC_ENA_MASK;\n\telse\n\t\tmask = WM8994_AIF1DAC1_DRC_ENA_MASK;\n\n\tret = snd_soc_component_read(component, mc->reg);\n\tif (ret < 0)\n\t\treturn ret;\n\tif (ret & mask)\n\t\treturn -EINVAL;\n\n\treturn snd_soc_put_volsw(kcontrol, ucontrol);\n}\n\nstatic void wm8994_set_drc(struct snd_soc_component *component, int drc)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994 *control = wm8994->wm8994;\n\tstruct wm8994_pdata *pdata = &control->pdata;\n\tint base = wm8994_drc_base[drc];\n\tint cfg = wm8994->drc_cfg[drc];\n\tint save, i;\n\n\t \n\tsave = snd_soc_component_read(component, base);\n\tsave &= WM8994_AIF1DAC1_DRC_ENA | WM8994_AIF1ADC1L_DRC_ENA |\n\t\tWM8994_AIF1ADC1R_DRC_ENA;\n\n\tfor (i = 0; i < WM8994_DRC_REGS; i++)\n\t\tsnd_soc_component_update_bits(component, base + i, 0xffff,\n\t\t\t\t    pdata->drc_cfgs[cfg].regs[i]);\n\n\tsnd_soc_component_update_bits(component, base, WM8994_AIF1DAC1_DRC_ENA |\n\t\t\t     WM8994_AIF1ADC1L_DRC_ENA |\n\t\t\t     WM8994_AIF1ADC1R_DRC_ENA, save);\n}\n\n \nstatic int wm8994_get_drc(const char *name)\n{\n\tif (strcmp(name, \"AIF1DRC1 Mode\") == 0)\n\t\treturn 0;\n\tif (strcmp(name, \"AIF1DRC2 Mode\") == 0)\n\t\treturn 1;\n\tif (strcmp(name, \"AIF2DRC Mode\") == 0)\n\t\treturn 2;\n\treturn -EINVAL;\n}\n\nstatic int wm8994_put_drc_enum(struct snd_kcontrol *kcontrol,\n\t\t\t       struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994 *control = wm8994->wm8994;\n\tstruct wm8994_pdata *pdata = &control->pdata;\n\tint drc = wm8994_get_drc(kcontrol->id.name);\n\tint value = ucontrol->value.enumerated.item[0];\n\n\tif (drc < 0)\n\t\treturn drc;\n\n\tif (value >= pdata->num_drc_cfgs)\n\t\treturn -EINVAL;\n\n\twm8994->drc_cfg[drc] = value;\n\n\twm8994_set_drc(component, drc);\n\n\treturn 0;\n}\n\nstatic int wm8994_get_drc_enum(struct snd_kcontrol *kcontrol,\n\t\t\t       struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tint drc = wm8994_get_drc(kcontrol->id.name);\n\n\tif (drc < 0)\n\t\treturn drc;\n\tucontrol->value.enumerated.item[0] = wm8994->drc_cfg[drc];\n\n\treturn 0;\n}\n\nstatic void wm8994_set_retune_mobile(struct snd_soc_component *component, int block)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994 *control = wm8994->wm8994;\n\tstruct wm8994_pdata *pdata = &control->pdata;\n\tint base = wm8994_retune_mobile_base[block];\n\tint iface, best, best_val, save, i, cfg;\n\n\tif (!pdata || !wm8994->num_retune_mobile_texts)\n\t\treturn;\n\n\tswitch (block) {\n\tcase 0:\n\tcase 1:\n\t\tiface = 0;\n\t\tbreak;\n\tcase 2:\n\t\tiface = 1;\n\t\tbreak;\n\tdefault:\n\t\treturn;\n\t}\n\n\t \n\tcfg = wm8994->retune_mobile_cfg[block];\n\tbest = 0;\n\tbest_val = INT_MAX;\n\tfor (i = 0; i < pdata->num_retune_mobile_cfgs; i++) {\n\t\tif (strcmp(pdata->retune_mobile_cfgs[i].name,\n\t\t\t   wm8994->retune_mobile_texts[cfg]) == 0 &&\n\t\t    abs(pdata->retune_mobile_cfgs[i].rate\n\t\t\t- wm8994->dac_rates[iface]) < best_val) {\n\t\t\tbest = i;\n\t\t\tbest_val = abs(pdata->retune_mobile_cfgs[i].rate\n\t\t\t\t       - wm8994->dac_rates[iface]);\n\t\t}\n\t}\n\n\tdev_dbg(component->dev, \"ReTune Mobile %d %s/%dHz for %dHz sample rate\\n\",\n\t\tblock,\n\t\tpdata->retune_mobile_cfgs[best].name,\n\t\tpdata->retune_mobile_cfgs[best].rate,\n\t\twm8994->dac_rates[iface]);\n\n\t \n\tsave = snd_soc_component_read(component, base);\n\tsave &= WM8994_AIF1DAC1_EQ_ENA;\n\n\tfor (i = 0; i < WM8994_EQ_REGS; i++)\n\t\tsnd_soc_component_update_bits(component, base + i, 0xffff,\n\t\t\t\tpdata->retune_mobile_cfgs[best].regs[i]);\n\n\tsnd_soc_component_update_bits(component, base, WM8994_AIF1DAC1_EQ_ENA, save);\n}\n\n \nstatic int wm8994_get_retune_mobile_block(const char *name)\n{\n\tif (strcmp(name, \"AIF1.1 EQ Mode\") == 0)\n\t\treturn 0;\n\tif (strcmp(name, \"AIF1.2 EQ Mode\") == 0)\n\t\treturn 1;\n\tif (strcmp(name, \"AIF2 EQ Mode\") == 0)\n\t\treturn 2;\n\treturn -EINVAL;\n}\n\nstatic int wm8994_put_retune_mobile_enum(struct snd_kcontrol *kcontrol,\n\t\t\t\t\t struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994 *control = wm8994->wm8994;\n\tstruct wm8994_pdata *pdata = &control->pdata;\n\tint block = wm8994_get_retune_mobile_block(kcontrol->id.name);\n\tint value = ucontrol->value.enumerated.item[0];\n\n\tif (block < 0)\n\t\treturn block;\n\n\tif (value >= pdata->num_retune_mobile_cfgs)\n\t\treturn -EINVAL;\n\n\twm8994->retune_mobile_cfg[block] = value;\n\n\twm8994_set_retune_mobile(component, block);\n\n\treturn 0;\n}\n\nstatic int wm8994_get_retune_mobile_enum(struct snd_kcontrol *kcontrol,\n\t\t\t\t\t struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tint block = wm8994_get_retune_mobile_block(kcontrol->id.name);\n\n\tif (block < 0)\n\t\treturn block;\n\n\tucontrol->value.enumerated.item[0] = wm8994->retune_mobile_cfg[block];\n\n\treturn 0;\n}\n\nstatic const char *aif_chan_src_text[] = {\n\t\"Left\", \"Right\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(aif1adcl_src,\n\t\t\t    WM8994_AIF1_CONTROL_1, 15, aif_chan_src_text);\n\nstatic SOC_ENUM_SINGLE_DECL(aif1adcr_src,\n\t\t\t    WM8994_AIF1_CONTROL_1, 14, aif_chan_src_text);\n\nstatic SOC_ENUM_SINGLE_DECL(aif2adcl_src,\n\t\t\t    WM8994_AIF2_CONTROL_1, 15, aif_chan_src_text);\n\nstatic SOC_ENUM_SINGLE_DECL(aif2adcr_src,\n\t\t\t    WM8994_AIF2_CONTROL_1, 14, aif_chan_src_text);\n\nstatic SOC_ENUM_SINGLE_DECL(aif1dacl_src,\n\t\t\t    WM8994_AIF1_CONTROL_2, 15, aif_chan_src_text);\n\nstatic SOC_ENUM_SINGLE_DECL(aif1dacr_src,\n\t\t\t    WM8994_AIF1_CONTROL_2, 14, aif_chan_src_text);\n\nstatic SOC_ENUM_SINGLE_DECL(aif2dacl_src,\n\t\t\t    WM8994_AIF2_CONTROL_2, 15, aif_chan_src_text);\n\nstatic SOC_ENUM_SINGLE_DECL(aif2dacr_src,\n\t\t\t    WM8994_AIF2_CONTROL_2, 14, aif_chan_src_text);\n\nstatic const char *osr_text[] = {\n\t\"Low Power\", \"High Performance\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(dac_osr,\n\t\t\t    WM8994_OVERSAMPLING, 0, osr_text);\n\nstatic SOC_ENUM_SINGLE_DECL(adc_osr,\n\t\t\t    WM8994_OVERSAMPLING, 1, osr_text);\n\nstatic const struct snd_kcontrol_new wm8994_common_snd_controls[] = {\nSOC_DOUBLE_R_TLV(\"AIF1ADC1 Volume\", WM8994_AIF1_ADC1_LEFT_VOLUME,\n\t\t WM8994_AIF1_ADC1_RIGHT_VOLUME,\n\t\t 1, 119, 0, digital_tlv),\nSOC_DOUBLE_R_TLV(\"AIF2ADC Volume\", WM8994_AIF2_ADC_LEFT_VOLUME,\n\t\t WM8994_AIF2_ADC_RIGHT_VOLUME,\n\t\t 1, 119, 0, digital_tlv),\n\nSOC_ENUM(\"AIF1ADCL Source\", aif1adcl_src),\nSOC_ENUM(\"AIF1ADCR Source\", aif1adcr_src),\nSOC_ENUM(\"AIF2ADCL Source\", aif2adcl_src),\nSOC_ENUM(\"AIF2ADCR Source\", aif2adcr_src),\n\nSOC_ENUM(\"AIF1DACL Source\", aif1dacl_src),\nSOC_ENUM(\"AIF1DACR Source\", aif1dacr_src),\nSOC_ENUM(\"AIF2DACL Source\", aif2dacl_src),\nSOC_ENUM(\"AIF2DACR Source\", aif2dacr_src),\n\nSOC_DOUBLE_R_TLV(\"AIF1DAC1 Volume\", WM8994_AIF1_DAC1_LEFT_VOLUME,\n\t\t WM8994_AIF1_DAC1_RIGHT_VOLUME, 1, 96, 0, digital_tlv),\nSOC_DOUBLE_R_TLV(\"AIF2DAC Volume\", WM8994_AIF2_DAC_LEFT_VOLUME,\n\t\t WM8994_AIF2_DAC_RIGHT_VOLUME, 1, 96, 0, digital_tlv),\n\nSOC_SINGLE_TLV(\"AIF1 Boost Volume\", WM8994_AIF1_CONTROL_2, 10, 3, 0, aif_tlv),\nSOC_SINGLE_TLV(\"AIF2 Boost Volume\", WM8994_AIF2_CONTROL_2, 10, 3, 0, aif_tlv),\n\nSOC_SINGLE(\"AIF1DAC1 EQ Switch\", WM8994_AIF1_DAC1_EQ_GAINS_1, 0, 1, 0),\nSOC_SINGLE(\"AIF2 EQ Switch\", WM8994_AIF2_EQ_GAINS_1, 0, 1, 0),\n\nWM8994_DRC_SWITCH(\"AIF1DAC1 DRC Switch\", WM8994_AIF1_DRC1_1, 2),\nWM8994_DRC_SWITCH(\"AIF1ADC1L DRC Switch\", WM8994_AIF1_DRC1_1, 1),\nWM8994_DRC_SWITCH(\"AIF1ADC1R DRC Switch\", WM8994_AIF1_DRC1_1, 0),\n\nWM8994_DRC_SWITCH(\"AIF2DAC DRC Switch\", WM8994_AIF2_DRC_1, 2),\nWM8994_DRC_SWITCH(\"AIF2ADCL DRC Switch\", WM8994_AIF2_DRC_1, 1),\nWM8994_DRC_SWITCH(\"AIF2ADCR DRC Switch\", WM8994_AIF2_DRC_1, 0),\n\nSOC_SINGLE_TLV(\"DAC1 Right Sidetone Volume\", WM8994_DAC1_MIXER_VOLUMES,\n\t       5, 12, 0, st_tlv),\nSOC_SINGLE_TLV(\"DAC1 Left Sidetone Volume\", WM8994_DAC1_MIXER_VOLUMES,\n\t       0, 12, 0, st_tlv),\nSOC_SINGLE_TLV(\"DAC2 Right Sidetone Volume\", WM8994_DAC2_MIXER_VOLUMES,\n\t       5, 12, 0, st_tlv),\nSOC_SINGLE_TLV(\"DAC2 Left Sidetone Volume\", WM8994_DAC2_MIXER_VOLUMES,\n\t       0, 12, 0, st_tlv),\nSOC_ENUM(\"Sidetone HPF Mux\", sidetone_hpf),\nSOC_SINGLE(\"Sidetone HPF Switch\", WM8994_SIDETONE, 6, 1, 0),\n\nSOC_ENUM(\"AIF1ADC1 HPF Mode\", aif1adc1_hpf),\nSOC_DOUBLE(\"AIF1ADC1 HPF Switch\", WM8994_AIF1_ADC1_FILTERS, 12, 11, 1, 0),\n\nSOC_ENUM(\"AIF2ADC HPF Mode\", aif2adc_hpf),\nSOC_DOUBLE(\"AIF2ADC HPF Switch\", WM8994_AIF2_ADC_FILTERS, 12, 11, 1, 0),\n\nSOC_ENUM(\"ADC OSR\", adc_osr),\nSOC_ENUM(\"DAC OSR\", dac_osr),\n\nSOC_DOUBLE_R_TLV(\"DAC1 Volume\", WM8994_DAC1_LEFT_VOLUME,\n\t\t WM8994_DAC1_RIGHT_VOLUME, 1, 96, 0, digital_tlv),\nSOC_DOUBLE_R(\"DAC1 Switch\", WM8994_DAC1_LEFT_VOLUME,\n\t     WM8994_DAC1_RIGHT_VOLUME, 9, 1, 1),\n\nSOC_DOUBLE_R_TLV(\"DAC2 Volume\", WM8994_DAC2_LEFT_VOLUME,\n\t\t WM8994_DAC2_RIGHT_VOLUME, 1, 96, 0, digital_tlv),\nSOC_DOUBLE_R(\"DAC2 Switch\", WM8994_DAC2_LEFT_VOLUME,\n\t     WM8994_DAC2_RIGHT_VOLUME, 9, 1, 1),\n\nSOC_SINGLE_TLV(\"SPKL DAC2 Volume\", WM8994_SPKMIXL_ATTENUATION,\n\t       6, 1, 1, wm_hubs_spkmix_tlv),\nSOC_SINGLE_TLV(\"SPKL DAC1 Volume\", WM8994_SPKMIXL_ATTENUATION,\n\t       2, 1, 1, wm_hubs_spkmix_tlv),\n\nSOC_SINGLE_TLV(\"SPKR DAC2 Volume\", WM8994_SPKMIXR_ATTENUATION,\n\t       6, 1, 1, wm_hubs_spkmix_tlv),\nSOC_SINGLE_TLV(\"SPKR DAC1 Volume\", WM8994_SPKMIXR_ATTENUATION,\n\t       2, 1, 1, wm_hubs_spkmix_tlv),\n\nSOC_SINGLE_TLV(\"AIF1DAC1 3D Stereo Volume\", WM8994_AIF1_DAC1_FILTERS_2,\n\t       10, 15, 0, wm8994_3d_tlv),\nSOC_SINGLE(\"AIF1DAC1 3D Stereo Switch\", WM8994_AIF1_DAC1_FILTERS_2,\n\t   8, 1, 0),\nSOC_SINGLE_TLV(\"AIF1DAC2 3D Stereo Volume\", WM8994_AIF1_DAC2_FILTERS_2,\n\t       10, 15, 0, wm8994_3d_tlv),\nSOC_SINGLE(\"AIF1DAC2 3D Stereo Switch\", WM8994_AIF1_DAC2_FILTERS_2,\n\t   8, 1, 0),\nSOC_SINGLE_TLV(\"AIF2DAC 3D Stereo Volume\", WM8994_AIF2_DAC_FILTERS_2,\n\t       10, 15, 0, wm8994_3d_tlv),\nSOC_SINGLE(\"AIF2DAC 3D Stereo Switch\", WM8994_AIF2_DAC_FILTERS_2,\n\t   8, 1, 0),\n};\n\n \nstatic const struct snd_kcontrol_new wm8994_snd_controls[] = {\nSOC_DOUBLE_R_TLV(\"AIF1ADC2 Volume\", WM8994_AIF1_ADC2_LEFT_VOLUME,\n\t\t WM8994_AIF1_ADC2_RIGHT_VOLUME,\n\t\t 1, 119, 0, digital_tlv),\nSOC_DOUBLE_R_TLV(\"AIF1DAC2 Volume\", WM8994_AIF1_DAC2_LEFT_VOLUME,\n\t\t WM8994_AIF1_DAC2_RIGHT_VOLUME, 1, 96, 0, digital_tlv),\n\nSOC_SINGLE(\"AIF1DAC2 EQ Switch\", WM8994_AIF1_DAC2_EQ_GAINS_1, 0, 1, 0),\n\nWM8994_DRC_SWITCH(\"AIF1DAC2 DRC Switch\", WM8994_AIF1_DRC2_1, 2),\nWM8994_DRC_SWITCH(\"AIF1ADC2L DRC Switch\", WM8994_AIF1_DRC2_1, 1),\nWM8994_DRC_SWITCH(\"AIF1ADC2R DRC Switch\", WM8994_AIF1_DRC2_1, 0),\n\nSOC_ENUM(\"AIF1ADC2 HPF Mode\", aif1adc2_hpf),\nSOC_DOUBLE(\"AIF1ADC2 HPF Switch\", WM8994_AIF1_ADC2_FILTERS, 12, 11, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new wm8994_eq_controls[] = {\nSOC_SINGLE_TLV(\"AIF1DAC1 EQ1 Volume\", WM8994_AIF1_DAC1_EQ_GAINS_1, 11, 31, 0,\n\t       eq_tlv),\nSOC_SINGLE_TLV(\"AIF1DAC1 EQ2 Volume\", WM8994_AIF1_DAC1_EQ_GAINS_1, 6, 31, 0,\n\t       eq_tlv),\nSOC_SINGLE_TLV(\"AIF1DAC1 EQ3 Volume\", WM8994_AIF1_DAC1_EQ_GAINS_1, 1, 31, 0,\n\t       eq_tlv),\nSOC_SINGLE_TLV(\"AIF1DAC1 EQ4 Volume\", WM8994_AIF1_DAC1_EQ_GAINS_2, 11, 31, 0,\n\t       eq_tlv),\nSOC_SINGLE_TLV(\"AIF1DAC1 EQ5 Volume\", WM8994_AIF1_DAC1_EQ_GAINS_2, 6, 31, 0,\n\t       eq_tlv),\n\nSOC_SINGLE_TLV(\"AIF1DAC2 EQ1 Volume\", WM8994_AIF1_DAC2_EQ_GAINS_1, 11, 31, 0,\n\t       eq_tlv),\nSOC_SINGLE_TLV(\"AIF1DAC2 EQ2 Volume\", WM8994_AIF1_DAC2_EQ_GAINS_1, 6, 31, 0,\n\t       eq_tlv),\nSOC_SINGLE_TLV(\"AIF1DAC2 EQ3 Volume\", WM8994_AIF1_DAC2_EQ_GAINS_1, 1, 31, 0,\n\t       eq_tlv),\nSOC_SINGLE_TLV(\"AIF1DAC2 EQ4 Volume\", WM8994_AIF1_DAC2_EQ_GAINS_2, 11, 31, 0,\n\t       eq_tlv),\nSOC_SINGLE_TLV(\"AIF1DAC2 EQ5 Volume\", WM8994_AIF1_DAC2_EQ_GAINS_2, 6, 31, 0,\n\t       eq_tlv),\n\nSOC_SINGLE_TLV(\"AIF2 EQ1 Volume\", WM8994_AIF2_EQ_GAINS_1, 11, 31, 0,\n\t       eq_tlv),\nSOC_SINGLE_TLV(\"AIF2 EQ2 Volume\", WM8994_AIF2_EQ_GAINS_1, 6, 31, 0,\n\t       eq_tlv),\nSOC_SINGLE_TLV(\"AIF2 EQ3 Volume\", WM8994_AIF2_EQ_GAINS_1, 1, 31, 0,\n\t       eq_tlv),\nSOC_SINGLE_TLV(\"AIF2 EQ4 Volume\", WM8994_AIF2_EQ_GAINS_2, 11, 31, 0,\n\t       eq_tlv),\nSOC_SINGLE_TLV(\"AIF2 EQ5 Volume\", WM8994_AIF2_EQ_GAINS_2, 6, 31, 0,\n\t       eq_tlv),\n};\n\nstatic const struct snd_kcontrol_new wm8994_drc_controls[] = {\nSND_SOC_BYTES_MASK(\"AIF1.1 DRC\", WM8994_AIF1_DRC1_1, 5,\n\t\t   WM8994_AIF1DAC1_DRC_ENA | WM8994_AIF1ADC1L_DRC_ENA |\n\t\t   WM8994_AIF1ADC1R_DRC_ENA),\nSND_SOC_BYTES_MASK(\"AIF1.2 DRC\", WM8994_AIF1_DRC2_1, 5,\n\t\t   WM8994_AIF1DAC2_DRC_ENA | WM8994_AIF1ADC2L_DRC_ENA |\n\t\t   WM8994_AIF1ADC2R_DRC_ENA),\nSND_SOC_BYTES_MASK(\"AIF2 DRC\", WM8994_AIF2_DRC_1, 5,\n\t\t   WM8994_AIF2DAC_DRC_ENA | WM8994_AIF2ADCL_DRC_ENA |\n\t\t   WM8994_AIF2ADCR_DRC_ENA),\n};\n\nstatic const char *wm8958_ng_text[] = {\n\t\"30ms\", \"125ms\", \"250ms\", \"500ms\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(wm8958_aif1dac1_ng_hold,\n\t\t\t    WM8958_AIF1_DAC1_NOISE_GATE,\n\t\t\t    WM8958_AIF1DAC1_NG_THR_SHIFT,\n\t\t\t    wm8958_ng_text);\n\nstatic SOC_ENUM_SINGLE_DECL(wm8958_aif1dac2_ng_hold,\n\t\t\t    WM8958_AIF1_DAC2_NOISE_GATE,\n\t\t\t    WM8958_AIF1DAC2_NG_THR_SHIFT,\n\t\t\t    wm8958_ng_text);\n\nstatic SOC_ENUM_SINGLE_DECL(wm8958_aif2dac_ng_hold,\n\t\t\t    WM8958_AIF2_DAC_NOISE_GATE,\n\t\t\t    WM8958_AIF2DAC_NG_THR_SHIFT,\n\t\t\t    wm8958_ng_text);\n\nstatic const struct snd_kcontrol_new wm8958_snd_controls[] = {\nSOC_SINGLE_TLV(\"AIF3 Boost Volume\", WM8958_AIF3_CONTROL_2, 10, 3, 0, aif_tlv),\n\nSOC_SINGLE(\"AIF1DAC1 Noise Gate Switch\", WM8958_AIF1_DAC1_NOISE_GATE,\n\t   WM8958_AIF1DAC1_NG_ENA_SHIFT, 1, 0),\nSOC_ENUM(\"AIF1DAC1 Noise Gate Hold Time\", wm8958_aif1dac1_ng_hold),\nSOC_SINGLE_TLV(\"AIF1DAC1 Noise Gate Threshold Volume\",\n\t       WM8958_AIF1_DAC1_NOISE_GATE, WM8958_AIF1DAC1_NG_THR_SHIFT,\n\t       7, 1, ng_tlv),\n\nSOC_SINGLE(\"AIF1DAC2 Noise Gate Switch\", WM8958_AIF1_DAC2_NOISE_GATE,\n\t   WM8958_AIF1DAC2_NG_ENA_SHIFT, 1, 0),\nSOC_ENUM(\"AIF1DAC2 Noise Gate Hold Time\", wm8958_aif1dac2_ng_hold),\nSOC_SINGLE_TLV(\"AIF1DAC2 Noise Gate Threshold Volume\",\n\t       WM8958_AIF1_DAC2_NOISE_GATE, WM8958_AIF1DAC2_NG_THR_SHIFT,\n\t       7, 1, ng_tlv),\n\nSOC_SINGLE(\"AIF2DAC Noise Gate Switch\", WM8958_AIF2_DAC_NOISE_GATE,\n\t   WM8958_AIF2DAC_NG_ENA_SHIFT, 1, 0),\nSOC_ENUM(\"AIF2DAC Noise Gate Hold Time\", wm8958_aif2dac_ng_hold),\nSOC_SINGLE_TLV(\"AIF2DAC Noise Gate Threshold Volume\",\n\t       WM8958_AIF2_DAC_NOISE_GATE, WM8958_AIF2DAC_NG_THR_SHIFT,\n\t       7, 1, ng_tlv),\n};\n\n \nstatic void wm1811_jackdet_set_mode(struct snd_soc_component *component, u16 mode)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\n\tif (!wm8994->jackdet || !wm8994->micdet[0].jack)\n\t\treturn;\n\n\tif (wm8994->active_refcount)\n\t\tmode = WM1811_JACKDET_MODE_AUDIO;\n\n\tif (mode == wm8994->jackdet_mode)\n\t\treturn;\n\n\twm8994->jackdet_mode = mode;\n\n\t \n\tif (mode != WM1811_JACKDET_MODE_NONE)\n\t\tmode = WM1811_JACKDET_MODE_AUDIO;\n\n\tsnd_soc_component_update_bits(component, WM8994_ANTIPOP_2,\n\t\t\t    WM1811_JACKDET_MODE_MASK, mode);\n}\n\nstatic void active_reference(struct snd_soc_component *component)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\n\tmutex_lock(&wm8994->accdet_lock);\n\n\twm8994->active_refcount++;\n\n\tdev_dbg(component->dev, \"Active refcount incremented, now %d\\n\",\n\t\twm8994->active_refcount);\n\n\t \n\twm1811_jackdet_set_mode(component, WM1811_JACKDET_MODE_AUDIO);\n\n\tmutex_unlock(&wm8994->accdet_lock);\n}\n\nstatic void active_dereference(struct snd_soc_component *component)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tu16 mode;\n\n\tmutex_lock(&wm8994->accdet_lock);\n\n\twm8994->active_refcount--;\n\n\tdev_dbg(component->dev, \"Active refcount decremented, now %d\\n\",\n\t\twm8994->active_refcount);\n\n\tif (wm8994->active_refcount == 0) {\n\t\t \n\t\tif (wm8994->jack_mic || wm8994->mic_detecting)\n\t\t\tmode = WM1811_JACKDET_MODE_MIC;\n\t\telse\n\t\t\tmode = WM1811_JACKDET_MODE_JACK;\n\n\t\twm1811_jackdet_set_mode(component, mode);\n\t}\n\n\tmutex_unlock(&wm8994->accdet_lock);\n}\n\nstatic int clk_sys_event(struct snd_soc_dapm_widget *w,\n\t\t\t struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\treturn configure_clock(component);\n\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\t \n\t\tif (wm8994->jackdet && !wm8994->clk_has_run) {\n\t\t\tqueue_delayed_work(system_power_efficient_wq,\n\t\t\t\t\t   &wm8994->jackdet_bootstrap,\n\t\t\t\t\t   msecs_to_jiffies(1000));\n\t\t\twm8994->clk_has_run = true;\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tconfigure_clock(component);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic void vmid_reference(struct snd_soc_component *component)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\n\tpm_runtime_get_sync(component->dev);\n\n\twm8994->vmid_refcount++;\n\n\tdev_dbg(component->dev, \"Referencing VMID, refcount is now %d\\n\",\n\t\twm8994->vmid_refcount);\n\n\tif (wm8994->vmid_refcount == 1) {\n\t\tsnd_soc_component_update_bits(component, WM8994_ANTIPOP_1,\n\t\t\t\t    WM8994_LINEOUT1_DISCH |\n\t\t\t\t    WM8994_LINEOUT2_DISCH, 0);\n\n\t\twm_hubs_vmid_ena(component);\n\n\t\tswitch (wm8994->vmid_mode) {\n\t\tdefault:\n\t\t\tWARN_ON(NULL == \"Invalid VMID mode\");\n\t\t\tfallthrough;\n\t\tcase WM8994_VMID_NORMAL:\n\t\t\t \n\t\t\tsnd_soc_component_update_bits(component, WM8994_ANTIPOP_2,\n\t\t\t\t\t    WM8994_BIAS_SRC |\n\t\t\t\t\t    WM8994_VMID_DISCH |\n\t\t\t\t\t    WM8994_STARTUP_BIAS_ENA |\n\t\t\t\t\t    WM8994_VMID_BUF_ENA |\n\t\t\t\t\t    WM8994_VMID_RAMP_MASK,\n\t\t\t\t\t    WM8994_BIAS_SRC |\n\t\t\t\t\t    WM8994_STARTUP_BIAS_ENA |\n\t\t\t\t\t    WM8994_VMID_BUF_ENA |\n\t\t\t\t\t    (0x2 << WM8994_VMID_RAMP_SHIFT));\n\n\t\t\t \n\t\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_1,\n\t\t\t\t\t    WM8994_BIAS_ENA |\n\t\t\t\t\t    WM8994_VMID_SEL_MASK,\n\t\t\t\t\t    WM8994_BIAS_ENA | 0x2);\n\n\t\t\tmsleep(300);\n\n\t\t\tsnd_soc_component_update_bits(component, WM8994_ANTIPOP_2,\n\t\t\t\t\t    WM8994_VMID_RAMP_MASK |\n\t\t\t\t\t    WM8994_BIAS_SRC,\n\t\t\t\t\t    0);\n\t\t\tbreak;\n\n\t\tcase WM8994_VMID_FORCE:\n\t\t\t \n\t\t\tsnd_soc_component_update_bits(component, WM8994_ANTIPOP_2,\n\t\t\t\t\t    WM8994_BIAS_SRC |\n\t\t\t\t\t    WM8994_VMID_DISCH |\n\t\t\t\t\t    WM8994_STARTUP_BIAS_ENA |\n\t\t\t\t\t    WM8994_VMID_BUF_ENA |\n\t\t\t\t\t    WM8994_VMID_RAMP_MASK,\n\t\t\t\t\t    WM8994_BIAS_SRC |\n\t\t\t\t\t    WM8994_STARTUP_BIAS_ENA |\n\t\t\t\t\t    WM8994_VMID_BUF_ENA |\n\t\t\t\t\t    (0x2 << WM8994_VMID_RAMP_SHIFT));\n\n\t\t\t \n\t\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_1,\n\t\t\t\t\t    WM8994_BIAS_ENA |\n\t\t\t\t\t    WM8994_VMID_SEL_MASK,\n\t\t\t\t\t    WM8994_BIAS_ENA | 0x2);\n\n\t\t\tmsleep(400);\n\n\t\t\tsnd_soc_component_update_bits(component, WM8994_ANTIPOP_2,\n\t\t\t\t\t    WM8994_VMID_RAMP_MASK |\n\t\t\t\t\t    WM8994_BIAS_SRC,\n\t\t\t\t\t    0);\n\t\t\tbreak;\n\t\t}\n\t}\n}\n\nstatic void vmid_dereference(struct snd_soc_component *component)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\n\twm8994->vmid_refcount--;\n\n\tdev_dbg(component->dev, \"Dereferencing VMID, refcount is now %d\\n\",\n\t\twm8994->vmid_refcount);\n\n\tif (wm8994->vmid_refcount == 0) {\n\t\tif (wm8994->hubs.lineout1_se)\n\t\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_3,\n\t\t\t\t\t    WM8994_LINEOUT1N_ENA |\n\t\t\t\t\t    WM8994_LINEOUT1P_ENA,\n\t\t\t\t\t    WM8994_LINEOUT1N_ENA |\n\t\t\t\t\t    WM8994_LINEOUT1P_ENA);\n\n\t\tif (wm8994->hubs.lineout2_se)\n\t\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_3,\n\t\t\t\t\t    WM8994_LINEOUT2N_ENA |\n\t\t\t\t\t    WM8994_LINEOUT2P_ENA,\n\t\t\t\t\t    WM8994_LINEOUT2N_ENA |\n\t\t\t\t\t    WM8994_LINEOUT2P_ENA);\n\n\t\t \n\t\tsnd_soc_component_update_bits(component, WM8994_ANTIPOP_2,\n\t\t\t\t    WM8994_BIAS_SRC |\n\t\t\t\t    WM8994_VMID_DISCH,\n\t\t\t\t    WM8994_BIAS_SRC |\n\t\t\t\t    WM8994_VMID_DISCH);\n\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_1,\n\t\t\t\t    WM8994_VMID_SEL_MASK, 0);\n\n\t\tmsleep(400);\n\n\t\t \n\t\tsnd_soc_component_update_bits(component, WM8994_ANTIPOP_1,\n\t\t\t\t    WM8994_LINEOUT1_DISCH |\n\t\t\t\t    WM8994_LINEOUT2_DISCH,\n\t\t\t\t    WM8994_LINEOUT1_DISCH |\n\t\t\t\t    WM8994_LINEOUT2_DISCH);\n\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_3,\n\t\t\t\t    WM8994_LINEOUT1N_ENA |\n\t\t\t\t    WM8994_LINEOUT1P_ENA |\n\t\t\t\t    WM8994_LINEOUT2N_ENA |\n\t\t\t\t    WM8994_LINEOUT2P_ENA, 0);\n\n\t\t \n\t\tsnd_soc_component_update_bits(component, WM8994_ANTIPOP_2,\n\t\t\t\t    WM8994_BIAS_SRC |\n\t\t\t\t    WM8994_STARTUP_BIAS_ENA |\n\t\t\t\t    WM8994_VMID_BUF_ENA |\n\t\t\t\t    WM8994_VMID_RAMP_MASK, 0);\n\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_1,\n\t\t\t\t    WM8994_VMID_SEL_MASK, 0);\n\t}\n\n\tpm_runtime_put(component->dev);\n}\n\nstatic int vmid_event(struct snd_soc_dapm_widget *w,\n\t\t      struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tvmid_reference(component);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tvmid_dereference(component);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic bool wm8994_check_class_w_digital(struct snd_soc_component *component)\n{\n\tint source = 0;   \n\tint reg, reg_r;\n\n\t \n\treg = snd_soc_component_read(component, WM8994_DAC1_LEFT_MIXER_ROUTING);\n\tswitch (reg) {\n\tcase WM8994_AIF2DACL_TO_DAC1L:\n\t\tdev_vdbg(component->dev, \"Class W source AIF2DAC\\n\");\n\t\tsource = 2 << WM8994_CP_DYN_SRC_SEL_SHIFT;\n\t\tbreak;\n\tcase WM8994_AIF1DAC2L_TO_DAC1L:\n\t\tdev_vdbg(component->dev, \"Class W source AIF1DAC2\\n\");\n\t\tsource = 1 << WM8994_CP_DYN_SRC_SEL_SHIFT;\n\t\tbreak;\n\tcase WM8994_AIF1DAC1L_TO_DAC1L:\n\t\tdev_vdbg(component->dev, \"Class W source AIF1DAC1\\n\");\n\t\tsource = 0 << WM8994_CP_DYN_SRC_SEL_SHIFT;\n\t\tbreak;\n\tdefault:\n\t\tdev_vdbg(component->dev, \"DAC mixer setting: %x\\n\", reg);\n\t\treturn false;\n\t}\n\n\treg_r = snd_soc_component_read(component, WM8994_DAC1_RIGHT_MIXER_ROUTING);\n\tif (reg_r != reg) {\n\t\tdev_vdbg(component->dev, \"Left and right DAC mixers different\\n\");\n\t\treturn false;\n\t}\n\n\t \n\tsnd_soc_component_update_bits(component, WM8994_CLASS_W_1,\n\t\t\t    WM8994_CP_DYN_SRC_SEL_MASK, source);\n\n\treturn true;\n}\n\nstatic void wm8994_update_vu_bits(struct snd_soc_component *component)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994 *control = wm8994->wm8994;\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(wm8994_vu_bits); i++)\n\t\tsnd_soc_component_write(component, wm8994_vu_bits[i].reg,\n\t\t\t\t\tsnd_soc_component_read(component,\n\t\t\t\t\t\t       wm8994_vu_bits[i].reg));\n\tif (control->type == WM1811)\n\t\treturn;\n\n\tfor (i = 0; i < ARRAY_SIZE(wm8994_adc2_dac2_vu_bits); i++)\n\t\tsnd_soc_component_write(component,\n\t\t\t\twm8994_adc2_dac2_vu_bits[i].reg,\n\t\t\t\tsnd_soc_component_read(component,\n\t\t\t\t\twm8994_adc2_dac2_vu_bits[i].reg));\n}\n\nstatic int aif_mclk_set(struct snd_soc_component *component, int aif, bool enable)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tunsigned int offset, val, clk_idx;\n\tint ret;\n\n\tif (aif)\n\t\toffset = 4;\n\telse\n\t\toffset = 0;\n\n\tval = snd_soc_component_read(component, WM8994_AIF1_CLOCKING_1 + offset);\n\tval &= WM8994_AIF1CLK_SRC_MASK;\n\n\tswitch (val) {\n\tcase 0:\n\t\tclk_idx = WM8994_MCLK1;\n\t\tbreak;\n\tcase 1:\n\t\tclk_idx = WM8994_MCLK2;\n\t\tbreak;\n\tdefault:\n\t\treturn 0;\n\t}\n\n\tif (enable) {\n\t\tret = clk_prepare_enable(wm8994->mclk[clk_idx].clk);\n\t\tif (ret < 0) {\n\t\t\tdev_err(component->dev,\t\"Failed to enable MCLK%d\\n\",\n\t\t\t\tclk_idx);\n\t\t\treturn ret;\n\t\t}\n\t} else {\n\t\tclk_disable_unprepare(wm8994->mclk[clk_idx].clk);\n\t}\n\n\treturn 0;\n}\n\nstatic int aif1clk_ev(struct snd_soc_dapm_widget *w,\n\t\t      struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994 *control = wm8994->wm8994;\n\tint mask = WM8994_AIF1DAC1L_ENA | WM8994_AIF1DAC1R_ENA;\n\tint ret;\n\tint dac;\n\tint adc;\n\tint val;\n\n\tswitch (control->type) {\n\tcase WM8994:\n\tcase WM8958:\n\t\tmask |= WM8994_AIF1DAC2L_ENA | WM8994_AIF1DAC2R_ENA;\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tret = aif_mclk_set(component, 0, true);\n\t\tif (ret < 0)\n\t\t\treturn ret;\n\n\t\t \n\t\tif (wm8994->channels[0] <= 2)\n\t\t\tmask &= ~(WM8994_AIF1DAC2L_ENA | WM8994_AIF1DAC2R_ENA);\n\n\t\tval = snd_soc_component_read(component, WM8994_AIF1_CONTROL_1);\n\t\tif ((val & WM8994_AIF1ADCL_SRC) &&\n\t\t    (val & WM8994_AIF1ADCR_SRC))\n\t\t\tadc = WM8994_AIF1ADC1R_ENA | WM8994_AIF1ADC2R_ENA;\n\t\telse if (!(val & WM8994_AIF1ADCL_SRC) &&\n\t\t\t !(val & WM8994_AIF1ADCR_SRC))\n\t\t\tadc = WM8994_AIF1ADC1L_ENA | WM8994_AIF1ADC2L_ENA;\n\t\telse\n\t\t\tadc = WM8994_AIF1ADC1R_ENA | WM8994_AIF1ADC2R_ENA |\n\t\t\t\tWM8994_AIF1ADC1L_ENA | WM8994_AIF1ADC2L_ENA;\n\n\t\tval = snd_soc_component_read(component, WM8994_AIF1_CONTROL_2);\n\t\tif ((val & WM8994_AIF1DACL_SRC) &&\n\t\t    (val & WM8994_AIF1DACR_SRC))\n\t\t\tdac = WM8994_AIF1DAC1R_ENA | WM8994_AIF1DAC2R_ENA;\n\t\telse if (!(val & WM8994_AIF1DACL_SRC) &&\n\t\t\t !(val & WM8994_AIF1DACR_SRC))\n\t\t\tdac = WM8994_AIF1DAC1L_ENA | WM8994_AIF1DAC2L_ENA;\n\t\telse\n\t\t\tdac = WM8994_AIF1DAC1R_ENA | WM8994_AIF1DAC2R_ENA |\n\t\t\t\tWM8994_AIF1DAC1L_ENA | WM8994_AIF1DAC2L_ENA;\n\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_4,\n\t\t\t\t    mask, adc);\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_5,\n\t\t\t\t    mask, dac);\n\t\tsnd_soc_component_update_bits(component, WM8994_CLOCKING_1,\n\t\t\t\t    WM8994_AIF1DSPCLK_ENA |\n\t\t\t\t    WM8994_SYSDSPCLK_ENA,\n\t\t\t\t    WM8994_AIF1DSPCLK_ENA |\n\t\t\t\t    WM8994_SYSDSPCLK_ENA);\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_4, mask,\n\t\t\t\t    WM8994_AIF1ADC1R_ENA |\n\t\t\t\t    WM8994_AIF1ADC1L_ENA |\n\t\t\t\t    WM8994_AIF1ADC2R_ENA |\n\t\t\t\t    WM8994_AIF1ADC2L_ENA);\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_5, mask,\n\t\t\t\t    WM8994_AIF1DAC1R_ENA |\n\t\t\t\t    WM8994_AIF1DAC1L_ENA |\n\t\t\t\t    WM8994_AIF1DAC2R_ENA |\n\t\t\t\t    WM8994_AIF1DAC2L_ENA);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\twm8994_update_vu_bits(component);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_5,\n\t\t\t\t    mask, 0);\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_4,\n\t\t\t\t    mask, 0);\n\n\t\tval = snd_soc_component_read(component, WM8994_CLOCKING_1);\n\t\tif (val & WM8994_AIF2DSPCLK_ENA)\n\t\t\tval = WM8994_SYSDSPCLK_ENA;\n\t\telse\n\t\t\tval = 0;\n\t\tsnd_soc_component_update_bits(component, WM8994_CLOCKING_1,\n\t\t\t\t    WM8994_SYSDSPCLK_ENA |\n\t\t\t\t    WM8994_AIF1DSPCLK_ENA, val);\n\t\tbreak;\n\t}\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\taif_mclk_set(component, 0, false);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int aif2clk_ev(struct snd_soc_dapm_widget *w,\n\t\t      struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tint ret;\n\tint dac;\n\tint adc;\n\tint val;\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tret = aif_mclk_set(component, 1, true);\n\t\tif (ret < 0)\n\t\t\treturn ret;\n\n\t\tval = snd_soc_component_read(component, WM8994_AIF2_CONTROL_1);\n\t\tif ((val & WM8994_AIF2ADCL_SRC) &&\n\t\t    (val & WM8994_AIF2ADCR_SRC))\n\t\t\tadc = WM8994_AIF2ADCR_ENA;\n\t\telse if (!(val & WM8994_AIF2ADCL_SRC) &&\n\t\t\t !(val & WM8994_AIF2ADCR_SRC))\n\t\t\tadc = WM8994_AIF2ADCL_ENA;\n\t\telse\n\t\t\tadc = WM8994_AIF2ADCL_ENA | WM8994_AIF2ADCR_ENA;\n\n\n\t\tval = snd_soc_component_read(component, WM8994_AIF2_CONTROL_2);\n\t\tif ((val & WM8994_AIF2DACL_SRC) &&\n\t\t    (val & WM8994_AIF2DACR_SRC))\n\t\t\tdac = WM8994_AIF2DACR_ENA;\n\t\telse if (!(val & WM8994_AIF2DACL_SRC) &&\n\t\t\t !(val & WM8994_AIF2DACR_SRC))\n\t\t\tdac = WM8994_AIF2DACL_ENA;\n\t\telse\n\t\t\tdac = WM8994_AIF2DACL_ENA | WM8994_AIF2DACR_ENA;\n\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_4,\n\t\t\t\t    WM8994_AIF2ADCL_ENA |\n\t\t\t\t    WM8994_AIF2ADCR_ENA, adc);\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_5,\n\t\t\t\t    WM8994_AIF2DACL_ENA |\n\t\t\t\t    WM8994_AIF2DACR_ENA, dac);\n\t\tsnd_soc_component_update_bits(component, WM8994_CLOCKING_1,\n\t\t\t\t    WM8994_AIF2DSPCLK_ENA |\n\t\t\t\t    WM8994_SYSDSPCLK_ENA,\n\t\t\t\t    WM8994_AIF2DSPCLK_ENA |\n\t\t\t\t    WM8994_SYSDSPCLK_ENA);\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_4,\n\t\t\t\t    WM8994_AIF2ADCL_ENA |\n\t\t\t\t    WM8994_AIF2ADCR_ENA,\n\t\t\t\t    WM8994_AIF2ADCL_ENA |\n\t\t\t\t    WM8994_AIF2ADCR_ENA);\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_5,\n\t\t\t\t    WM8994_AIF2DACL_ENA |\n\t\t\t\t    WM8994_AIF2DACR_ENA,\n\t\t\t\t    WM8994_AIF2DACL_ENA |\n\t\t\t\t    WM8994_AIF2DACR_ENA);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\twm8994_update_vu_bits(component);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_5,\n\t\t\t\t    WM8994_AIF2DACL_ENA |\n\t\t\t\t    WM8994_AIF2DACR_ENA, 0);\n\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_4,\n\t\t\t\t    WM8994_AIF2ADCL_ENA |\n\t\t\t\t    WM8994_AIF2ADCR_ENA, 0);\n\n\t\tval = snd_soc_component_read(component, WM8994_CLOCKING_1);\n\t\tif (val & WM8994_AIF1DSPCLK_ENA)\n\t\t\tval = WM8994_SYSDSPCLK_ENA;\n\t\telse\n\t\t\tval = 0;\n\t\tsnd_soc_component_update_bits(component, WM8994_CLOCKING_1,\n\t\t\t\t    WM8994_SYSDSPCLK_ENA |\n\t\t\t\t    WM8994_AIF2DSPCLK_ENA, val);\n\t\tbreak;\n\t}\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\taif_mclk_set(component, 1, false);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int aif1clk_late_ev(struct snd_soc_dapm_widget *w,\n\t\t\t   struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\twm8994->aif1clk_enable = 1;\n\t\tbreak;\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\twm8994->aif1clk_disable = 1;\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int aif2clk_late_ev(struct snd_soc_dapm_widget *w,\n\t\t\t   struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\twm8994->aif2clk_enable = 1;\n\t\tbreak;\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\twm8994->aif2clk_disable = 1;\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int late_enable_ev(struct snd_soc_dapm_widget *w,\n\t\t\t  struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tif (wm8994->aif1clk_enable) {\n\t\t\taif1clk_ev(w, kcontrol, SND_SOC_DAPM_PRE_PMU);\n\t\t\tsnd_soc_component_update_bits(component, WM8994_AIF1_CLOCKING_1,\n\t\t\t\t\t    WM8994_AIF1CLK_ENA_MASK,\n\t\t\t\t\t    WM8994_AIF1CLK_ENA);\n\t\t\taif1clk_ev(w, kcontrol, SND_SOC_DAPM_POST_PMU);\n\t\t\twm8994->aif1clk_enable = 0;\n\t\t}\n\t\tif (wm8994->aif2clk_enable) {\n\t\t\taif2clk_ev(w, kcontrol, SND_SOC_DAPM_PRE_PMU);\n\t\t\tsnd_soc_component_update_bits(component, WM8994_AIF2_CLOCKING_1,\n\t\t\t\t\t    WM8994_AIF2CLK_ENA_MASK,\n\t\t\t\t\t    WM8994_AIF2CLK_ENA);\n\t\t\taif2clk_ev(w, kcontrol, SND_SOC_DAPM_POST_PMU);\n\t\t\twm8994->aif2clk_enable = 0;\n\t\t}\n\t\tbreak;\n\t}\n\n\t \n\twm8958_aif_ev(w, kcontrol, event);\n\n\treturn 0;\n}\n\nstatic int late_disable_ev(struct snd_soc_dapm_widget *w,\n\t\t\t   struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tif (wm8994->aif1clk_disable) {\n\t\t\taif1clk_ev(w, kcontrol, SND_SOC_DAPM_PRE_PMD);\n\t\t\tsnd_soc_component_update_bits(component, WM8994_AIF1_CLOCKING_1,\n\t\t\t\t\t    WM8994_AIF1CLK_ENA_MASK, 0);\n\t\t\taif1clk_ev(w, kcontrol, SND_SOC_DAPM_POST_PMD);\n\t\t\twm8994->aif1clk_disable = 0;\n\t\t}\n\t\tif (wm8994->aif2clk_disable) {\n\t\t\taif2clk_ev(w, kcontrol, SND_SOC_DAPM_PRE_PMD);\n\t\t\tsnd_soc_component_update_bits(component, WM8994_AIF2_CLOCKING_1,\n\t\t\t\t\t    WM8994_AIF2CLK_ENA_MASK, 0);\n\t\t\taif2clk_ev(w, kcontrol, SND_SOC_DAPM_POST_PMD);\n\t\t\twm8994->aif2clk_disable = 0;\n\t\t}\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int adc_mux_ev(struct snd_soc_dapm_widget *w,\n\t\t      struct snd_kcontrol *kcontrol, int event)\n{\n\tlate_enable_ev(w, kcontrol, event);\n\treturn 0;\n}\n\nstatic int micbias_ev(struct snd_soc_dapm_widget *w,\n\t\t      struct snd_kcontrol *kcontrol, int event)\n{\n\tlate_enable_ev(w, kcontrol, event);\n\treturn 0;\n}\n\nstatic int dac_ev(struct snd_soc_dapm_widget *w,\n\t\t  struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tunsigned int mask = 1 << w->shift;\n\n\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_5,\n\t\t\t    mask, mask);\n\treturn 0;\n}\n\nstatic const char *adc_mux_text[] = {\n\t\"ADC\",\n\t\"DMIC\",\n};\n\nstatic SOC_ENUM_SINGLE_VIRT_DECL(adc_enum, adc_mux_text);\n\nstatic const struct snd_kcontrol_new adcl_mux =\n\tSOC_DAPM_ENUM(\"ADCL Mux\", adc_enum);\n\nstatic const struct snd_kcontrol_new adcr_mux =\n\tSOC_DAPM_ENUM(\"ADCR Mux\", adc_enum);\n\nstatic const struct snd_kcontrol_new left_speaker_mixer[] = {\nSOC_DAPM_SINGLE(\"DAC2 Switch\", WM8994_SPEAKER_MIXER, 9, 1, 0),\nSOC_DAPM_SINGLE(\"Input Switch\", WM8994_SPEAKER_MIXER, 7, 1, 0),\nSOC_DAPM_SINGLE(\"IN1LP Switch\", WM8994_SPEAKER_MIXER, 5, 1, 0),\nSOC_DAPM_SINGLE(\"Output Switch\", WM8994_SPEAKER_MIXER, 3, 1, 0),\nSOC_DAPM_SINGLE(\"DAC1 Switch\", WM8994_SPEAKER_MIXER, 1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new right_speaker_mixer[] = {\nSOC_DAPM_SINGLE(\"DAC2 Switch\", WM8994_SPEAKER_MIXER, 8, 1, 0),\nSOC_DAPM_SINGLE(\"Input Switch\", WM8994_SPEAKER_MIXER, 6, 1, 0),\nSOC_DAPM_SINGLE(\"IN1RP Switch\", WM8994_SPEAKER_MIXER, 4, 1, 0),\nSOC_DAPM_SINGLE(\"Output Switch\", WM8994_SPEAKER_MIXER, 2, 1, 0),\nSOC_DAPM_SINGLE(\"DAC1 Switch\", WM8994_SPEAKER_MIXER, 0, 1, 0),\n};\n\n \nstatic int post_ev(struct snd_soc_dapm_widget *w,\n\t    struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tdev_dbg(component->dev, \"SRC status: %x\\n\",\n\t\tsnd_soc_component_read(component,\n\t\t\t     WM8994_RATE_STATUS));\n\treturn 0;\n}\n\nstatic const struct snd_kcontrol_new aif1adc1l_mix[] = {\nSOC_DAPM_SINGLE(\"ADC/DMIC Switch\", WM8994_AIF1_ADC1_LEFT_MIXER_ROUTING,\n\t\t1, 1, 0),\nSOC_DAPM_SINGLE(\"AIF2 Switch\", WM8994_AIF1_ADC1_LEFT_MIXER_ROUTING,\n\t\t0, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new aif1adc1r_mix[] = {\nSOC_DAPM_SINGLE(\"ADC/DMIC Switch\", WM8994_AIF1_ADC1_RIGHT_MIXER_ROUTING,\n\t\t1, 1, 0),\nSOC_DAPM_SINGLE(\"AIF2 Switch\", WM8994_AIF1_ADC1_RIGHT_MIXER_ROUTING,\n\t\t0, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new aif1adc2l_mix[] = {\nSOC_DAPM_SINGLE(\"DMIC Switch\", WM8994_AIF1_ADC2_LEFT_MIXER_ROUTING,\n\t\t1, 1, 0),\nSOC_DAPM_SINGLE(\"AIF2 Switch\", WM8994_AIF1_ADC2_LEFT_MIXER_ROUTING,\n\t\t0, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new aif1adc2r_mix[] = {\nSOC_DAPM_SINGLE(\"DMIC Switch\", WM8994_AIF1_ADC2_RIGHT_MIXER_ROUTING,\n\t\t1, 1, 0),\nSOC_DAPM_SINGLE(\"AIF2 Switch\", WM8994_AIF1_ADC2_RIGHT_MIXER_ROUTING,\n\t\t0, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new aif2dac2l_mix[] = {\nSOC_DAPM_SINGLE(\"Right Sidetone Switch\", WM8994_DAC2_LEFT_MIXER_ROUTING,\n\t\t5, 1, 0),\nSOC_DAPM_SINGLE(\"Left Sidetone Switch\", WM8994_DAC2_LEFT_MIXER_ROUTING,\n\t\t4, 1, 0),\nSOC_DAPM_SINGLE(\"AIF2 Switch\", WM8994_DAC2_LEFT_MIXER_ROUTING,\n\t\t2, 1, 0),\nSOC_DAPM_SINGLE(\"AIF1.2 Switch\", WM8994_DAC2_LEFT_MIXER_ROUTING,\n\t\t1, 1, 0),\nSOC_DAPM_SINGLE(\"AIF1.1 Switch\", WM8994_DAC2_LEFT_MIXER_ROUTING,\n\t\t0, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new aif2dac2r_mix[] = {\nSOC_DAPM_SINGLE(\"Right Sidetone Switch\", WM8994_DAC2_RIGHT_MIXER_ROUTING,\n\t\t5, 1, 0),\nSOC_DAPM_SINGLE(\"Left Sidetone Switch\", WM8994_DAC2_RIGHT_MIXER_ROUTING,\n\t\t4, 1, 0),\nSOC_DAPM_SINGLE(\"AIF2 Switch\", WM8994_DAC2_RIGHT_MIXER_ROUTING,\n\t\t2, 1, 0),\nSOC_DAPM_SINGLE(\"AIF1.2 Switch\", WM8994_DAC2_RIGHT_MIXER_ROUTING,\n\t\t1, 1, 0),\nSOC_DAPM_SINGLE(\"AIF1.1 Switch\", WM8994_DAC2_RIGHT_MIXER_ROUTING,\n\t\t0, 1, 0),\n};\n\n#define WM8994_CLASS_W_SWITCH(xname, reg, shift, max, invert) \\\n\tSOC_SINGLE_EXT(xname, reg, shift, max, invert, \\\n\t\tsnd_soc_dapm_get_volsw, wm8994_put_class_w)\n\nstatic int wm8994_put_class_w(struct snd_kcontrol *kcontrol,\n\t\t\t      struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_kcontrol_component(kcontrol);\n\tint ret;\n\n\tret = snd_soc_dapm_put_volsw(kcontrol, ucontrol);\n\n\twm_hubs_update_class_w(component);\n\n\treturn ret;\n}\n\nstatic const struct snd_kcontrol_new dac1l_mix[] = {\nWM8994_CLASS_W_SWITCH(\"Right Sidetone Switch\", WM8994_DAC1_LEFT_MIXER_ROUTING,\n\t\t      5, 1, 0),\nWM8994_CLASS_W_SWITCH(\"Left Sidetone Switch\", WM8994_DAC1_LEFT_MIXER_ROUTING,\n\t\t      4, 1, 0),\nWM8994_CLASS_W_SWITCH(\"AIF2 Switch\", WM8994_DAC1_LEFT_MIXER_ROUTING,\n\t\t      2, 1, 0),\nWM8994_CLASS_W_SWITCH(\"AIF1.2 Switch\", WM8994_DAC1_LEFT_MIXER_ROUTING,\n\t\t      1, 1, 0),\nWM8994_CLASS_W_SWITCH(\"AIF1.1 Switch\", WM8994_DAC1_LEFT_MIXER_ROUTING,\n\t\t      0, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new dac1r_mix[] = {\nWM8994_CLASS_W_SWITCH(\"Right Sidetone Switch\", WM8994_DAC1_RIGHT_MIXER_ROUTING,\n\t\t      5, 1, 0),\nWM8994_CLASS_W_SWITCH(\"Left Sidetone Switch\", WM8994_DAC1_RIGHT_MIXER_ROUTING,\n\t\t      4, 1, 0),\nWM8994_CLASS_W_SWITCH(\"AIF2 Switch\", WM8994_DAC1_RIGHT_MIXER_ROUTING,\n\t\t      2, 1, 0),\nWM8994_CLASS_W_SWITCH(\"AIF1.2 Switch\", WM8994_DAC1_RIGHT_MIXER_ROUTING,\n\t\t      1, 1, 0),\nWM8994_CLASS_W_SWITCH(\"AIF1.1 Switch\", WM8994_DAC1_RIGHT_MIXER_ROUTING,\n\t\t      0, 1, 0),\n};\n\nstatic const char *sidetone_text[] = {\n\t\"ADC/DMIC1\", \"DMIC2\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(sidetone1_enum,\n\t\t\t    WM8994_SIDETONE, 0, sidetone_text);\n\nstatic const struct snd_kcontrol_new sidetone1_mux =\n\tSOC_DAPM_ENUM(\"Left Sidetone Mux\", sidetone1_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(sidetone2_enum,\n\t\t\t    WM8994_SIDETONE, 1, sidetone_text);\n\nstatic const struct snd_kcontrol_new sidetone2_mux =\n\tSOC_DAPM_ENUM(\"Right Sidetone Mux\", sidetone2_enum);\n\nstatic const char *aif1dac_text[] = {\n\t\"AIF1DACDAT\", \"AIF3DACDAT\",\n};\n\nstatic const char *loopback_text[] = {\n\t\"None\", \"ADCDAT\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(aif1_loopback_enum,\n\t\t\t    WM8994_AIF1_CONTROL_2,\n\t\t\t    WM8994_AIF1_LOOPBACK_SHIFT,\n\t\t\t    loopback_text);\n\nstatic const struct snd_kcontrol_new aif1_loopback =\n\tSOC_DAPM_ENUM(\"AIF1 Loopback\", aif1_loopback_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(aif2_loopback_enum,\n\t\t\t    WM8994_AIF2_CONTROL_2,\n\t\t\t    WM8994_AIF2_LOOPBACK_SHIFT,\n\t\t\t    loopback_text);\n\nstatic const struct snd_kcontrol_new aif2_loopback =\n\tSOC_DAPM_ENUM(\"AIF2 Loopback\", aif2_loopback_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(aif1dac_enum,\n\t\t\t    WM8994_POWER_MANAGEMENT_6, 0, aif1dac_text);\n\nstatic const struct snd_kcontrol_new aif1dac_mux =\n\tSOC_DAPM_ENUM(\"AIF1DAC Mux\", aif1dac_enum);\n\nstatic const char *aif2dac_text[] = {\n\t\"AIF2DACDAT\", \"AIF3DACDAT\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(aif2dac_enum,\n\t\t\t    WM8994_POWER_MANAGEMENT_6, 1, aif2dac_text);\n\nstatic const struct snd_kcontrol_new aif2dac_mux =\n\tSOC_DAPM_ENUM(\"AIF2DAC Mux\", aif2dac_enum);\n\nstatic const char *aif2adc_text[] = {\n\t\"AIF2ADCDAT\", \"AIF3DACDAT\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(aif2adc_enum,\n\t\t\t    WM8994_POWER_MANAGEMENT_6, 2, aif2adc_text);\n\nstatic const struct snd_kcontrol_new aif2adc_mux =\n\tSOC_DAPM_ENUM(\"AIF2ADC Mux\", aif2adc_enum);\n\nstatic const char *aif3adc_text[] = {\n\t\"AIF1ADCDAT\", \"AIF2ADCDAT\", \"AIF2DACDAT\", \"Mono PCM\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(wm8994_aif3adc_enum,\n\t\t\t    WM8994_POWER_MANAGEMENT_6, 3, aif3adc_text);\n\nstatic const struct snd_kcontrol_new wm8994_aif3adc_mux =\n\tSOC_DAPM_ENUM(\"AIF3ADC Mux\", wm8994_aif3adc_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(wm8958_aif3adc_enum,\n\t\t\t    WM8994_POWER_MANAGEMENT_6, 3, aif3adc_text);\n\nstatic const struct snd_kcontrol_new wm8958_aif3adc_mux =\n\tSOC_DAPM_ENUM(\"AIF3ADC Mux\", wm8958_aif3adc_enum);\n\nstatic const char *mono_pcm_out_text[] = {\n\t\"None\", \"AIF2ADCL\", \"AIF2ADCR\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(mono_pcm_out_enum,\n\t\t\t    WM8994_POWER_MANAGEMENT_6, 9, mono_pcm_out_text);\n\nstatic const struct snd_kcontrol_new mono_pcm_out_mux =\n\tSOC_DAPM_ENUM(\"Mono PCM Out Mux\", mono_pcm_out_enum);\n\nstatic const char *aif2dac_src_text[] = {\n\t\"AIF2\", \"AIF3\",\n};\n\n \nstatic SOC_ENUM_SINGLE_DECL(aif2dacl_src_enum,\n\t\t\t    WM8994_POWER_MANAGEMENT_6, 7, aif2dac_src_text);\n\nstatic const struct snd_kcontrol_new aif2dacl_src_mux =\n\tSOC_DAPM_ENUM(\"AIF2DACL Mux\", aif2dacl_src_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(aif2dacr_src_enum,\n\t\t\t    WM8994_POWER_MANAGEMENT_6, 8, aif2dac_src_text);\n\nstatic const struct snd_kcontrol_new aif2dacr_src_mux =\n\tSOC_DAPM_ENUM(\"AIF2DACR Mux\", aif2dacr_src_enum);\n\nstatic const struct snd_soc_dapm_widget wm8994_lateclk_revd_widgets[] = {\nSND_SOC_DAPM_SUPPLY(\"AIF1CLK\", SND_SOC_NOPM, 0, 0, aif1clk_late_ev,\n\tSND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"AIF2CLK\", SND_SOC_NOPM, 0, 0, aif2clk_late_ev,\n\tSND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\n\nSND_SOC_DAPM_PGA_E(\"Late DAC1L Enable PGA\", SND_SOC_NOPM, 0, 0, NULL, 0,\n\tlate_enable_ev, SND_SOC_DAPM_PRE_PMU),\nSND_SOC_DAPM_PGA_E(\"Late DAC1R Enable PGA\", SND_SOC_NOPM, 0, 0, NULL, 0,\n\tlate_enable_ev, SND_SOC_DAPM_PRE_PMU),\nSND_SOC_DAPM_PGA_E(\"Late DAC2L Enable PGA\", SND_SOC_NOPM, 0, 0, NULL, 0,\n\tlate_enable_ev, SND_SOC_DAPM_PRE_PMU),\nSND_SOC_DAPM_PGA_E(\"Late DAC2R Enable PGA\", SND_SOC_NOPM, 0, 0, NULL, 0,\n\tlate_enable_ev, SND_SOC_DAPM_PRE_PMU),\nSND_SOC_DAPM_PGA_E(\"Direct Voice\", SND_SOC_NOPM, 0, 0, NULL, 0,\n\tlate_enable_ev, SND_SOC_DAPM_PRE_PMU),\n\nSND_SOC_DAPM_MIXER_E(\"SPKL\", WM8994_POWER_MANAGEMENT_3, 8, 0,\n\t\t     left_speaker_mixer, ARRAY_SIZE(left_speaker_mixer),\n\t\t     late_enable_ev, SND_SOC_DAPM_PRE_PMU),\nSND_SOC_DAPM_MIXER_E(\"SPKR\", WM8994_POWER_MANAGEMENT_3, 9, 0,\n\t\t     right_speaker_mixer, ARRAY_SIZE(right_speaker_mixer),\n\t\t     late_enable_ev, SND_SOC_DAPM_PRE_PMU),\nSND_SOC_DAPM_MUX_E(\"Left Headphone Mux\", SND_SOC_NOPM, 0, 0, &wm_hubs_hpl_mux,\n\t\t   late_enable_ev, SND_SOC_DAPM_PRE_PMU),\nSND_SOC_DAPM_MUX_E(\"Right Headphone Mux\", SND_SOC_NOPM, 0, 0, &wm_hubs_hpr_mux,\n\t\t   late_enable_ev, SND_SOC_DAPM_PRE_PMU),\n\nSND_SOC_DAPM_POST(\"Late Disable PGA\", late_disable_ev)\n};\n\nstatic const struct snd_soc_dapm_widget wm8994_lateclk_widgets[] = {\nSND_SOC_DAPM_SUPPLY(\"AIF1CLK\", WM8994_AIF1_CLOCKING_1, 0, 0, aif1clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |\n\t\t    SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"AIF2CLK\", WM8994_AIF2_CLOCKING_1, 0, 0, aif2clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |\n\t\t    SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_PGA(\"Direct Voice\", SND_SOC_NOPM, 0, 0, NULL, 0),\nSND_SOC_DAPM_MIXER(\"SPKL\", WM8994_POWER_MANAGEMENT_3, 8, 0,\n\t\t   left_speaker_mixer, ARRAY_SIZE(left_speaker_mixer)),\nSND_SOC_DAPM_MIXER(\"SPKR\", WM8994_POWER_MANAGEMENT_3, 9, 0,\n\t\t   right_speaker_mixer, ARRAY_SIZE(right_speaker_mixer)),\nSND_SOC_DAPM_MUX(\"Left Headphone Mux\", SND_SOC_NOPM, 0, 0, &wm_hubs_hpl_mux),\nSND_SOC_DAPM_MUX(\"Right Headphone Mux\", SND_SOC_NOPM, 0, 0, &wm_hubs_hpr_mux),\n};\n\nstatic const struct snd_soc_dapm_widget wm8994_dac_revd_widgets[] = {\nSND_SOC_DAPM_DAC_E(\"DAC2L\", NULL, SND_SOC_NOPM, 3, 0,\n\tdac_ev, SND_SOC_DAPM_PRE_PMU),\nSND_SOC_DAPM_DAC_E(\"DAC2R\", NULL, SND_SOC_NOPM, 2, 0,\n\tdac_ev, SND_SOC_DAPM_PRE_PMU),\nSND_SOC_DAPM_DAC_E(\"DAC1L\", NULL, SND_SOC_NOPM, 1, 0,\n\tdac_ev, SND_SOC_DAPM_PRE_PMU),\nSND_SOC_DAPM_DAC_E(\"DAC1R\", NULL, SND_SOC_NOPM, 0, 0,\n\tdac_ev, SND_SOC_DAPM_PRE_PMU),\n};\n\nstatic const struct snd_soc_dapm_widget wm8994_dac_widgets[] = {\nSND_SOC_DAPM_DAC(\"DAC2L\", NULL, WM8994_POWER_MANAGEMENT_5, 3, 0),\nSND_SOC_DAPM_DAC(\"DAC2R\", NULL, WM8994_POWER_MANAGEMENT_5, 2, 0),\nSND_SOC_DAPM_DAC(\"DAC1L\", NULL, WM8994_POWER_MANAGEMENT_5, 1, 0),\nSND_SOC_DAPM_DAC(\"DAC1R\", NULL, WM8994_POWER_MANAGEMENT_5, 0, 0),\n};\n\nstatic const struct snd_soc_dapm_widget wm8994_adc_revd_widgets[] = {\nSND_SOC_DAPM_MUX_E(\"ADCL Mux\", WM8994_POWER_MANAGEMENT_4, 1, 0, &adcl_mux,\n\t\t\tadc_mux_ev, SND_SOC_DAPM_PRE_PMU),\nSND_SOC_DAPM_MUX_E(\"ADCR Mux\", WM8994_POWER_MANAGEMENT_4, 0, 0, &adcr_mux,\n\t\t\tadc_mux_ev, SND_SOC_DAPM_PRE_PMU),\n};\n\nstatic const struct snd_soc_dapm_widget wm8994_adc_widgets[] = {\nSND_SOC_DAPM_MUX(\"ADCL Mux\", WM8994_POWER_MANAGEMENT_4, 1, 0, &adcl_mux),\nSND_SOC_DAPM_MUX(\"ADCR Mux\", WM8994_POWER_MANAGEMENT_4, 0, 0, &adcr_mux),\n};\n\nstatic const struct snd_soc_dapm_widget wm8994_dapm_widgets[] = {\nSND_SOC_DAPM_INPUT(\"DMIC1DAT\"),\nSND_SOC_DAPM_INPUT(\"DMIC2DAT\"),\nSND_SOC_DAPM_INPUT(\"Clock\"),\n\nSND_SOC_DAPM_SUPPLY_S(\"MICBIAS Supply\", 1, SND_SOC_NOPM, 0, 0, micbias_ev,\n\t\t      SND_SOC_DAPM_PRE_PMU),\nSND_SOC_DAPM_SUPPLY(\"VMID\", SND_SOC_NOPM, 0, 0, vmid_event,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\n\nSND_SOC_DAPM_SUPPLY(\"CLK_SYS\", SND_SOC_NOPM, 0, 0, clk_sys_event,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |\n\t\t    SND_SOC_DAPM_PRE_PMD),\n\nSND_SOC_DAPM_SUPPLY(\"DSP1CLK\", SND_SOC_NOPM, 3, 0, NULL, 0),\nSND_SOC_DAPM_SUPPLY(\"DSP2CLK\", SND_SOC_NOPM, 2, 0, NULL, 0),\nSND_SOC_DAPM_SUPPLY(\"DSPINTCLK\", SND_SOC_NOPM, 1, 0, NULL, 0),\n\nSND_SOC_DAPM_AIF_OUT(\"AIF1ADC1L\", NULL,\n\t\t     0, SND_SOC_NOPM, 9, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF1ADC1R\", NULL,\n\t\t     0, SND_SOC_NOPM, 8, 0),\nSND_SOC_DAPM_AIF_IN_E(\"AIF1DAC1L\", NULL, 0,\n\t\t      SND_SOC_NOPM, 9, 0, wm8958_aif_ev,\n\t\t      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_AIF_IN_E(\"AIF1DAC1R\", NULL, 0,\n\t\t      SND_SOC_NOPM, 8, 0, wm8958_aif_ev,\n\t\t      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),\n\nSND_SOC_DAPM_AIF_OUT(\"AIF1ADC2L\", NULL,\n\t\t     0, SND_SOC_NOPM, 11, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF1ADC2R\", NULL,\n\t\t     0, SND_SOC_NOPM, 10, 0),\nSND_SOC_DAPM_AIF_IN_E(\"AIF1DAC2L\", NULL, 0,\n\t\t      SND_SOC_NOPM, 11, 0, wm8958_aif_ev,\n\t\t      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_AIF_IN_E(\"AIF1DAC2R\", NULL, 0,\n\t\t      SND_SOC_NOPM, 10, 0, wm8958_aif_ev,\n\t\t      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),\n\nSND_SOC_DAPM_MIXER(\"AIF1ADC1L Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t   aif1adc1l_mix, ARRAY_SIZE(aif1adc1l_mix)),\nSND_SOC_DAPM_MIXER(\"AIF1ADC1R Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t   aif1adc1r_mix, ARRAY_SIZE(aif1adc1r_mix)),\n\nSND_SOC_DAPM_MIXER(\"AIF1ADC2L Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t   aif1adc2l_mix, ARRAY_SIZE(aif1adc2l_mix)),\nSND_SOC_DAPM_MIXER(\"AIF1ADC2R Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t   aif1adc2r_mix, ARRAY_SIZE(aif1adc2r_mix)),\n\nSND_SOC_DAPM_MIXER(\"AIF2DAC2L Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t   aif2dac2l_mix, ARRAY_SIZE(aif2dac2l_mix)),\nSND_SOC_DAPM_MIXER(\"AIF2DAC2R Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t   aif2dac2r_mix, ARRAY_SIZE(aif2dac2r_mix)),\n\nSND_SOC_DAPM_MUX(\"Left Sidetone\", SND_SOC_NOPM, 0, 0, &sidetone1_mux),\nSND_SOC_DAPM_MUX(\"Right Sidetone\", SND_SOC_NOPM, 0, 0, &sidetone2_mux),\n\nSND_SOC_DAPM_MIXER(\"DAC1L Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t   dac1l_mix, ARRAY_SIZE(dac1l_mix)),\nSND_SOC_DAPM_MIXER(\"DAC1R Mixer\", SND_SOC_NOPM, 0, 0,\n\t\t   dac1r_mix, ARRAY_SIZE(dac1r_mix)),\n\nSND_SOC_DAPM_AIF_OUT(\"AIF2ADCL\", NULL, 0,\n\t\t     SND_SOC_NOPM, 13, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF2ADCR\", NULL, 0,\n\t\t     SND_SOC_NOPM, 12, 0),\nSND_SOC_DAPM_AIF_IN_E(\"AIF2DACL\", NULL, 0,\n\t\t      SND_SOC_NOPM, 13, 0, wm8958_aif_ev,\n\t\t      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),\nSND_SOC_DAPM_AIF_IN_E(\"AIF2DACR\", NULL, 0,\n\t\t      SND_SOC_NOPM, 12, 0, wm8958_aif_ev,\n\t\t      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),\n\nSND_SOC_DAPM_AIF_IN(\"AIF1DACDAT\", NULL, 0, SND_SOC_NOPM, 0, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF2DACDAT\", NULL, 0, SND_SOC_NOPM, 0, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF1ADCDAT\", NULL, 0, SND_SOC_NOPM, 0, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF2ADCDAT\",  NULL, 0, SND_SOC_NOPM, 0, 0),\n\nSND_SOC_DAPM_MUX(\"AIF1DAC Mux\", SND_SOC_NOPM, 0, 0, &aif1dac_mux),\nSND_SOC_DAPM_MUX(\"AIF2DAC Mux\", SND_SOC_NOPM, 0, 0, &aif2dac_mux),\nSND_SOC_DAPM_MUX(\"AIF2ADC Mux\", SND_SOC_NOPM, 0, 0, &aif2adc_mux),\n\nSND_SOC_DAPM_AIF_IN(\"AIF3DACDAT\", NULL, 0, SND_SOC_NOPM, 0, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF3ADCDAT\", NULL, 0, SND_SOC_NOPM, 0, 0),\n\nSND_SOC_DAPM_SUPPLY(\"TOCLK\", WM8994_CLOCKING_1, 4, 0, NULL, 0),\n\nSND_SOC_DAPM_ADC(\"DMIC2L\", NULL, WM8994_POWER_MANAGEMENT_4, 5, 0),\nSND_SOC_DAPM_ADC(\"DMIC2R\", NULL, WM8994_POWER_MANAGEMENT_4, 4, 0),\nSND_SOC_DAPM_ADC(\"DMIC1L\", NULL, WM8994_POWER_MANAGEMENT_4, 3, 0),\nSND_SOC_DAPM_ADC(\"DMIC1R\", NULL, WM8994_POWER_MANAGEMENT_4, 2, 0),\n\n \nSND_SOC_DAPM_ADC(\"ADCL\", NULL, SND_SOC_NOPM, 1, 0),\nSND_SOC_DAPM_ADC(\"ADCR\", NULL, SND_SOC_NOPM, 0, 0),\n\nSND_SOC_DAPM_MUX(\"AIF1 Loopback\", SND_SOC_NOPM, 0, 0, &aif1_loopback),\nSND_SOC_DAPM_MUX(\"AIF2 Loopback\", SND_SOC_NOPM, 0, 0, &aif2_loopback),\n\nSND_SOC_DAPM_POST(\"Debug log\", post_ev),\n};\n\nstatic const struct snd_soc_dapm_widget wm8994_specific_dapm_widgets[] = {\nSND_SOC_DAPM_MUX(\"AIF3ADC Mux\", SND_SOC_NOPM, 0, 0, &wm8994_aif3adc_mux),\n};\n\nstatic const struct snd_soc_dapm_widget wm8958_dapm_widgets[] = {\nSND_SOC_DAPM_SUPPLY(\"AIF3\", WM8994_POWER_MANAGEMENT_6, 5, 1, NULL, 0),\nSND_SOC_DAPM_MUX(\"Mono PCM Out Mux\", SND_SOC_NOPM, 0, 0, &mono_pcm_out_mux),\nSND_SOC_DAPM_MUX(\"AIF2DACL Mux\", SND_SOC_NOPM, 0, 0, &aif2dacl_src_mux),\nSND_SOC_DAPM_MUX(\"AIF2DACR Mux\", SND_SOC_NOPM, 0, 0, &aif2dacr_src_mux),\nSND_SOC_DAPM_MUX(\"AIF3ADC Mux\", SND_SOC_NOPM, 0, 0, &wm8958_aif3adc_mux),\n};\n\nstatic const struct snd_soc_dapm_route intercon[] = {\n\t{ \"CLK_SYS\", NULL, \"AIF1CLK\", check_clk_sys },\n\t{ \"CLK_SYS\", NULL, \"AIF2CLK\", check_clk_sys },\n\n\t{ \"DSP1CLK\", NULL, \"CLK_SYS\" },\n\t{ \"DSP2CLK\", NULL, \"CLK_SYS\" },\n\t{ \"DSPINTCLK\", NULL, \"CLK_SYS\" },\n\n\t{ \"AIF1ADC1L\", NULL, \"AIF1CLK\" },\n\t{ \"AIF1ADC1L\", NULL, \"DSP1CLK\" },\n\t{ \"AIF1ADC1R\", NULL, \"AIF1CLK\" },\n\t{ \"AIF1ADC1R\", NULL, \"DSP1CLK\" },\n\t{ \"AIF1ADC1R\", NULL, \"DSPINTCLK\" },\n\n\t{ \"AIF1DAC1L\", NULL, \"AIF1CLK\" },\n\t{ \"AIF1DAC1L\", NULL, \"DSP1CLK\" },\n\t{ \"AIF1DAC1R\", NULL, \"AIF1CLK\" },\n\t{ \"AIF1DAC1R\", NULL, \"DSP1CLK\" },\n\t{ \"AIF1DAC1R\", NULL, \"DSPINTCLK\" },\n\n\t{ \"AIF1ADC2L\", NULL, \"AIF1CLK\" },\n\t{ \"AIF1ADC2L\", NULL, \"DSP1CLK\" },\n\t{ \"AIF1ADC2R\", NULL, \"AIF1CLK\" },\n\t{ \"AIF1ADC2R\", NULL, \"DSP1CLK\" },\n\t{ \"AIF1ADC2R\", NULL, \"DSPINTCLK\" },\n\n\t{ \"AIF1DAC2L\", NULL, \"AIF1CLK\" },\n\t{ \"AIF1DAC2L\", NULL, \"DSP1CLK\" },\n\t{ \"AIF1DAC2R\", NULL, \"AIF1CLK\" },\n\t{ \"AIF1DAC2R\", NULL, \"DSP1CLK\" },\n\t{ \"AIF1DAC2R\", NULL, \"DSPINTCLK\" },\n\n\t{ \"AIF2ADCL\", NULL, \"AIF2CLK\" },\n\t{ \"AIF2ADCL\", NULL, \"DSP2CLK\" },\n\t{ \"AIF2ADCR\", NULL, \"AIF2CLK\" },\n\t{ \"AIF2ADCR\", NULL, \"DSP2CLK\" },\n\t{ \"AIF2ADCR\", NULL, \"DSPINTCLK\" },\n\n\t{ \"AIF2DACL\", NULL, \"AIF2CLK\" },\n\t{ \"AIF2DACL\", NULL, \"DSP2CLK\" },\n\t{ \"AIF2DACR\", NULL, \"AIF2CLK\" },\n\t{ \"AIF2DACR\", NULL, \"DSP2CLK\" },\n\t{ \"AIF2DACR\", NULL, \"DSPINTCLK\" },\n\n\t{ \"DMIC1L\", NULL, \"DMIC1DAT\" },\n\t{ \"DMIC1L\", NULL, \"CLK_SYS\" },\n\t{ \"DMIC1R\", NULL, \"DMIC1DAT\" },\n\t{ \"DMIC1R\", NULL, \"CLK_SYS\" },\n\t{ \"DMIC2L\", NULL, \"DMIC2DAT\" },\n\t{ \"DMIC2L\", NULL, \"CLK_SYS\" },\n\t{ \"DMIC2R\", NULL, \"DMIC2DAT\" },\n\t{ \"DMIC2R\", NULL, \"CLK_SYS\" },\n\n\t{ \"ADCL\", NULL, \"AIF1CLK\" },\n\t{ \"ADCL\", NULL, \"DSP1CLK\" },\n\t{ \"ADCL\", NULL, \"DSPINTCLK\" },\n\n\t{ \"ADCR\", NULL, \"AIF1CLK\" },\n\t{ \"ADCR\", NULL, \"DSP1CLK\" },\n\t{ \"ADCR\", NULL, \"DSPINTCLK\" },\n\n\t{ \"ADCL Mux\", \"ADC\", \"ADCL\" },\n\t{ \"ADCL Mux\", \"DMIC\", \"DMIC1L\" },\n\t{ \"ADCR Mux\", \"ADC\", \"ADCR\" },\n\t{ \"ADCR Mux\", \"DMIC\", \"DMIC1R\" },\n\n\t{ \"DAC1L\", NULL, \"AIF1CLK\" },\n\t{ \"DAC1L\", NULL, \"DSP1CLK\" },\n\t{ \"DAC1L\", NULL, \"DSPINTCLK\" },\n\n\t{ \"DAC1R\", NULL, \"AIF1CLK\" },\n\t{ \"DAC1R\", NULL, \"DSP1CLK\" },\n\t{ \"DAC1R\", NULL, \"DSPINTCLK\" },\n\n\t{ \"DAC2L\", NULL, \"AIF2CLK\" },\n\t{ \"DAC2L\", NULL, \"DSP2CLK\" },\n\t{ \"DAC2L\", NULL, \"DSPINTCLK\" },\n\n\t{ \"DAC2R\", NULL, \"AIF2DACR\" },\n\t{ \"DAC2R\", NULL, \"AIF2CLK\" },\n\t{ \"DAC2R\", NULL, \"DSP2CLK\" },\n\t{ \"DAC2R\", NULL, \"DSPINTCLK\" },\n\n\t{ \"TOCLK\", NULL, \"CLK_SYS\" },\n\n\t{ \"AIF1DACDAT\", NULL, \"AIF1 Playback\" },\n\t{ \"AIF2DACDAT\", NULL, \"AIF2 Playback\" },\n\t{ \"AIF3DACDAT\", NULL, \"AIF3 Playback\" },\n\n\t{ \"AIF1 Capture\", NULL, \"AIF1ADCDAT\" },\n\t{ \"AIF2 Capture\", NULL, \"AIF2ADCDAT\" },\n\t{ \"AIF3 Capture\", NULL, \"AIF3ADCDAT\" },\n\n\t \n\t{ \"AIF1ADC1L\", NULL, \"AIF1ADC1L Mixer\" },\n\t{ \"AIF1ADC1L Mixer\", \"ADC/DMIC Switch\", \"ADCL Mux\" },\n\t{ \"AIF1ADC1L Mixer\", \"AIF2 Switch\", \"AIF2DACL\" },\n\n\t{ \"AIF1ADC1R\", NULL, \"AIF1ADC1R Mixer\" },\n\t{ \"AIF1ADC1R Mixer\", \"ADC/DMIC Switch\", \"ADCR Mux\" },\n\t{ \"AIF1ADC1R Mixer\", \"AIF2 Switch\", \"AIF2DACR\" },\n\n\t{ \"AIF1ADC2L\", NULL, \"AIF1ADC2L Mixer\" },\n\t{ \"AIF1ADC2L Mixer\", \"DMIC Switch\", \"DMIC2L\" },\n\t{ \"AIF1ADC2L Mixer\", \"AIF2 Switch\", \"AIF2DACL\" },\n\n\t{ \"AIF1ADC2R\", NULL, \"AIF1ADC2R Mixer\" },\n\t{ \"AIF1ADC2R Mixer\", \"DMIC Switch\", \"DMIC2R\" },\n\t{ \"AIF1ADC2R Mixer\", \"AIF2 Switch\", \"AIF2DACR\" },\n\n\t \n\t{ \"AIF1DAC1L\", NULL, \"AIF1DAC Mux\" },\n\t{ \"AIF1DAC1R\", NULL, \"AIF1DAC Mux\" },\n\t{ \"AIF1DAC2L\", NULL, \"AIF1DAC Mux\" },\n\t{ \"AIF1DAC2R\", NULL, \"AIF1DAC Mux\" },\n\n\t{ \"AIF1DAC Mux\", \"AIF1DACDAT\", \"AIF1 Loopback\" },\n\t{ \"AIF1DAC Mux\", \"AIF3DACDAT\", \"AIF3DACDAT\" },\n\t{ \"AIF2DAC Mux\", \"AIF2DACDAT\", \"AIF2 Loopback\" },\n\t{ \"AIF2DAC Mux\", \"AIF3DACDAT\", \"AIF3DACDAT\" },\n\t{ \"AIF2ADC Mux\", \"AIF2ADCDAT\", \"AIF2ADCL\" },\n\t{ \"AIF2ADC Mux\", \"AIF2ADCDAT\", \"AIF2ADCR\" },\n\t{ \"AIF2ADC Mux\", \"AIF3DACDAT\", \"AIF3ADCDAT\" },\n\n\t \n\t{ \"DAC1L Mixer\", \"AIF2 Switch\", \"AIF2DACL\" },\n\t{ \"DAC1L Mixer\", \"AIF1.2 Switch\", \"AIF1DAC2L\" },\n\t{ \"DAC1L Mixer\", \"AIF1.1 Switch\", \"AIF1DAC1L\" },\n\t{ \"DAC1L Mixer\", \"Left Sidetone Switch\", \"Left Sidetone\" },\n\t{ \"DAC1L Mixer\", \"Right Sidetone Switch\", \"Right Sidetone\" },\n\n\t{ \"DAC1R Mixer\", \"AIF2 Switch\", \"AIF2DACR\" },\n\t{ \"DAC1R Mixer\", \"AIF1.2 Switch\", \"AIF1DAC2R\" },\n\t{ \"DAC1R Mixer\", \"AIF1.1 Switch\", \"AIF1DAC1R\" },\n\t{ \"DAC1R Mixer\", \"Left Sidetone Switch\", \"Left Sidetone\" },\n\t{ \"DAC1R Mixer\", \"Right Sidetone Switch\", \"Right Sidetone\" },\n\n\t \n\t{ \"AIF2ADCL\", NULL, \"AIF2DAC2L Mixer\" },\n\t{ \"AIF2DAC2L Mixer\", \"AIF2 Switch\", \"AIF2DACL\" },\n\t{ \"AIF2DAC2L Mixer\", \"AIF1.2 Switch\", \"AIF1DAC2L\" },\n\t{ \"AIF2DAC2L Mixer\", \"AIF1.1 Switch\", \"AIF1DAC1L\" },\n\t{ \"AIF2DAC2L Mixer\", \"Left Sidetone Switch\", \"Left Sidetone\" },\n\t{ \"AIF2DAC2L Mixer\", \"Right Sidetone Switch\", \"Right Sidetone\" },\n\n\t{ \"AIF2ADCR\", NULL, \"AIF2DAC2R Mixer\" },\n\t{ \"AIF2DAC2R Mixer\", \"AIF2 Switch\", \"AIF2DACR\" },\n\t{ \"AIF2DAC2R Mixer\", \"AIF1.2 Switch\", \"AIF1DAC2R\" },\n\t{ \"AIF2DAC2R Mixer\", \"AIF1.1 Switch\", \"AIF1DAC1R\" },\n\t{ \"AIF2DAC2R Mixer\", \"Left Sidetone Switch\", \"Left Sidetone\" },\n\t{ \"AIF2DAC2R Mixer\", \"Right Sidetone Switch\", \"Right Sidetone\" },\n\n\t{ \"AIF1ADCDAT\", NULL, \"AIF1ADC1L\" },\n\t{ \"AIF1ADCDAT\", NULL, \"AIF1ADC1R\" },\n\t{ \"AIF1ADCDAT\", NULL, \"AIF1ADC2L\" },\n\t{ \"AIF1ADCDAT\", NULL, \"AIF1ADC2R\" },\n\n\t{ \"AIF2ADCDAT\", NULL, \"AIF2ADC Mux\" },\n\n\t \n\t{ \"AIF3ADC Mux\", \"AIF1ADCDAT\", \"AIF1ADC1L\" },\n\t{ \"AIF3ADC Mux\", \"AIF1ADCDAT\", \"AIF1ADC1R\" },\n\t{ \"AIF3ADC Mux\", \"AIF1ADCDAT\", \"AIF1ADC2L\" },\n\t{ \"AIF3ADC Mux\", \"AIF1ADCDAT\", \"AIF1ADC2R\" },\n\t{ \"AIF3ADC Mux\", \"AIF2ADCDAT\", \"AIF2ADCL\" },\n\t{ \"AIF3ADC Mux\", \"AIF2ADCDAT\", \"AIF2ADCR\" },\n\t{ \"AIF3ADC Mux\", \"AIF2DACDAT\", \"AIF2DACL\" },\n\t{ \"AIF3ADC Mux\", \"AIF2DACDAT\", \"AIF2DACR\" },\n\n\t{ \"AIF3ADCDAT\", NULL, \"AIF3ADC Mux\" },\n\n\t \n\t{ \"AIF1 Loopback\", \"ADCDAT\", \"AIF1ADCDAT\" },\n\t{ \"AIF1 Loopback\", \"None\", \"AIF1DACDAT\" },\n\t{ \"AIF2 Loopback\", \"ADCDAT\", \"AIF2ADCDAT\" },\n\t{ \"AIF2 Loopback\", \"None\", \"AIF2DACDAT\" },\n\n\t \n\t{ \"Left Sidetone\", \"ADC/DMIC1\", \"ADCL Mux\" },\n\t{ \"Left Sidetone\", \"DMIC2\", \"DMIC2L\" },\n\t{ \"Right Sidetone\", \"ADC/DMIC1\", \"ADCR Mux\" },\n\t{ \"Right Sidetone\", \"DMIC2\", \"DMIC2R\" },\n\n\t \n\t{ \"Left Output Mixer\", \"DAC Switch\", \"DAC1L\" },\n\t{ \"Right Output Mixer\", \"DAC Switch\", \"DAC1R\" },\n\n\t{ \"SPKL\", \"DAC1 Switch\", \"DAC1L\" },\n\t{ \"SPKL\", \"DAC2 Switch\", \"DAC2L\" },\n\n\t{ \"SPKR\", \"DAC1 Switch\", \"DAC1R\" },\n\t{ \"SPKR\", \"DAC2 Switch\", \"DAC2R\" },\n\n\t{ \"Left Headphone Mux\", \"DAC\", \"DAC1L\" },\n\t{ \"Right Headphone Mux\", \"DAC\", \"DAC1R\" },\n};\n\nstatic const struct snd_soc_dapm_route wm8994_lateclk_revd_intercon[] = {\n\t{ \"DAC1L\", NULL, \"Late DAC1L Enable PGA\" },\n\t{ \"Late DAC1L Enable PGA\", NULL, \"DAC1L Mixer\" },\n\t{ \"DAC1R\", NULL, \"Late DAC1R Enable PGA\" },\n\t{ \"Late DAC1R Enable PGA\", NULL, \"DAC1R Mixer\" },\n\t{ \"DAC2L\", NULL, \"Late DAC2L Enable PGA\" },\n\t{ \"Late DAC2L Enable PGA\", NULL, \"AIF2DAC2L Mixer\" },\n\t{ \"DAC2R\", NULL, \"Late DAC2R Enable PGA\" },\n\t{ \"Late DAC2R Enable PGA\", NULL, \"AIF2DAC2R Mixer\" }\n};\n\nstatic const struct snd_soc_dapm_route wm8994_lateclk_intercon[] = {\n\t{ \"DAC1L\", NULL, \"DAC1L Mixer\" },\n\t{ \"DAC1R\", NULL, \"DAC1R Mixer\" },\n\t{ \"DAC2L\", NULL, \"AIF2DAC2L Mixer\" },\n\t{ \"DAC2R\", NULL, \"AIF2DAC2R Mixer\" },\n};\n\nstatic const struct snd_soc_dapm_route wm8994_revd_intercon[] = {\n\t{ \"AIF1DACDAT\", NULL, \"AIF2DACDAT\" },\n\t{ \"AIF2DACDAT\", NULL, \"AIF1DACDAT\" },\n\t{ \"AIF1ADCDAT\", NULL, \"AIF2ADCDAT\" },\n\t{ \"AIF2ADCDAT\", NULL, \"AIF1ADCDAT\" },\n\t{ \"MICBIAS1\", NULL, \"CLK_SYS\" },\n\t{ \"MICBIAS1\", NULL, \"MICBIAS Supply\" },\n\t{ \"MICBIAS2\", NULL, \"CLK_SYS\" },\n\t{ \"MICBIAS2\", NULL, \"MICBIAS Supply\" },\n};\n\nstatic const struct snd_soc_dapm_route wm8994_intercon[] = {\n\t{ \"AIF2DACL\", NULL, \"AIF2DAC Mux\" },\n\t{ \"AIF2DACR\", NULL, \"AIF2DAC Mux\" },\n\t{ \"MICBIAS1\", NULL, \"VMID\" },\n\t{ \"MICBIAS2\", NULL, \"VMID\" },\n};\n\nstatic const struct snd_soc_dapm_route wm8958_intercon[] = {\n\t{ \"AIF2DACL\", NULL, \"AIF2DACL Mux\" },\n\t{ \"AIF2DACR\", NULL, \"AIF2DACR Mux\" },\n\n\t{ \"AIF2DACL Mux\", \"AIF2\", \"AIF2DAC Mux\" },\n\t{ \"AIF2DACL Mux\", \"AIF3\", \"AIF3DACDAT\" },\n\t{ \"AIF2DACR Mux\", \"AIF2\", \"AIF2DAC Mux\" },\n\t{ \"AIF2DACR Mux\", \"AIF3\", \"AIF3DACDAT\" },\n\n\t{ \"AIF3DACDAT\", NULL, \"AIF3\" },\n\t{ \"AIF3ADCDAT\", NULL, \"AIF3\" },\n\n\t{ \"Mono PCM Out Mux\", \"AIF2ADCL\", \"AIF2ADCL\" },\n\t{ \"Mono PCM Out Mux\", \"AIF2ADCR\", \"AIF2ADCR\" },\n\n\t{ \"AIF3ADC Mux\", \"Mono PCM\", \"Mono PCM Out Mux\" },\n};\n\n \n#define FIXED_FLL_SIZE ((1 << 16) * 10)\n\nstruct fll_div {\n\tu16 outdiv;\n\tu16 n;\n\tu16 k;\n\tu16 lambda;\n\tu16 clk_ref_div;\n\tu16 fll_fratio;\n};\n\nstatic int wm8994_get_fll_config(struct wm8994 *control, struct fll_div *fll,\n\t\t\t\t int freq_in, int freq_out)\n{\n\tu64 Kpart;\n\tunsigned int K, Ndiv, Nmod, gcd_fll;\n\n\tpr_debug(\"FLL input=%dHz, output=%dHz\\n\", freq_in, freq_out);\n\n\t \n\tfll->clk_ref_div = 0;\n\twhile (freq_in > 13500000) {\n\t\tfll->clk_ref_div++;\n\t\tfreq_in /= 2;\n\n\t\tif (fll->clk_ref_div > 3)\n\t\t\treturn -EINVAL;\n\t}\n\tpr_debug(\"CLK_REF_DIV=%d, Fref=%dHz\\n\", fll->clk_ref_div, freq_in);\n\n\t \n\tfll->outdiv = 3;\n\twhile (freq_out * (fll->outdiv + 1) < 90000000) {\n\t\tfll->outdiv++;\n\t\tif (fll->outdiv > 63)\n\t\t\treturn -EINVAL;\n\t}\n\tfreq_out *= fll->outdiv + 1;\n\tpr_debug(\"OUTDIV=%d, Fvco=%dHz\\n\", fll->outdiv, freq_out);\n\n\tif (freq_in > 1000000) {\n\t\tfll->fll_fratio = 0;\n\t} else if (freq_in > 256000) {\n\t\tfll->fll_fratio = 1;\n\t\tfreq_in *= 2;\n\t} else if (freq_in > 128000) {\n\t\tfll->fll_fratio = 2;\n\t\tfreq_in *= 4;\n\t} else if (freq_in > 64000) {\n\t\tfll->fll_fratio = 3;\n\t\tfreq_in *= 8;\n\t} else {\n\t\tfll->fll_fratio = 4;\n\t\tfreq_in *= 16;\n\t}\n\tpr_debug(\"FLL_FRATIO=%d, Fref=%dHz\\n\", fll->fll_fratio, freq_in);\n\n\t \n\tNdiv = freq_out / freq_in;\n\n\tfll->n = Ndiv;\n\tNmod = freq_out % freq_in;\n\tpr_debug(\"Nmod=%d\\n\", Nmod);\n\n\tswitch (control->type) {\n\tcase WM8994:\n\t\t \n\t\tKpart = FIXED_FLL_SIZE * (long long)Nmod;\n\n\t\tdo_div(Kpart, freq_in);\n\n\t\tK = Kpart & 0xFFFFFFFF;\n\n\t\tif ((K % 10) >= 5)\n\t\t\tK += 5;\n\n\t\t \n\t\tfll->k = K / 10;\n\t\tfll->lambda = 0;\n\n\t\tpr_debug(\"N=%x K=%x\\n\", fll->n, fll->k);\n\t\tbreak;\n\n\tdefault:\n\t\tgcd_fll = gcd(freq_out, freq_in);\n\n\t\tfll->k = (freq_out - (freq_in * fll->n)) / gcd_fll;\n\t\tfll->lambda = freq_in / gcd_fll;\n\t\t\n\t}\n\n\treturn 0;\n}\n\nstatic int _wm8994_set_fll(struct snd_soc_component *component, int id, int src,\n\t\t\t  unsigned int freq_in, unsigned int freq_out)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994 *control = wm8994->wm8994;\n\tint reg_offset, ret;\n\tstruct fll_div fll;\n\tu16 reg, clk1, aif_reg, aif_src;\n\tunsigned long timeout;\n\tbool was_enabled;\n\tstruct clk *mclk;\n\n\tswitch (id) {\n\tcase WM8994_FLL1:\n\t\treg_offset = 0;\n\t\tid = 0;\n\t\taif_src = 0x10;\n\t\tbreak;\n\tcase WM8994_FLL2:\n\t\treg_offset = 0x20;\n\t\tid = 1;\n\t\taif_src = 0x18;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\treg = snd_soc_component_read(component, WM8994_FLL1_CONTROL_1 + reg_offset);\n\twas_enabled = reg & WM8994_FLL1_ENA;\n\n\tswitch (src) {\n\tcase 0:\n\t\t \n\t\tif (freq_out)\n\t\t\treturn -EINVAL;\n\t\tsrc = wm8994->fll[id].src;\n\t\tbreak;\n\tcase WM8994_FLL_SRC_MCLK1:\n\tcase WM8994_FLL_SRC_MCLK2:\n\tcase WM8994_FLL_SRC_LRCLK:\n\tcase WM8994_FLL_SRC_BCLK:\n\t\tbreak;\n\tcase WM8994_FLL_SRC_INTERNAL:\n\t\tfreq_in = 12000000;\n\t\tfreq_out = 12000000;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tif (wm8994->fll[id].src == src &&\n\t    wm8994->fll[id].in == freq_in && wm8994->fll[id].out == freq_out)\n\t\treturn 0;\n\n\t \n\tif (freq_out)\n\t\tret = wm8994_get_fll_config(control, &fll, freq_in, freq_out);\n\telse\n\t\tret = wm8994_get_fll_config(control, &fll, wm8994->fll[id].in,\n\t\t\t\t\t    wm8994->fll[id].out);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tclk1 = snd_soc_component_read(component, WM8994_CLOCKING_1);\n\tif (clk1 & WM8994_SYSCLK_SRC)\n\t\taif_reg = WM8994_AIF2_CLOCKING_1;\n\telse\n\t\taif_reg = WM8994_AIF1_CLOCKING_1;\n\treg = snd_soc_component_read(component, aif_reg);\n\n\tif ((reg & WM8994_AIF1CLK_ENA) &&\n\t    (reg & WM8994_AIF1CLK_SRC_MASK) == aif_src) {\n\t\tdev_err(component->dev, \"FLL%d is currently providing SYSCLK\\n\",\n\t\t\tid + 1);\n\t\treturn -EBUSY;\n\t}\n\n\t \n\tsnd_soc_component_update_bits(component, WM8994_FLL1_CONTROL_1 + reg_offset,\n\t\t\t    WM8994_FLL1_ENA, 0);\n\n\t \n\tif (was_enabled) {\n\t\treg = snd_soc_component_read(component, WM8994_FLL1_CONTROL_5\n\t\t\t\t\t\t\t+ reg_offset);\n\t\treg = ((reg & WM8994_FLL1_REFCLK_SRC_MASK)\n\t\t\t>> WM8994_FLL1_REFCLK_SRC_SHIFT) + 1;\n\n\t\tswitch (reg) {\n\t\tcase WM8994_FLL_SRC_MCLK1:\n\t\t\tmclk = wm8994->mclk[WM8994_MCLK1].clk;\n\t\t\tbreak;\n\t\tcase WM8994_FLL_SRC_MCLK2:\n\t\t\tmclk = wm8994->mclk[WM8994_MCLK2].clk;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tmclk = NULL;\n\t\t}\n\n\t\tclk_disable_unprepare(mclk);\n\t}\n\n\tif (wm8994->fll_byp && src == WM8994_FLL_SRC_BCLK &&\n\t    freq_in == freq_out && freq_out) {\n\t\tdev_dbg(component->dev, \"Bypassing FLL%d\\n\", id + 1);\n\t\tsnd_soc_component_update_bits(component, WM8994_FLL1_CONTROL_5 + reg_offset,\n\t\t\t\t    WM8958_FLL1_BYP, WM8958_FLL1_BYP);\n\t\tgoto out;\n\t}\n\n\treg = (fll.outdiv << WM8994_FLL1_OUTDIV_SHIFT) |\n\t\t(fll.fll_fratio << WM8994_FLL1_FRATIO_SHIFT);\n\tsnd_soc_component_update_bits(component, WM8994_FLL1_CONTROL_2 + reg_offset,\n\t\t\t    WM8994_FLL1_OUTDIV_MASK |\n\t\t\t    WM8994_FLL1_FRATIO_MASK, reg);\n\n\tsnd_soc_component_update_bits(component, WM8994_FLL1_CONTROL_3 + reg_offset,\n\t\t\t    WM8994_FLL1_K_MASK, fll.k);\n\n\tsnd_soc_component_update_bits(component, WM8994_FLL1_CONTROL_4 + reg_offset,\n\t\t\t    WM8994_FLL1_N_MASK,\n\t\t\t    fll.n << WM8994_FLL1_N_SHIFT);\n\n\tif (fll.lambda) {\n\t\tsnd_soc_component_update_bits(component, WM8958_FLL1_EFS_1 + reg_offset,\n\t\t\t\t    WM8958_FLL1_LAMBDA_MASK,\n\t\t\t\t    fll.lambda);\n\t\tsnd_soc_component_update_bits(component, WM8958_FLL1_EFS_2 + reg_offset,\n\t\t\t\t    WM8958_FLL1_EFS_ENA, WM8958_FLL1_EFS_ENA);\n\t} else {\n\t\tsnd_soc_component_update_bits(component, WM8958_FLL1_EFS_2 + reg_offset,\n\t\t\t\t    WM8958_FLL1_EFS_ENA, 0);\n\t}\n\n\tsnd_soc_component_update_bits(component, WM8994_FLL1_CONTROL_5 + reg_offset,\n\t\t\t    WM8994_FLL1_FRC_NCO | WM8958_FLL1_BYP |\n\t\t\t    WM8994_FLL1_REFCLK_DIV_MASK |\n\t\t\t    WM8994_FLL1_REFCLK_SRC_MASK,\n\t\t\t    ((src == WM8994_FLL_SRC_INTERNAL)\n\t\t\t     << WM8994_FLL1_FRC_NCO_SHIFT) |\n\t\t\t    (fll.clk_ref_div << WM8994_FLL1_REFCLK_DIV_SHIFT) |\n\t\t\t    (src - 1));\n\n\t \n\ttry_wait_for_completion(&wm8994->fll_locked[id]);\n\n\tswitch (src) {\n\tcase WM8994_FLL_SRC_MCLK1:\n\t\tmclk = wm8994->mclk[WM8994_MCLK1].clk;\n\t\tbreak;\n\tcase WM8994_FLL_SRC_MCLK2:\n\t\tmclk = wm8994->mclk[WM8994_MCLK2].clk;\n\t\tbreak;\n\tdefault:\n\t\tmclk = NULL;\n\t}\n\n\t \n\tif (freq_out) {\n\t\tret = clk_prepare_enable(mclk);\n\t\tif (ret < 0) {\n\t\t\tdev_err(component->dev, \"Failed to enable MCLK for FLL%d\\n\",\n\t\t\t\tid + 1);\n\t\t\treturn ret;\n\t\t}\n\n\t\t \n\t\tif (!was_enabled) {\n\n\t\t\tactive_reference(component);\n\n\t\t\tswitch (control->type) {\n\t\t\tcase WM8994:\n\t\t\t\tvmid_reference(component);\n\t\t\t\tbreak;\n\t\t\tcase WM8958:\n\t\t\t\tif (control->revision < 1)\n\t\t\t\t\tvmid_reference(component);\n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\n\t\treg = WM8994_FLL1_ENA;\n\n\t\tif (fll.k)\n\t\t\treg |= WM8994_FLL1_FRAC;\n\t\tif (src == WM8994_FLL_SRC_INTERNAL)\n\t\t\treg |= WM8994_FLL1_OSC_ENA;\n\n\t\tsnd_soc_component_update_bits(component, WM8994_FLL1_CONTROL_1 + reg_offset,\n\t\t\t\t    WM8994_FLL1_ENA | WM8994_FLL1_OSC_ENA |\n\t\t\t\t    WM8994_FLL1_FRAC, reg);\n\n\t\tif (wm8994->fll_locked_irq) {\n\t\t\ttimeout = wait_for_completion_timeout(&wm8994->fll_locked[id],\n\t\t\t\t\t\t\t      msecs_to_jiffies(10));\n\t\t\tif (timeout == 0)\n\t\t\t\tdev_warn(component->dev,\n\t\t\t\t\t \"Timed out waiting for FLL lock\\n\");\n\t\t} else {\n\t\t\tmsleep(5);\n\t\t}\n\t} else {\n\t\tif (was_enabled) {\n\t\t\tswitch (control->type) {\n\t\t\tcase WM8994:\n\t\t\t\tvmid_dereference(component);\n\t\t\t\tbreak;\n\t\t\tcase WM8958:\n\t\t\t\tif (control->revision < 1)\n\t\t\t\t\tvmid_dereference(component);\n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\tbreak;\n\t\t\t}\n\n\t\t\tactive_dereference(component);\n\t\t}\n\t}\n\nout:\n\twm8994->fll[id].in = freq_in;\n\twm8994->fll[id].out = freq_out;\n\twm8994->fll[id].src = src;\n\n\tconfigure_clock(component);\n\n\t \n\tif (max(wm8994->aifclk[0], wm8994->aifclk[1]) < 50000) {\n\t\tdev_dbg(component->dev, \"Configuring AIFs for 128fs\\n\");\n\n\t\twm8994->aifdiv[0] = snd_soc_component_read(component, WM8994_AIF1_RATE)\n\t\t\t& WM8994_AIF1CLK_RATE_MASK;\n\t\twm8994->aifdiv[1] = snd_soc_component_read(component, WM8994_AIF2_RATE)\n\t\t\t& WM8994_AIF1CLK_RATE_MASK;\n\n\t\tsnd_soc_component_update_bits(component, WM8994_AIF1_RATE,\n\t\t\t\t    WM8994_AIF1CLK_RATE_MASK, 0x1);\n\t\tsnd_soc_component_update_bits(component, WM8994_AIF2_RATE,\n\t\t\t\t    WM8994_AIF2CLK_RATE_MASK, 0x1);\n\t} else if (wm8994->aifdiv[0]) {\n\t\tsnd_soc_component_update_bits(component, WM8994_AIF1_RATE,\n\t\t\t\t    WM8994_AIF1CLK_RATE_MASK,\n\t\t\t\t    wm8994->aifdiv[0]);\n\t\tsnd_soc_component_update_bits(component, WM8994_AIF2_RATE,\n\t\t\t\t    WM8994_AIF2CLK_RATE_MASK,\n\t\t\t\t    wm8994->aifdiv[1]);\n\n\t\twm8994->aifdiv[0] = 0;\n\t\twm8994->aifdiv[1] = 0;\n\t}\n\n\treturn 0;\n}\n\nstatic irqreturn_t wm8994_fll_locked_irq(int irq, void *data)\n{\n\tstruct completion *completion = data;\n\n\tcomplete(completion);\n\n\treturn IRQ_HANDLED;\n}\n\nstatic int opclk_divs[] = { 10, 20, 30, 40, 55, 60, 80, 120, 160 };\n\nstatic int wm8994_set_fll(struct snd_soc_dai *dai, int id, int src,\n\t\t\t  unsigned int freq_in, unsigned int freq_out)\n{\n\treturn _wm8994_set_fll(dai->component, id, src, freq_in, freq_out);\n}\n\nstatic int wm8994_set_mclk_rate(struct wm8994_priv *wm8994, unsigned int id,\n\t\t\t\tunsigned int *freq)\n{\n\tint ret;\n\n\tif (!wm8994->mclk[id].clk || *freq == wm8994->mclk_rate[id])\n\t\treturn 0;\n\n\tret = clk_set_rate(wm8994->mclk[id].clk, *freq);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t*freq = clk_get_rate(wm8994->mclk[id].clk);\n\n\treturn 0;\n}\n\nstatic int wm8994_set_dai_sysclk(struct snd_soc_dai *dai,\n\t\tint clk_id, unsigned int freq, int dir)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tint ret, i;\n\n\tswitch (dai->id) {\n\tcase 1:\n\tcase 2:\n\t\tbreak;\n\n\tdefault:\n\t\t \n\t\treturn -EINVAL;\n\t}\n\n\tswitch (clk_id) {\n\tcase WM8994_SYSCLK_MCLK1:\n\t\twm8994->sysclk[dai->id - 1] = WM8994_SYSCLK_MCLK1;\n\n\t\tret = wm8994_set_mclk_rate(wm8994, dai->id - 1, &freq);\n\t\tif (ret < 0)\n\t\t\treturn ret;\n\n\t\twm8994->mclk_rate[0] = freq;\n\t\tdev_dbg(dai->dev, \"AIF%d using MCLK1 at %uHz\\n\",\n\t\t\tdai->id, freq);\n\t\tbreak;\n\n\tcase WM8994_SYSCLK_MCLK2:\n\t\t \n\t\twm8994->sysclk[dai->id - 1] = WM8994_SYSCLK_MCLK2;\n\n\t\tret = wm8994_set_mclk_rate(wm8994, dai->id - 1, &freq);\n\t\tif (ret < 0)\n\t\t\treturn ret;\n\n\t\twm8994->mclk_rate[1] = freq;\n\t\tdev_dbg(dai->dev, \"AIF%d using MCLK2 at %uHz\\n\",\n\t\t\tdai->id, freq);\n\t\tbreak;\n\n\tcase WM8994_SYSCLK_FLL1:\n\t\twm8994->sysclk[dai->id - 1] = WM8994_SYSCLK_FLL1;\n\t\tdev_dbg(dai->dev, \"AIF%d using FLL1\\n\", dai->id);\n\t\tbreak;\n\n\tcase WM8994_SYSCLK_FLL2:\n\t\twm8994->sysclk[dai->id - 1] = WM8994_SYSCLK_FLL2;\n\t\tdev_dbg(dai->dev, \"AIF%d using FLL2\\n\", dai->id);\n\t\tbreak;\n\n\tcase WM8994_SYSCLK_OPCLK:\n\t\t \n\t\tif (freq) {\n\t\t\tfor (i = 0; i < ARRAY_SIZE(opclk_divs); i++)\n\t\t\t\tif (opclk_divs[i] == freq)\n\t\t\t\t\tbreak;\n\t\t\tif (i == ARRAY_SIZE(opclk_divs))\n\t\t\t\treturn -EINVAL;\n\t\t\tsnd_soc_component_update_bits(component, WM8994_CLOCKING_2,\n\t\t\t\t\t    WM8994_OPCLK_DIV_MASK, i);\n\t\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_2,\n\t\t\t\t\t    WM8994_OPCLK_ENA, WM8994_OPCLK_ENA);\n\t\t} else {\n\t\t\tsnd_soc_component_update_bits(component, WM8994_POWER_MANAGEMENT_2,\n\t\t\t\t\t    WM8994_OPCLK_ENA, 0);\n\t\t}\n\t\tbreak;\n\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tconfigure_clock(component);\n\n\t \n\tif (max(wm8994->aifclk[0], wm8994->aifclk[1]) < 50000) {\n\t\tdev_dbg(component->dev, \"Configuring AIFs for 128fs\\n\");\n\n\t\twm8994->aifdiv[0] = snd_soc_component_read(component, WM8994_AIF1_RATE)\n\t\t\t& WM8994_AIF1CLK_RATE_MASK;\n\t\twm8994->aifdiv[1] = snd_soc_component_read(component, WM8994_AIF2_RATE)\n\t\t\t& WM8994_AIF1CLK_RATE_MASK;\n\n\t\tsnd_soc_component_update_bits(component, WM8994_AIF1_RATE,\n\t\t\t\t    WM8994_AIF1CLK_RATE_MASK, 0x1);\n\t\tsnd_soc_component_update_bits(component, WM8994_AIF2_RATE,\n\t\t\t\t    WM8994_AIF2CLK_RATE_MASK, 0x1);\n\t} else if (wm8994->aifdiv[0]) {\n\t\tsnd_soc_component_update_bits(component, WM8994_AIF1_RATE,\n\t\t\t\t    WM8994_AIF1CLK_RATE_MASK,\n\t\t\t\t    wm8994->aifdiv[0]);\n\t\tsnd_soc_component_update_bits(component, WM8994_AIF2_RATE,\n\t\t\t\t    WM8994_AIF2CLK_RATE_MASK,\n\t\t\t\t    wm8994->aifdiv[1]);\n\n\t\twm8994->aifdiv[0] = 0;\n\t\twm8994->aifdiv[1] = 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int wm8994_set_bias_level(struct snd_soc_component *component,\n\t\t\t\t enum snd_soc_bias_level level)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994 *control = wm8994->wm8994;\n\n\twm_hubs_set_bias_level(component, level);\n\n\tswitch (level) {\n\tcase SND_SOC_BIAS_ON:\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_PREPARE:\n\t\t \n\t\tswitch (control->type) {\n\t\tcase WM8958:\n\t\tcase WM1811:\n\t\t\tsnd_soc_component_update_bits(component, WM8958_MICBIAS1,\n\t\t\t\t\t    WM8958_MICB1_MODE, 0);\n\t\t\tsnd_soc_component_update_bits(component, WM8958_MICBIAS2,\n\t\t\t\t\t    WM8958_MICB2_MODE, 0);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tbreak;\n\t\t}\n\n\t\tif (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_STANDBY)\n\t\t\tactive_reference(component);\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_STANDBY:\n\t\tif (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_OFF) {\n\t\t\tswitch (control->type) {\n\t\t\tcase WM8958:\n\t\t\t\tif (control->revision == 0) {\n\t\t\t\t\t \n\t\t\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\t\t\t\t    WM8958_CHARGE_PUMP_2,\n\t\t\t\t\t\t\t    WM8958_CP_DISCH,\n\t\t\t\t\t\t\t    WM8958_CP_DISCH);\n\t\t\t\t}\n\t\t\t\tbreak;\n\n\t\t\tdefault:\n\t\t\t\tbreak;\n\t\t\t}\n\n\t\t\t \n\t\t\tsnd_soc_component_update_bits(component, WM8994_ANTIPOP_1,\n\t\t\t\t\t    WM8994_LINEOUT1_DISCH |\n\t\t\t\t\t    WM8994_LINEOUT2_DISCH,\n\t\t\t\t\t    WM8994_LINEOUT1_DISCH |\n\t\t\t\t\t    WM8994_LINEOUT2_DISCH);\n\t\t}\n\n\t\tif (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_PREPARE)\n\t\t\tactive_dereference(component);\n\n\t\t \n\t\tswitch (control->type) {\n\t\tcase WM8958:\n\t\tcase WM1811:\n\t\t\tsnd_soc_component_update_bits(component, WM8958_MICBIAS1,\n\t\t\t\t\t    WM8958_MICB1_MODE,\n\t\t\t\t\t    WM8958_MICB1_MODE);\n\t\t\tsnd_soc_component_update_bits(component, WM8958_MICBIAS2,\n\t\t\t\t\t    WM8958_MICB2_MODE,\n\t\t\t\t\t    WM8958_MICB2_MODE);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tbreak;\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_OFF:\n\t\tif (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_STANDBY)\n\t\t\twm8994->cur_fw = NULL;\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nint wm8994_vmid_mode(struct snd_soc_component *component, enum wm8994_vmid_mode mode)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\n\tswitch (mode) {\n\tcase WM8994_VMID_NORMAL:\n\t\tsnd_soc_dapm_mutex_lock(dapm);\n\n\t\tif (wm8994->hubs.lineout1_se) {\n\t\t\tsnd_soc_dapm_disable_pin_unlocked(dapm,\n\t\t\t\t\t\t\t  \"LINEOUT1N Driver\");\n\t\t\tsnd_soc_dapm_disable_pin_unlocked(dapm,\n\t\t\t\t\t\t\t  \"LINEOUT1P Driver\");\n\t\t}\n\t\tif (wm8994->hubs.lineout2_se) {\n\t\t\tsnd_soc_dapm_disable_pin_unlocked(dapm,\n\t\t\t\t\t\t\t  \"LINEOUT2N Driver\");\n\t\t\tsnd_soc_dapm_disable_pin_unlocked(dapm,\n\t\t\t\t\t\t\t  \"LINEOUT2P Driver\");\n\t\t}\n\n\t\t \n\t\tsnd_soc_dapm_sync_unlocked(dapm);\n\t\twm8994->vmid_mode = mode;\n\n\t\tsnd_soc_dapm_mutex_unlock(dapm);\n\t\tbreak;\n\n\tcase WM8994_VMID_FORCE:\n\t\tsnd_soc_dapm_mutex_lock(dapm);\n\n\t\tif (wm8994->hubs.lineout1_se) {\n\t\t\tsnd_soc_dapm_force_enable_pin_unlocked(dapm,\n\t\t\t\t\t\t\t       \"LINEOUT1N Driver\");\n\t\t\tsnd_soc_dapm_force_enable_pin_unlocked(dapm,\n\t\t\t\t\t\t\t       \"LINEOUT1P Driver\");\n\t\t}\n\t\tif (wm8994->hubs.lineout2_se) {\n\t\t\tsnd_soc_dapm_force_enable_pin_unlocked(dapm,\n\t\t\t\t\t\t\t       \"LINEOUT2N Driver\");\n\t\t\tsnd_soc_dapm_force_enable_pin_unlocked(dapm,\n\t\t\t\t\t\t\t       \"LINEOUT2P Driver\");\n\t\t}\n\n\t\twm8994->vmid_mode = mode;\n\t\tsnd_soc_dapm_sync_unlocked(dapm);\n\n\t\tsnd_soc_dapm_mutex_unlock(dapm);\n\t\tbreak;\n\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int wm8994_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994 *control = wm8994->wm8994;\n\tint ms_reg;\n\tint aif1_reg;\n\tint dac_reg;\n\tint adc_reg;\n\tint ms = 0;\n\tint aif1 = 0;\n\tint lrclk = 0;\n\n\tswitch (dai->id) {\n\tcase 1:\n\t\tms_reg = WM8994_AIF1_MASTER_SLAVE;\n\t\taif1_reg = WM8994_AIF1_CONTROL_1;\n\t\tdac_reg = WM8994_AIF1DAC_LRCLK;\n\t\tadc_reg = WM8994_AIF1ADC_LRCLK;\n\t\tbreak;\n\tcase 2:\n\t\tms_reg = WM8994_AIF2_MASTER_SLAVE;\n\t\taif1_reg = WM8994_AIF2_CONTROL_1;\n\t\tdac_reg = WM8994_AIF1DAC_LRCLK;\n\t\tadc_reg = WM8994_AIF1ADC_LRCLK;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\n\tcase SND_SOC_DAIFMT_CBS_CFS:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_CBM_CFM:\n\t\tms = WM8994_AIF1_MSTR;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_DSP_B:\n\t\taif1 |= WM8994_AIF1_LRCLK_INV;\n\t\tlrclk |= WM8958_AIF1_LRCLK_INV;\n\t\tfallthrough;\n\tcase SND_SOC_DAIFMT_DSP_A:\n\t\taif1 |= 0x18;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_I2S:\n\t\taif1 |= 0x10;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_RIGHT_J:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\t\taif1 |= 0x8;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_DSP_A:\n\tcase SND_SOC_DAIFMT_DSP_B:\n\t\t \n\t\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\t\tcase SND_SOC_DAIFMT_NB_NF:\n\t\t\tbreak;\n\t\tcase SND_SOC_DAIFMT_IB_NF:\n\t\t\taif1 |= WM8994_AIF1_BCLK_INV;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\treturn -EINVAL;\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_DAIFMT_I2S:\n\tcase SND_SOC_DAIFMT_RIGHT_J:\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\t\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\t\tcase SND_SOC_DAIFMT_NB_NF:\n\t\t\tbreak;\n\t\tcase SND_SOC_DAIFMT_IB_IF:\n\t\t\taif1 |= WM8994_AIF1_BCLK_INV | WM8994_AIF1_LRCLK_INV;\n\t\t\tlrclk |= WM8958_AIF1_LRCLK_INV;\n\t\t\tbreak;\n\t\tcase SND_SOC_DAIFMT_IB_NF:\n\t\t\taif1 |= WM8994_AIF1_BCLK_INV;\n\t\t\tbreak;\n\t\tcase SND_SOC_DAIFMT_NB_IF:\n\t\t\taif1 |= WM8994_AIF1_LRCLK_INV;\n\t\t\tlrclk |= WM8958_AIF1_LRCLK_INV;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\treturn -EINVAL;\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tswitch (control->type) {\n\tcase WM1811:\n\tcase WM8958:\n\t\tif (dai->id == 2)\n\t\t\tsnd_soc_component_update_bits(component, WM8958_AIF3_CONTROL_1,\n\t\t\t\t\t    WM8994_AIF1_LRCLK_INV |\n\t\t\t\t\t    WM8958_AIF3_FMT_MASK, aif1);\n\t\tbreak;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\tsnd_soc_component_update_bits(component, aif1_reg,\n\t\t\t    WM8994_AIF1_BCLK_INV | WM8994_AIF1_LRCLK_INV |\n\t\t\t    WM8994_AIF1_FMT_MASK,\n\t\t\t    aif1);\n\tsnd_soc_component_update_bits(component, ms_reg, WM8994_AIF1_MSTR,\n\t\t\t    ms);\n\tsnd_soc_component_update_bits(component, dac_reg,\n\t\t\t    WM8958_AIF1_LRCLK_INV, lrclk);\n\tsnd_soc_component_update_bits(component, adc_reg,\n\t\t\t    WM8958_AIF1_LRCLK_INV, lrclk);\n\n\treturn 0;\n}\n\nstatic struct {\n\tint val, rate;\n} srs[] = {\n\t{ 0,   8000 },\n\t{ 1,  11025 },\n\t{ 2,  12000 },\n\t{ 3,  16000 },\n\t{ 4,  22050 },\n\t{ 5,  24000 },\n\t{ 6,  32000 },\n\t{ 7,  44100 },\n\t{ 8,  48000 },\n\t{ 9,  88200 },\n\t{ 10, 96000 },\n};\n\nstatic int fs_ratios[] = {\n\t64, 128, 192, 256, 384, 512, 768, 1024, 1408, 1536\n};\n\nstatic int bclk_divs[] = {\n\t10, 15, 20, 30, 40, 50, 60, 80, 110, 120, 160, 220, 240, 320, 440, 480,\n\t640, 880, 960, 1280, 1760, 1920\n};\n\nstatic int wm8994_hw_params(struct snd_pcm_substream *substream,\n\t\t\t    struct snd_pcm_hw_params *params,\n\t\t\t    struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994 *control = wm8994->wm8994;\n\tstruct wm8994_pdata *pdata = &control->pdata;\n\tint aif1_reg;\n\tint aif2_reg;\n\tint bclk_reg;\n\tint lrclk_reg;\n\tint rate_reg;\n\tint aif1 = 0;\n\tint aif2 = 0;\n\tint bclk = 0;\n\tint lrclk = 0;\n\tint rate_val = 0;\n\tint id = dai->id - 1;\n\n\tint i, cur_val, best_val, bclk_rate, best;\n\n\tswitch (dai->id) {\n\tcase 1:\n\t\taif1_reg = WM8994_AIF1_CONTROL_1;\n\t\taif2_reg = WM8994_AIF1_CONTROL_2;\n\t\tbclk_reg = WM8994_AIF1_BCLK;\n\t\trate_reg = WM8994_AIF1_RATE;\n\t\tif (substream->stream == SNDRV_PCM_STREAM_PLAYBACK ||\n\t\t    wm8994->lrclk_shared[0]) {\n\t\t\tlrclk_reg = WM8994_AIF1DAC_LRCLK;\n\t\t} else {\n\t\t\tlrclk_reg = WM8994_AIF1ADC_LRCLK;\n\t\t\tdev_dbg(component->dev, \"AIF1 using split LRCLK\\n\");\n\t\t}\n\t\tbreak;\n\tcase 2:\n\t\taif1_reg = WM8994_AIF2_CONTROL_1;\n\t\taif2_reg = WM8994_AIF2_CONTROL_2;\n\t\tbclk_reg = WM8994_AIF2_BCLK;\n\t\trate_reg = WM8994_AIF2_RATE;\n\t\tif (substream->stream == SNDRV_PCM_STREAM_PLAYBACK ||\n\t\t    wm8994->lrclk_shared[1]) {\n\t\t\tlrclk_reg = WM8994_AIF2DAC_LRCLK;\n\t\t} else {\n\t\t\tlrclk_reg = WM8994_AIF2ADC_LRCLK;\n\t\t\tdev_dbg(component->dev, \"AIF2 using split LRCLK\\n\");\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tbclk_rate = params_rate(params);\n\tswitch (params_width(params)) {\n\tcase 16:\n\t\tbclk_rate *= 16;\n\t\tbreak;\n\tcase 20:\n\t\tbclk_rate *= 20;\n\t\taif1 |= 0x20;\n\t\tbreak;\n\tcase 24:\n\t\tbclk_rate *= 24;\n\t\taif1 |= 0x40;\n\t\tbreak;\n\tcase 32:\n\t\tbclk_rate *= 32;\n\t\taif1 |= 0x60;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\twm8994->channels[id] = params_channels(params);\n\tif (pdata->max_channels_clocked[id] &&\n\t    wm8994->channels[id] > pdata->max_channels_clocked[id]) {\n\t\tdev_dbg(dai->dev, \"Constraining channels to %d from %d\\n\",\n\t\t\tpdata->max_channels_clocked[id], wm8994->channels[id]);\n\t\twm8994->channels[id] = pdata->max_channels_clocked[id];\n\t}\n\n\tswitch (wm8994->channels[id]) {\n\tcase 1:\n\tcase 2:\n\t\tbclk_rate *= 2;\n\t\tbreak;\n\tdefault:\n\t\tbclk_rate *= 4;\n\t\tbreak;\n\t}\n\n\t \n\tfor (i = 0; i < ARRAY_SIZE(srs); i++)\n\t\tif (srs[i].rate == params_rate(params))\n\t\t\tbreak;\n\tif (i == ARRAY_SIZE(srs))\n\t\treturn -EINVAL;\n\trate_val |= srs[i].val << WM8994_AIF1_SR_SHIFT;\n\n\tdev_dbg(dai->dev, \"Sample rate is %dHz\\n\", srs[i].rate);\n\tdev_dbg(dai->dev, \"AIF%dCLK is %dHz, target BCLK %dHz\\n\",\n\t\tdai->id, wm8994->aifclk[id], bclk_rate);\n\n\tif (wm8994->channels[id] == 1 &&\n\t    (snd_soc_component_read(component, aif1_reg) & 0x18) == 0x18)\n\t\taif2 |= WM8994_AIF1_MONO;\n\n\tif (wm8994->aifclk[id] == 0) {\n\t\tdev_err(dai->dev, \"AIF%dCLK not configured\\n\", dai->id);\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tbest = 0;\n\tbest_val = abs((fs_ratios[0] * params_rate(params))\n\t\t       - wm8994->aifclk[id]);\n\tfor (i = 1; i < ARRAY_SIZE(fs_ratios); i++) {\n\t\tcur_val = abs((fs_ratios[i] * params_rate(params))\n\t\t\t      - wm8994->aifclk[id]);\n\t\tif (cur_val >= best_val)\n\t\t\tcontinue;\n\t\tbest = i;\n\t\tbest_val = cur_val;\n\t}\n\tdev_dbg(dai->dev, \"Selected AIF%dCLK/fs = %d\\n\",\n\t\tdai->id, fs_ratios[best]);\n\trate_val |= best;\n\n\t \n\tbest = 0;\n\tfor (i = 0; i < ARRAY_SIZE(bclk_divs); i++) {\n\t\tcur_val = (wm8994->aifclk[id] * 10 / bclk_divs[i]) - bclk_rate;\n\t\tif (cur_val < 0)  \n\t\t\tbreak;\n\t\tbest = i;\n\t}\n\tbclk_rate = wm8994->aifclk[id] * 10 / bclk_divs[best];\n\tdev_dbg(dai->dev, \"Using BCLK_DIV %d for actual BCLK %dHz\\n\",\n\t\tbclk_divs[best], bclk_rate);\n\tbclk |= best << WM8994_AIF1_BCLK_DIV_SHIFT;\n\n\tlrclk = bclk_rate / params_rate(params);\n\tif (!lrclk) {\n\t\tdev_err(dai->dev, \"Unable to generate LRCLK from %dHz BCLK\\n\",\n\t\t\tbclk_rate);\n\t\treturn -EINVAL;\n\t}\n\tdev_dbg(dai->dev, \"Using LRCLK rate %d for actual LRCLK %dHz\\n\",\n\t\tlrclk, bclk_rate / lrclk);\n\n\tsnd_soc_component_update_bits(component, aif1_reg, WM8994_AIF1_WL_MASK, aif1);\n\tsnd_soc_component_update_bits(component, aif2_reg, WM8994_AIF1_MONO, aif2);\n\tsnd_soc_component_update_bits(component, bclk_reg, WM8994_AIF1_BCLK_DIV_MASK, bclk);\n\tsnd_soc_component_update_bits(component, lrclk_reg, WM8994_AIF1DAC_RATE_MASK,\n\t\t\t    lrclk);\n\tsnd_soc_component_update_bits(component, rate_reg, WM8994_AIF1_SR_MASK |\n\t\t\t    WM8994_AIF1CLK_RATE_MASK, rate_val);\n\n\tif (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {\n\t\tswitch (dai->id) {\n\t\tcase 1:\n\t\t\twm8994->dac_rates[0] = params_rate(params);\n\t\t\twm8994_set_retune_mobile(component, 0);\n\t\t\twm8994_set_retune_mobile(component, 1);\n\t\t\tbreak;\n\t\tcase 2:\n\t\t\twm8994->dac_rates[1] = params_rate(params);\n\t\t\twm8994_set_retune_mobile(component, 2);\n\t\t\tbreak;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int wm8994_aif3_hw_params(struct snd_pcm_substream *substream,\n\t\t\t\t struct snd_pcm_hw_params *params,\n\t\t\t\t struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994 *control = wm8994->wm8994;\n\tint aif1_reg;\n\tint aif1 = 0;\n\n\tswitch (dai->id) {\n\tcase 3:\n\t\tswitch (control->type) {\n\t\tcase WM1811:\n\t\tcase WM8958:\n\t\t\taif1_reg = WM8958_AIF3_CONTROL_1;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\treturn 0;\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\treturn 0;\n\t}\n\n\tswitch (params_width(params)) {\n\tcase 16:\n\t\tbreak;\n\tcase 20:\n\t\taif1 |= 0x20;\n\t\tbreak;\n\tcase 24:\n\t\taif1 |= 0x40;\n\t\tbreak;\n\tcase 32:\n\t\taif1 |= 0x60;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\treturn snd_soc_component_update_bits(component, aif1_reg, WM8994_AIF1_WL_MASK, aif1);\n}\n\nstatic int wm8994_aif_mute(struct snd_soc_dai *codec_dai, int mute,\n\t\t\t   int direction)\n{\n\tstruct snd_soc_component *component = codec_dai->component;\n\tint mute_reg;\n\tint reg;\n\n\tswitch (codec_dai->id) {\n\tcase 1:\n\t\tmute_reg = WM8994_AIF1_DAC1_FILTERS_1;\n\t\tbreak;\n\tcase 2:\n\t\tmute_reg = WM8994_AIF2_DAC_FILTERS_1;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tif (mute)\n\t\treg = WM8994_AIF1DAC1_MUTE;\n\telse\n\t\treg = 0;\n\n\tsnd_soc_component_update_bits(component, mute_reg, WM8994_AIF1DAC1_MUTE, reg);\n\n\treturn 0;\n}\n\nstatic int wm8994_set_tristate(struct snd_soc_dai *codec_dai, int tristate)\n{\n\tstruct snd_soc_component *component = codec_dai->component;\n\tint reg, val, mask;\n\n\tswitch (codec_dai->id) {\n\tcase 1:\n\t\treg = WM8994_AIF1_MASTER_SLAVE;\n\t\tmask = WM8994_AIF1_TRI;\n\t\tbreak;\n\tcase 2:\n\t\treg = WM8994_AIF2_MASTER_SLAVE;\n\t\tmask = WM8994_AIF2_TRI;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tif (tristate)\n\t\tval = mask;\n\telse\n\t\tval = 0;\n\n\treturn snd_soc_component_update_bits(component, reg, mask, val);\n}\n\nstatic int wm8994_aif2_probe(struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_component *component = dai->component;\n\n\t \n\tsnd_soc_component_update_bits(component, WM8994_GPIO_3,\n\t\t\t    WM8994_GPN_PU | WM8994_GPN_PD, 0);\n\tsnd_soc_component_update_bits(component, WM8994_GPIO_4,\n\t\t\t    WM8994_GPN_PU | WM8994_GPN_PD, 0);\n\tsnd_soc_component_update_bits(component, WM8994_GPIO_5,\n\t\t\t    WM8994_GPN_PU | WM8994_GPN_PD, 0);\n\n\treturn 0;\n}\n\n#define WM8994_RATES SNDRV_PCM_RATE_8000_96000\n\n#define WM8994_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\\\n\t\t\tSNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE)\n\nstatic const struct snd_soc_dai_ops wm8994_aif1_dai_ops = {\n\t.set_sysclk\t= wm8994_set_dai_sysclk,\n\t.set_fmt\t= wm8994_set_dai_fmt,\n\t.hw_params\t= wm8994_hw_params,\n\t.mute_stream\t= wm8994_aif_mute,\n\t.set_pll\t= wm8994_set_fll,\n\t.set_tristate\t= wm8994_set_tristate,\n\t.no_capture_mute = 1,\n};\n\nstatic const struct snd_soc_dai_ops wm8994_aif2_dai_ops = {\n\t.probe\t\t= wm8994_aif2_probe,\n\t.set_sysclk\t= wm8994_set_dai_sysclk,\n\t.set_fmt\t= wm8994_set_dai_fmt,\n\t.hw_params\t= wm8994_hw_params,\n\t.mute_stream\t= wm8994_aif_mute,\n\t.set_pll\t= wm8994_set_fll,\n\t.set_tristate\t= wm8994_set_tristate,\n\t.no_capture_mute = 1,\n};\n\nstatic const struct snd_soc_dai_ops wm8994_aif3_dai_ops = {\n\t.hw_params\t= wm8994_aif3_hw_params,\n};\n\nstatic struct snd_soc_dai_driver wm8994_dai[] = {\n\t{\n\t\t.name = \"wm8994-aif1\",\n\t\t.id = 1,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF1 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = WM8994_RATES,\n\t\t\t.formats = WM8994_FORMATS,\n\t\t\t.sig_bits = 24,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF1 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = WM8994_RATES,\n\t\t\t.formats = WM8994_FORMATS,\n\t\t\t.sig_bits = 24,\n\t\t },\n\t\t.ops = &wm8994_aif1_dai_ops,\n\t},\n\t{\n\t\t.name = \"wm8994-aif2\",\n\t\t.id = 2,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF2 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = WM8994_RATES,\n\t\t\t.formats = WM8994_FORMATS,\n\t\t\t.sig_bits = 24,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF2 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = WM8994_RATES,\n\t\t\t.formats = WM8994_FORMATS,\n\t\t\t.sig_bits = 24,\n\t\t},\n\t\t.ops = &wm8994_aif2_dai_ops,\n\t},\n\t{\n\t\t.name = \"wm8994-aif3\",\n\t\t.id = 3,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF3 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = WM8994_RATES,\n\t\t\t.formats = WM8994_FORMATS,\n\t\t\t.sig_bits = 24,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF3 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = WM8994_RATES,\n\t\t\t.formats = WM8994_FORMATS,\n\t\t\t.sig_bits = 24,\n\t\t },\n\t\t.ops = &wm8994_aif3_dai_ops,\n\t}\n};\n\n#ifdef CONFIG_PM\nstatic int wm8994_component_suspend(struct snd_soc_component *component)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tint i, ret;\n\n\tfor (i = 0; i < ARRAY_SIZE(wm8994->fll); i++) {\n\t\tmemcpy(&wm8994->fll_suspend[i], &wm8994->fll[i],\n\t\t       sizeof(struct wm8994_fll_config));\n\t\tret = _wm8994_set_fll(component, i + 1, 0, 0, 0);\n\t\tif (ret < 0)\n\t\t\tdev_warn(component->dev, \"Failed to stop FLL%d: %d\\n\",\n\t\t\t\t i + 1, ret);\n\t}\n\n\tsnd_soc_component_force_bias_level(component, SND_SOC_BIAS_OFF);\n\n\treturn 0;\n}\n\nstatic int wm8994_component_resume(struct snd_soc_component *component)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tint i, ret;\n\n\tfor (i = 0; i < ARRAY_SIZE(wm8994->fll); i++) {\n\t\tif (!wm8994->fll_suspend[i].out)\n\t\t\tcontinue;\n\n\t\tret = _wm8994_set_fll(component, i + 1,\n\t\t\t\t     wm8994->fll_suspend[i].src,\n\t\t\t\t     wm8994->fll_suspend[i].in,\n\t\t\t\t     wm8994->fll_suspend[i].out);\n\t\tif (ret < 0)\n\t\t\tdev_warn(component->dev, \"Failed to restore FLL%d: %d\\n\",\n\t\t\t\t i + 1, ret);\n\t}\n\n\treturn 0;\n}\n#else\n#define wm8994_component_suspend NULL\n#define wm8994_component_resume NULL\n#endif\n\nstatic void wm8994_handle_retune_mobile_pdata(struct wm8994_priv *wm8994)\n{\n\tstruct snd_soc_component *component = wm8994->hubs.component;\n\tstruct wm8994 *control = wm8994->wm8994;\n\tstruct wm8994_pdata *pdata = &control->pdata;\n\tstruct snd_kcontrol_new controls[] = {\n\t\tSOC_ENUM_EXT(\"AIF1.1 EQ Mode\",\n\t\t\t     wm8994->retune_mobile_enum,\n\t\t\t     wm8994_get_retune_mobile_enum,\n\t\t\t     wm8994_put_retune_mobile_enum),\n\t\tSOC_ENUM_EXT(\"AIF1.2 EQ Mode\",\n\t\t\t     wm8994->retune_mobile_enum,\n\t\t\t     wm8994_get_retune_mobile_enum,\n\t\t\t     wm8994_put_retune_mobile_enum),\n\t\tSOC_ENUM_EXT(\"AIF2 EQ Mode\",\n\t\t\t     wm8994->retune_mobile_enum,\n\t\t\t     wm8994_get_retune_mobile_enum,\n\t\t\t     wm8994_put_retune_mobile_enum),\n\t};\n\tint ret, i, j;\n\tconst char **t;\n\n\t \n\twm8994->num_retune_mobile_texts = 0;\n\twm8994->retune_mobile_texts = NULL;\n\tfor (i = 0; i < pdata->num_retune_mobile_cfgs; i++) {\n\t\tfor (j = 0; j < wm8994->num_retune_mobile_texts; j++) {\n\t\t\tif (strcmp(pdata->retune_mobile_cfgs[i].name,\n\t\t\t\t   wm8994->retune_mobile_texts[j]) == 0)\n\t\t\t\tbreak;\n\t\t}\n\n\t\tif (j != wm8994->num_retune_mobile_texts)\n\t\t\tcontinue;\n\n\t\t \n\t\tt = krealloc(wm8994->retune_mobile_texts,\n\t\t\t     sizeof(char *) *\n\t\t\t     (wm8994->num_retune_mobile_texts + 1),\n\t\t\t     GFP_KERNEL);\n\t\tif (t == NULL)\n\t\t\tcontinue;\n\n\t\t \n\t\tt[wm8994->num_retune_mobile_texts] =\n\t\t\tpdata->retune_mobile_cfgs[i].name;\n\n\t\t \n\t\twm8994->num_retune_mobile_texts++;\n\t\twm8994->retune_mobile_texts = t;\n\t}\n\n\tdev_dbg(component->dev, \"Allocated %d unique ReTune Mobile names\\n\",\n\t\twm8994->num_retune_mobile_texts);\n\n\twm8994->retune_mobile_enum.items = wm8994->num_retune_mobile_texts;\n\twm8994->retune_mobile_enum.texts = wm8994->retune_mobile_texts;\n\n\tret = snd_soc_add_component_controls(wm8994->hubs.component, controls,\n\t\t\t\t   ARRAY_SIZE(controls));\n\tif (ret != 0)\n\t\tdev_err(wm8994->hubs.component->dev,\n\t\t\t\"Failed to add ReTune Mobile controls: %d\\n\", ret);\n}\n\nstatic void wm8994_handle_pdata(struct wm8994_priv *wm8994)\n{\n\tstruct snd_soc_component *component = wm8994->hubs.component;\n\tstruct wm8994 *control = wm8994->wm8994;\n\tstruct wm8994_pdata *pdata = &control->pdata;\n\tint ret, i;\n\n\tif (!pdata)\n\t\treturn;\n\n\twm_hubs_handle_analogue_pdata(component, pdata->lineout1_diff,\n\t\t\t\t      pdata->lineout2_diff,\n\t\t\t\t      pdata->lineout1fb,\n\t\t\t\t      pdata->lineout2fb,\n\t\t\t\t      pdata->jd_scthr,\n\t\t\t\t      pdata->jd_thr,\n\t\t\t\t      pdata->micb1_delay,\n\t\t\t\t      pdata->micb2_delay,\n\t\t\t\t      pdata->micbias1_lvl,\n\t\t\t\t      pdata->micbias2_lvl);\n\n\tdev_dbg(component->dev, \"%d DRC configurations\\n\", pdata->num_drc_cfgs);\n\n\tif (pdata->num_drc_cfgs) {\n\t\tstruct snd_kcontrol_new controls[] = {\n\t\t\tSOC_ENUM_EXT(\"AIF1DRC1 Mode\", wm8994->drc_enum,\n\t\t\t\t     wm8994_get_drc_enum, wm8994_put_drc_enum),\n\t\t\tSOC_ENUM_EXT(\"AIF1DRC2 Mode\", wm8994->drc_enum,\n\t\t\t\t     wm8994_get_drc_enum, wm8994_put_drc_enum),\n\t\t\tSOC_ENUM_EXT(\"AIF2DRC Mode\", wm8994->drc_enum,\n\t\t\t\t     wm8994_get_drc_enum, wm8994_put_drc_enum),\n\t\t};\n\n\t\t \n\t\twm8994->drc_texts = devm_kcalloc(wm8994->hubs.component->dev,\n\t\t\t    pdata->num_drc_cfgs, sizeof(char *), GFP_KERNEL);\n\t\tif (!wm8994->drc_texts)\n\t\t\treturn;\n\n\t\tfor (i = 0; i < pdata->num_drc_cfgs; i++)\n\t\t\twm8994->drc_texts[i] = pdata->drc_cfgs[i].name;\n\n\t\twm8994->drc_enum.items = pdata->num_drc_cfgs;\n\t\twm8994->drc_enum.texts = wm8994->drc_texts;\n\n\t\tret = snd_soc_add_component_controls(wm8994->hubs.component, controls,\n\t\t\t\t\t   ARRAY_SIZE(controls));\n\t\tfor (i = 0; i < WM8994_NUM_DRC; i++)\n\t\t\twm8994_set_drc(component, i);\n\t} else {\n\t\tret = snd_soc_add_component_controls(wm8994->hubs.component,\n\t\t\t\t\t\t wm8994_drc_controls,\n\t\t\t\t\t\t ARRAY_SIZE(wm8994_drc_controls));\n\t}\n\n\tif (ret != 0)\n\t\tdev_err(wm8994->hubs.component->dev,\n\t\t\t\"Failed to add DRC mode controls: %d\\n\", ret);\n\n\n\tdev_dbg(component->dev, \"%d ReTune Mobile configurations\\n\",\n\t\tpdata->num_retune_mobile_cfgs);\n\n\tif (pdata->num_retune_mobile_cfgs)\n\t\twm8994_handle_retune_mobile_pdata(wm8994);\n\telse\n\t\tsnd_soc_add_component_controls(wm8994->hubs.component, wm8994_eq_controls,\n\t\t\t\t     ARRAY_SIZE(wm8994_eq_controls));\n\n\tfor (i = 0; i < ARRAY_SIZE(pdata->micbias); i++) {\n\t\tif (pdata->micbias[i]) {\n\t\t\tsnd_soc_component_write(component, WM8958_MICBIAS1 + i,\n\t\t\t\tpdata->micbias[i] & 0xffff);\n\t\t}\n\t}\n}\n\n \nint wm8994_mic_detect(struct snd_soc_component *component, struct snd_soc_jack *jack,\n\t\t      int micbias)\n{\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994_micdet *micdet;\n\tstruct wm8994 *control = wm8994->wm8994;\n\tint reg, ret;\n\n\tif (control->type != WM8994) {\n\t\tdev_warn(component->dev, \"Not a WM8994\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tpm_runtime_get_sync(component->dev);\n\n\tswitch (micbias) {\n\tcase 1:\n\t\tmicdet = &wm8994->micdet[0];\n\t\tif (jack)\n\t\t\tret = snd_soc_dapm_force_enable_pin(dapm, \"MICBIAS1\");\n\t\telse\n\t\t\tret = snd_soc_dapm_disable_pin(dapm, \"MICBIAS1\");\n\t\tbreak;\n\tcase 2:\n\t\tmicdet = &wm8994->micdet[1];\n\t\tif (jack)\n\t\t\tret = snd_soc_dapm_force_enable_pin(dapm, \"MICBIAS1\");\n\t\telse\n\t\t\tret = snd_soc_dapm_disable_pin(dapm, \"MICBIAS1\");\n\t\tbreak;\n\tdefault:\n\t\tdev_warn(component->dev, \"Invalid MICBIAS %d\\n\", micbias);\n\t\treturn -EINVAL;\n\t}\n\n\tif (ret != 0)\n\t\tdev_warn(component->dev, \"Failed to configure MICBIAS%d: %d\\n\",\n\t\t\t micbias, ret);\n\n\tdev_dbg(component->dev, \"Configuring microphone detection on %d %p\\n\",\n\t\tmicbias, jack);\n\n\t \n\tmicdet->jack = jack;\n\tmicdet->detecting = true;\n\n\t \n\tif (wm8994->micdet[0].jack || wm8994->micdet[1].jack)\n\t\treg = WM8994_MICD_ENA;\n\telse\n\t\treg = 0;\n\n\tsnd_soc_component_update_bits(component, WM8994_MICBIAS, WM8994_MICD_ENA, reg);\n\n\t \n\tsnd_soc_component_update_bits(component, WM8994_IRQ_DEBOUNCE,\n\t\t\t    WM8994_MIC1_DET_DB_MASK | WM8994_MIC1_SHRT_DB_MASK |\n\t\t\t    WM8994_MIC2_DET_DB_MASK | WM8994_MIC2_SHRT_DB_MASK,\n\t\t\t    WM8994_MIC1_DET_DB | WM8994_MIC1_SHRT_DB);\n\n\tsnd_soc_dapm_sync(dapm);\n\n\tpm_runtime_put(component->dev);\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(wm8994_mic_detect);\n\nstatic void wm8994_mic_work(struct work_struct *work)\n{\n\tstruct wm8994_priv *priv = container_of(work,\n\t\t\t\t\t\tstruct wm8994_priv,\n\t\t\t\t\t\tmic_work.work);\n\tstruct regmap *regmap = priv->wm8994->regmap;\n\tstruct device *dev = priv->wm8994->dev;\n\tunsigned int reg;\n\tint ret;\n\tint report;\n\n\tpm_runtime_get_sync(dev);\n\n\tret = regmap_read(regmap, WM8994_INTERRUPT_RAW_STATUS_2, &reg);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to read microphone status: %d\\n\",\n\t\t\tret);\n\t\tpm_runtime_put(dev);\n\t\treturn;\n\t}\n\n\tdev_dbg(dev, \"Microphone status: %x\\n\", reg);\n\n\treport = 0;\n\tif (reg & WM8994_MIC1_DET_STS) {\n\t\tif (priv->micdet[0].detecting)\n\t\t\treport = SND_JACK_HEADSET;\n\t}\n\tif (reg & WM8994_MIC1_SHRT_STS) {\n\t\tif (priv->micdet[0].detecting)\n\t\t\treport = SND_JACK_HEADPHONE;\n\t\telse\n\t\t\treport |= SND_JACK_BTN_0;\n\t}\n\tif (report)\n\t\tpriv->micdet[0].detecting = false;\n\telse\n\t\tpriv->micdet[0].detecting = true;\n\n\tsnd_soc_jack_report(priv->micdet[0].jack, report,\n\t\t\t    SND_JACK_HEADSET | SND_JACK_BTN_0);\n\n\treport = 0;\n\tif (reg & WM8994_MIC2_DET_STS) {\n\t\tif (priv->micdet[1].detecting)\n\t\t\treport = SND_JACK_HEADSET;\n\t}\n\tif (reg & WM8994_MIC2_SHRT_STS) {\n\t\tif (priv->micdet[1].detecting)\n\t\t\treport = SND_JACK_HEADPHONE;\n\t\telse\n\t\t\treport |= SND_JACK_BTN_0;\n\t}\n\tif (report)\n\t\tpriv->micdet[1].detecting = false;\n\telse\n\t\tpriv->micdet[1].detecting = true;\n\n\tsnd_soc_jack_report(priv->micdet[1].jack, report,\n\t\t\t    SND_JACK_HEADSET | SND_JACK_BTN_0);\n\n\tpm_runtime_put(dev);\n}\n\nstatic irqreturn_t wm8994_mic_irq(int irq, void *data)\n{\n\tstruct wm8994_priv *priv = data;\n\tstruct snd_soc_component *component = priv->hubs.component;\n\n#ifndef CONFIG_SND_SOC_WM8994_MODULE\n\ttrace_snd_soc_jack_irq(dev_name(component->dev));\n#endif\n\n\tpm_wakeup_event(component->dev, 300);\n\n\tqueue_delayed_work(system_power_efficient_wq,\n\t\t\t   &priv->mic_work, msecs_to_jiffies(250));\n\n\treturn IRQ_HANDLED;\n}\n\n \nstatic void wm1811_micd_stop(struct snd_soc_component *component)\n{\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\n\tif (!wm8994->jackdet)\n\t\treturn;\n\n\tsnd_soc_component_update_bits(component, WM8958_MIC_DETECT_1, WM8958_MICD_ENA, 0);\n\n\twm1811_jackdet_set_mode(component, WM1811_JACKDET_MODE_JACK);\n\n\tif (wm8994->wm8994->pdata.jd_ext_cap)\n\t\tsnd_soc_dapm_disable_pin(dapm, \"MICBIAS2\");\n}\n\nstatic void wm8958_button_det(struct snd_soc_component *component, u16 status)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tint report;\n\n\treport = 0;\n\tif (status & 0x4)\n\t\treport |= SND_JACK_BTN_0;\n\n\tif (status & 0x8)\n\t\treport |= SND_JACK_BTN_1;\n\n\tif (status & 0x10)\n\t\treport |= SND_JACK_BTN_2;\n\n\tif (status & 0x20)\n\t\treport |= SND_JACK_BTN_3;\n\n\tif (status & 0x40)\n\t\treport |= SND_JACK_BTN_4;\n\n\tif (status & 0x80)\n\t\treport |= SND_JACK_BTN_5;\n\n\tsnd_soc_jack_report(wm8994->micdet[0].jack, report,\n\t\t\t    wm8994->btn_mask);\n}\n\nstatic void wm8958_open_circuit_work(struct work_struct *work)\n{\n\tstruct wm8994_priv *wm8994 = container_of(work,\n\t\t\t\t\t\t  struct wm8994_priv,\n\t\t\t\t\t\t  open_circuit_work.work);\n\tstruct device *dev = wm8994->wm8994->dev;\n\n\tmutex_lock(&wm8994->accdet_lock);\n\n\twm1811_micd_stop(wm8994->hubs.component);\n\n\tdev_dbg(dev, \"Reporting open circuit\\n\");\n\n\twm8994->jack_mic = false;\n\twm8994->mic_detecting = true;\n\n\twm8958_micd_set_rate(wm8994->hubs.component);\n\n\tsnd_soc_jack_report(wm8994->micdet[0].jack, 0,\n\t\t\t    wm8994->btn_mask |\n\t\t\t    SND_JACK_HEADSET);\n\n\tmutex_unlock(&wm8994->accdet_lock);\n}\n\nstatic void wm8958_mic_id(void *data, u16 status)\n{\n\tstruct snd_soc_component *component = data;\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\n\t \n\tif (!(status & WM8958_MICD_STS)) {\n\t\t \n\t\tdev_dbg(component->dev, \"Detected open circuit\\n\");\n\n\t\tqueue_delayed_work(system_power_efficient_wq,\n\t\t\t\t   &wm8994->open_circuit_work,\n\t\t\t\t   msecs_to_jiffies(2500));\n\t\treturn;\n\t}\n\n\t \n\tif (status & 0x600) {\n\t\tdev_dbg(component->dev, \"Detected microphone\\n\");\n\n\t\twm8994->mic_detecting = false;\n\t\twm8994->jack_mic = true;\n\n\t\twm8958_micd_set_rate(component);\n\n\t\tsnd_soc_jack_report(wm8994->micdet[0].jack, SND_JACK_HEADSET,\n\t\t\t\t    SND_JACK_HEADSET);\n\t}\n\n\n\tif (status & 0xfc) {\n\t\tdev_dbg(component->dev, \"Detected headphone\\n\");\n\t\twm8994->mic_detecting = false;\n\n\t\twm8958_micd_set_rate(component);\n\n\t\t \n\t\twm1811_micd_stop(component);\n\n\t\tsnd_soc_jack_report(wm8994->micdet[0].jack, SND_JACK_HEADPHONE,\n\t\t\t\t    SND_JACK_HEADSET);\n\t}\n}\n\n \nstatic void wm1811_mic_work(struct work_struct *work)\n{\n\tstruct wm8994_priv *wm8994 = container_of(work, struct wm8994_priv,\n\t\t\t\t\t\t  mic_work.work);\n\tstruct wm8994 *control = wm8994->wm8994;\n\tstruct snd_soc_component *component = wm8994->hubs.component;\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\n\tpm_runtime_get_sync(component->dev);\n\n\t \n\tif (control->pdata.jd_ext_cap) {\n\t\tsnd_soc_dapm_force_enable_pin(dapm, \"MICBIAS2\");\n\t\tsnd_soc_dapm_sync(dapm);\n\t}\n\n\tmutex_lock(&wm8994->accdet_lock);\n\n\tdev_dbg(component->dev, \"Starting mic detection\\n\");\n\n\t \n\tif (wm8994->micd_cb) {\n\t\twm8994->micd_cb(wm8994->micd_cb_data);\n\t} else {\n\t\t \n\t\twm8994->mic_detecting = true;\n\t\twm1811_jackdet_set_mode(component, WM1811_JACKDET_MODE_MIC);\n\n\t\tsnd_soc_component_update_bits(component, WM8958_MIC_DETECT_1,\n\t\t\t\t    WM8958_MICD_ENA, WM8958_MICD_ENA);\n\t}\n\n\tmutex_unlock(&wm8994->accdet_lock);\n\n\tpm_runtime_put(component->dev);\n}\n\nstatic irqreturn_t wm1811_jackdet_irq(int irq, void *data)\n{\n\tstruct wm8994_priv *wm8994 = data;\n\tstruct wm8994 *control = wm8994->wm8994;\n\tstruct snd_soc_component *component = wm8994->hubs.component;\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\tint reg, delay;\n\tbool present;\n\n\tpm_runtime_get_sync(component->dev);\n\n\tcancel_delayed_work_sync(&wm8994->mic_complete_work);\n\n\tmutex_lock(&wm8994->accdet_lock);\n\n\treg = snd_soc_component_read(component, WM1811_JACKDET_CTRL);\n\tif (reg < 0) {\n\t\tdev_err(component->dev, \"Failed to read jack status: %d\\n\", reg);\n\t\tmutex_unlock(&wm8994->accdet_lock);\n\t\tpm_runtime_put(component->dev);\n\t\treturn IRQ_NONE;\n\t}\n\n\tdev_dbg(component->dev, \"JACKDET %x\\n\", reg);\n\n\tpresent = reg & WM1811_JACKDET_LVL;\n\n\tif (present) {\n\t\tdev_dbg(component->dev, \"Jack detected\\n\");\n\n\t\twm8958_micd_set_rate(component);\n\n\t\tsnd_soc_component_update_bits(component, WM8958_MICBIAS2,\n\t\t\t\t    WM8958_MICB2_DISCH, 0);\n\n\t\t \n\t\tsnd_soc_component_update_bits(component, WM1811_JACKDET_CTRL,\n\t\t\t\t    WM1811_JACKDET_DB, 0);\n\n\t\tdelay = control->pdata.micdet_delay;\n\t\tqueue_delayed_work(system_power_efficient_wq,\n\t\t\t\t   &wm8994->mic_work,\n\t\t\t\t   msecs_to_jiffies(delay));\n\t} else {\n\t\tdev_dbg(component->dev, \"Jack not detected\\n\");\n\n\t\t \n\t\tmutex_unlock(&wm8994->accdet_lock);\n\t\tcancel_delayed_work_sync(&wm8994->mic_work);\n\t\tmutex_lock(&wm8994->accdet_lock);\n\n\t\tsnd_soc_component_update_bits(component, WM8958_MICBIAS2,\n\t\t\t\t    WM8958_MICB2_DISCH, WM8958_MICB2_DISCH);\n\n\t\t \n\t\tsnd_soc_component_update_bits(component, WM1811_JACKDET_CTRL,\n\t\t\t\t    WM1811_JACKDET_DB, WM1811_JACKDET_DB);\n\n\t\twm8994->mic_detecting = false;\n\t\twm8994->jack_mic = false;\n\t\tsnd_soc_component_update_bits(component, WM8958_MIC_DETECT_1,\n\t\t\t\t    WM8958_MICD_ENA, 0);\n\t\twm1811_jackdet_set_mode(component, WM1811_JACKDET_MODE_JACK);\n\t}\n\n\tmutex_unlock(&wm8994->accdet_lock);\n\n\t \n\tif (control->pdata.jd_ext_cap && !present)\n\t\tsnd_soc_dapm_disable_pin(dapm, \"MICBIAS2\");\n\n\tif (present)\n\t\tsnd_soc_jack_report(wm8994->micdet[0].jack,\n\t\t\t\t    SND_JACK_MECHANICAL, SND_JACK_MECHANICAL);\n\telse\n\t\tsnd_soc_jack_report(wm8994->micdet[0].jack, 0,\n\t\t\t\t    SND_JACK_MECHANICAL | SND_JACK_HEADSET |\n\t\t\t\t    wm8994->btn_mask);\n\n\t \n\tsnd_soc_jack_report(wm8994->micdet[0].jack, 0, 0);\n\n\tpm_runtime_put(component->dev);\n\treturn IRQ_HANDLED;\n}\n\nstatic void wm1811_jackdet_bootstrap(struct work_struct *work)\n{\n\tstruct wm8994_priv *wm8994 = container_of(work,\n\t\t\t\t\t\tstruct wm8994_priv,\n\t\t\t\t\t\tjackdet_bootstrap.work);\n\twm1811_jackdet_irq(0, wm8994);\n}\n\n \nint wm8958_mic_detect(struct snd_soc_component *component, struct snd_soc_jack *jack,\n\t\t      wm1811_micdet_cb det_cb, void *det_cb_data,\n\t\t      wm1811_mic_id_cb id_cb, void *id_cb_data)\n{\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994 *control = wm8994->wm8994;\n\tu16 micd_lvl_sel;\n\n\tswitch (control->type) {\n\tcase WM1811:\n\tcase WM8958:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tpm_runtime_get_sync(component->dev);\n\n\tif (jack) {\n\t\tsnd_soc_dapm_force_enable_pin(dapm, \"CLK_SYS\");\n\t\tsnd_soc_dapm_sync(dapm);\n\n\t\twm8994->micdet[0].jack = jack;\n\n\t\tif (det_cb) {\n\t\t\twm8994->micd_cb = det_cb;\n\t\t\twm8994->micd_cb_data = det_cb_data;\n\t\t} else {\n\t\t\twm8994->mic_detecting = true;\n\t\t\twm8994->jack_mic = false;\n\t\t}\n\n\t\tif (id_cb) {\n\t\t\twm8994->mic_id_cb = id_cb;\n\t\t\twm8994->mic_id_cb_data = id_cb_data;\n\t\t} else {\n\t\t\twm8994->mic_id_cb = wm8958_mic_id;\n\t\t\twm8994->mic_id_cb_data = component;\n\t\t}\n\n\t\twm8958_micd_set_rate(component);\n\n\t\t \n\t\tif (control->pdata.micd_lvl_sel)\n\t\t\tmicd_lvl_sel = control->pdata.micd_lvl_sel;\n\t\telse\n\t\t\tmicd_lvl_sel = 0x41;\n\n\t\twm8994->btn_mask = SND_JACK_BTN_0 | SND_JACK_BTN_1 |\n\t\t\tSND_JACK_BTN_2 | SND_JACK_BTN_3 |\n\t\t\tSND_JACK_BTN_4 | SND_JACK_BTN_5;\n\n\t\tsnd_soc_component_update_bits(component, WM8958_MIC_DETECT_2,\n\t\t\t\t    WM8958_MICD_LVL_SEL_MASK, micd_lvl_sel);\n\n\t\tWARN_ON(snd_soc_component_get_bias_level(component) > SND_SOC_BIAS_STANDBY);\n\n\t\t \n\t\tif (wm8994->jackdet) {\n\t\t\t \n\t\t\tsnd_soc_component_update_bits(component, WM1811_JACKDET_CTRL,\n\t\t\t\t\t    WM1811_JACKDET_DB, 0);\n\n\t\t\tsnd_soc_component_update_bits(component, WM8958_MICBIAS2,\n\t\t\t\t\t    WM8958_MICB2_DISCH,\n\t\t\t\t\t    WM8958_MICB2_DISCH);\n\t\t\tsnd_soc_component_update_bits(component, WM8994_LDO_1,\n\t\t\t\t\t    WM8994_LDO1_DISCH, 0);\n\t\t\twm1811_jackdet_set_mode(component,\n\t\t\t\t\t\tWM1811_JACKDET_MODE_JACK);\n\t\t} else {\n\t\t\tsnd_soc_component_update_bits(component, WM8958_MIC_DETECT_1,\n\t\t\t\t\t    WM8958_MICD_ENA, WM8958_MICD_ENA);\n\t\t}\n\n\t} else {\n\t\tsnd_soc_component_update_bits(component, WM8958_MIC_DETECT_1,\n\t\t\t\t    WM8958_MICD_ENA, 0);\n\t\twm1811_jackdet_set_mode(component, WM1811_JACKDET_MODE_NONE);\n\t\tsnd_soc_dapm_disable_pin(dapm, \"CLK_SYS\");\n\t\tsnd_soc_dapm_sync(dapm);\n\t}\n\n\tpm_runtime_put(component->dev);\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(wm8958_mic_detect);\n\nstatic void wm8958_mic_work(struct work_struct *work)\n{\n\tstruct wm8994_priv *wm8994 = container_of(work,\n\t\t\t\t\t\t  struct wm8994_priv,\n\t\t\t\t\t\t  mic_complete_work.work);\n\tstruct snd_soc_component *component = wm8994->hubs.component;\n\n\tpm_runtime_get_sync(component->dev);\n\n\tmutex_lock(&wm8994->accdet_lock);\n\n\twm8994->mic_id_cb(wm8994->mic_id_cb_data, wm8994->mic_status);\n\n\tmutex_unlock(&wm8994->accdet_lock);\n\n\tpm_runtime_put(component->dev);\n}\n\nstatic irqreturn_t wm8958_mic_irq(int irq, void *data)\n{\n\tstruct wm8994_priv *wm8994 = data;\n\tstruct snd_soc_component *component = wm8994->hubs.component;\n\tint reg, count, ret, id_delay;\n\n\t \n\tif (!(snd_soc_component_read(component, WM8958_MIC_DETECT_1) & WM8958_MICD_ENA))\n\t\treturn IRQ_HANDLED;\n\n\tcancel_delayed_work_sync(&wm8994->mic_complete_work);\n\tcancel_delayed_work_sync(&wm8994->open_circuit_work);\n\n\tpm_runtime_get_sync(component->dev);\n\n\t \n\tcount = 10;\n\tdo {\n\t\treg = snd_soc_component_read(component, WM8958_MIC_DETECT_3);\n\t\tif (reg < 0) {\n\t\t\tdev_err(component->dev,\n\t\t\t\t\"Failed to read mic detect status: %d\\n\",\n\t\t\t\treg);\n\t\t\tpm_runtime_put(component->dev);\n\t\t\treturn IRQ_NONE;\n\t\t}\n\n\t\tif (!(reg & WM8958_MICD_VALID)) {\n\t\t\tdev_dbg(component->dev, \"Mic detect data not valid\\n\");\n\t\t\tgoto out;\n\t\t}\n\n\t\tif (!(reg & WM8958_MICD_STS) || (reg & WM8958_MICD_LVL_MASK))\n\t\t\tbreak;\n\n\t\tmsleep(1);\n\t} while (count--);\n\n\tif (count == 0)\n\t\tdev_warn(component->dev, \"No impedance range reported for jack\\n\");\n\n#ifndef CONFIG_SND_SOC_WM8994_MODULE\n\ttrace_snd_soc_jack_irq(dev_name(component->dev));\n#endif\n\n\t \n\tif (wm8994->jackdet) {\n\t\tret = snd_soc_component_read(component, WM1811_JACKDET_CTRL);\n\t\tif (ret < 0) {\n\t\t\tdev_err(component->dev, \"Failed to read jack status: %d\\n\",\n\t\t\t\tret);\n\t\t} else if (!(ret & WM1811_JACKDET_LVL)) {\n\t\t\tdev_dbg(component->dev, \"Ignoring removed jack\\n\");\n\t\t\tgoto out;\n\t\t}\n\t} else if (!(reg & WM8958_MICD_STS)) {\n\t\tsnd_soc_jack_report(wm8994->micdet[0].jack, 0,\n\t\t\t\t    SND_JACK_MECHANICAL | SND_JACK_HEADSET |\n\t\t\t\t    wm8994->btn_mask);\n\t\twm8994->mic_detecting = true;\n\t\tgoto out;\n\t}\n\n\twm8994->mic_status = reg;\n\tid_delay = wm8994->wm8994->pdata.mic_id_delay;\n\n\tif (wm8994->mic_detecting)\n\t\tqueue_delayed_work(system_power_efficient_wq,\n\t\t\t\t   &wm8994->mic_complete_work,\n\t\t\t\t   msecs_to_jiffies(id_delay));\n\telse\n\t\twm8958_button_det(component, reg);\n\nout:\n\tpm_runtime_put(component->dev);\n\treturn IRQ_HANDLED;\n}\n\nstatic irqreturn_t wm8994_fifo_error(int irq, void *data)\n{\n\tstruct snd_soc_component *component = data;\n\n\tdev_err(component->dev, \"FIFO error\\n\");\n\n\treturn IRQ_HANDLED;\n}\n\nstatic irqreturn_t wm8994_temp_warn(int irq, void *data)\n{\n\tstruct snd_soc_component *component = data;\n\n\tdev_err(component->dev, \"Thermal warning\\n\");\n\n\treturn IRQ_HANDLED;\n}\n\nstatic irqreturn_t wm8994_temp_shut(int irq, void *data)\n{\n\tstruct snd_soc_component *component = data;\n\n\tdev_crit(component->dev, \"Thermal shutdown\\n\");\n\n\treturn IRQ_HANDLED;\n}\n\nstatic int wm8994_component_probe(struct snd_soc_component *component)\n{\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\tstruct wm8994 *control = dev_get_drvdata(component->dev->parent);\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg;\n\tint ret, i;\n\n\tsnd_soc_component_init_regmap(component, control->regmap);\n\n\twm8994->hubs.component = component;\n\n\tmutex_init(&wm8994->accdet_lock);\n\tINIT_DELAYED_WORK(&wm8994->jackdet_bootstrap,\n\t\t\t  wm1811_jackdet_bootstrap);\n\tINIT_DELAYED_WORK(&wm8994->open_circuit_work,\n\t\t\t  wm8958_open_circuit_work);\n\n\tswitch (control->type) {\n\tcase WM8994:\n\t\tINIT_DELAYED_WORK(&wm8994->mic_work, wm8994_mic_work);\n\t\tbreak;\n\tcase WM1811:\n\t\tINIT_DELAYED_WORK(&wm8994->mic_work, wm1811_mic_work);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\tINIT_DELAYED_WORK(&wm8994->mic_complete_work, wm8958_mic_work);\n\n\tfor (i = 0; i < ARRAY_SIZE(wm8994->fll_locked); i++)\n\t\tinit_completion(&wm8994->fll_locked[i]);\n\n\twm8994->micdet_irq = control->pdata.micdet_irq;\n\n\t \n\tdapm->idle_bias_off = 1;\n\n\t \n\tswitch (control->type) {\n\tcase WM8994:\n\t\t \n\t\tif (!control->pdata.lineout1_diff ||\n\t\t    !control->pdata.lineout2_diff)\n\t\t\tdapm->idle_bias_off = 0;\n\n\t\tswitch (control->revision) {\n\t\tcase 2:\n\t\tcase 3:\n\t\t\twm8994->hubs.dcs_codes_l = -5;\n\t\t\twm8994->hubs.dcs_codes_r = -5;\n\t\t\twm8994->hubs.hp_startup_mode = 1;\n\t\t\twm8994->hubs.dcs_readback_mode = 1;\n\t\t\twm8994->hubs.series_startup = 1;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\twm8994->hubs.dcs_readback_mode = 2;\n\t\t\tbreak;\n\t\t}\n\t\twm8994->hubs.micd_scthr = true;\n\t\tbreak;\n\n\tcase WM8958:\n\t\twm8994->hubs.dcs_readback_mode = 1;\n\t\twm8994->hubs.hp_startup_mode = 1;\n\t\twm8994->hubs.micd_scthr = true;\n\n\t\tswitch (control->revision) {\n\t\tcase 0:\n\t\t\tbreak;\n\t\tdefault:\n\t\t\twm8994->fll_byp = true;\n\t\t\tbreak;\n\t\t}\n\t\tbreak;\n\n\tcase WM1811:\n\t\twm8994->hubs.dcs_readback_mode = 2;\n\t\twm8994->hubs.no_series_update = 1;\n\t\twm8994->hubs.hp_startup_mode = 1;\n\t\twm8994->hubs.no_cache_dac_hp_direct = true;\n\t\twm8994->fll_byp = true;\n\n\t\twm8994->hubs.dcs_codes_l = -9;\n\t\twm8994->hubs.dcs_codes_r = -7;\n\n\t\tsnd_soc_component_update_bits(component, WM8994_ANALOGUE_HP_1,\n\t\t\t\t    WM1811_HPOUT1_ATTN, WM1811_HPOUT1_ATTN);\n\t\tbreak;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\twm8994_request_irq(wm8994->wm8994, WM8994_IRQ_FIFOS_ERR,\n\t\t\t   wm8994_fifo_error, \"FIFO error\", component);\n\twm8994_request_irq(wm8994->wm8994, WM8994_IRQ_TEMP_WARN,\n\t\t\t   wm8994_temp_warn, \"Thermal warning\", component);\n\twm8994_request_irq(wm8994->wm8994, WM8994_IRQ_TEMP_SHUT,\n\t\t\t   wm8994_temp_shut, \"Thermal shutdown\", component);\n\n\tswitch (control->type) {\n\tcase WM8994:\n\t\tif (wm8994->micdet_irq)\n\t\t\tret = request_threaded_irq(wm8994->micdet_irq, NULL,\n\t\t\t\t\t\t   wm8994_mic_irq,\n\t\t\t\t\t\t   IRQF_TRIGGER_RISING |\n\t\t\t\t\t\t   IRQF_ONESHOT,\n\t\t\t\t\t\t   \"Mic1 detect\",\n\t\t\t\t\t\t   wm8994);\n\t\t else\n\t\t\tret = wm8994_request_irq(wm8994->wm8994,\n\t\t\t\t\tWM8994_IRQ_MIC1_DET,\n\t\t\t\t\twm8994_mic_irq, \"Mic 1 detect\",\n\t\t\t\t\twm8994);\n\n\t\tif (ret != 0)\n\t\t\tdev_warn(component->dev,\n\t\t\t\t \"Failed to request Mic1 detect IRQ: %d\\n\",\n\t\t\t\t ret);\n\n\n\t\tret = wm8994_request_irq(wm8994->wm8994,\n\t\t\t\t\t WM8994_IRQ_MIC1_SHRT,\n\t\t\t\t\t wm8994_mic_irq, \"Mic 1 short\",\n\t\t\t\t\t wm8994);\n\t\tif (ret != 0)\n\t\t\tdev_warn(component->dev,\n\t\t\t\t \"Failed to request Mic1 short IRQ: %d\\n\",\n\t\t\t\t ret);\n\n\t\tret = wm8994_request_irq(wm8994->wm8994,\n\t\t\t\t\t WM8994_IRQ_MIC2_DET,\n\t\t\t\t\t wm8994_mic_irq, \"Mic 2 detect\",\n\t\t\t\t\t wm8994);\n\t\tif (ret != 0)\n\t\t\tdev_warn(component->dev,\n\t\t\t\t \"Failed to request Mic2 detect IRQ: %d\\n\",\n\t\t\t\t ret);\n\n\t\tret = wm8994_request_irq(wm8994->wm8994,\n\t\t\t\t\t WM8994_IRQ_MIC2_SHRT,\n\t\t\t\t\t wm8994_mic_irq, \"Mic 2 short\",\n\t\t\t\t\t wm8994);\n\t\tif (ret != 0)\n\t\t\tdev_warn(component->dev,\n\t\t\t\t \"Failed to request Mic2 short IRQ: %d\\n\",\n\t\t\t\t ret);\n\t\tbreak;\n\n\tcase WM8958:\n\tcase WM1811:\n\t\tif (wm8994->micdet_irq) {\n\t\t\tret = request_threaded_irq(wm8994->micdet_irq, NULL,\n\t\t\t\t\t\t   wm8958_mic_irq,\n\t\t\t\t\t\t   IRQF_TRIGGER_RISING |\n\t\t\t\t\t\t   IRQF_ONESHOT,\n\t\t\t\t\t\t   \"Mic detect\",\n\t\t\t\t\t\t   wm8994);\n\t\t\tif (ret != 0)\n\t\t\t\tdev_warn(component->dev,\n\t\t\t\t\t \"Failed to request Mic detect IRQ: %d\\n\",\n\t\t\t\t\t ret);\n\t\t} else {\n\t\t\twm8994_request_irq(wm8994->wm8994, WM8994_IRQ_MIC1_DET,\n\t\t\t\t\t   wm8958_mic_irq, \"Mic detect\",\n\t\t\t\t\t   wm8994);\n\t\t}\n\t}\n\n\tswitch (control->type) {\n\tcase WM1811:\n\t\tif (control->cust_id > 1 || control->revision > 1) {\n\t\t\tret = wm8994_request_irq(wm8994->wm8994,\n\t\t\t\t\t\t WM8994_IRQ_GPIO(6),\n\t\t\t\t\t\t wm1811_jackdet_irq, \"JACKDET\",\n\t\t\t\t\t\t wm8994);\n\t\t\tif (ret == 0)\n\t\t\t\twm8994->jackdet = true;\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\twm8994->fll_locked_irq = true;\n\tfor (i = 0; i < ARRAY_SIZE(wm8994->fll_locked); i++) {\n\t\tret = wm8994_request_irq(wm8994->wm8994,\n\t\t\t\t\t WM8994_IRQ_FLL1_LOCK + i,\n\t\t\t\t\t wm8994_fll_locked_irq, \"FLL lock\",\n\t\t\t\t\t &wm8994->fll_locked[i]);\n\t\tif (ret != 0)\n\t\t\twm8994->fll_locked_irq = false;\n\t}\n\n\t \n\tpm_runtime_get_sync(component->dev);\n\n\t \n\tret = regmap_read(control->regmap, WM8994_GPIO_1, &reg);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Failed to read GPIO1 state: %d\\n\", ret);\n\t\tgoto err_irq;\n\t}\n\tif ((reg & WM8994_GPN_FN_MASK) != WM8994_GP_FN_PIN_SPECIFIC) {\n\t\twm8994->lrclk_shared[0] = 1;\n\t\twm8994_dai[0].symmetric_rate = 1;\n\t} else {\n\t\twm8994->lrclk_shared[0] = 0;\n\t}\n\n\tret = regmap_read(control->regmap, WM8994_GPIO_6, &reg);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Failed to read GPIO6 state: %d\\n\", ret);\n\t\tgoto err_irq;\n\t}\n\tif ((reg & WM8994_GPN_FN_MASK) != WM8994_GP_FN_PIN_SPECIFIC) {\n\t\twm8994->lrclk_shared[1] = 1;\n\t\twm8994_dai[1].symmetric_rate = 1;\n\t} else {\n\t\twm8994->lrclk_shared[1] = 0;\n\t}\n\n\tpm_runtime_put(component->dev);\n\n\t \n\tfor (i = 0; i < ARRAY_SIZE(wm8994_vu_bits); i++)\n\t\tsnd_soc_component_update_bits(component, wm8994_vu_bits[i].reg,\n\t\t\t\t    wm8994_vu_bits[i].mask,\n\t\t\t\t    wm8994_vu_bits[i].mask);\n\n\tif (control->type != WM1811) {\n\t\tfor (i = 0; i < ARRAY_SIZE(wm8994_adc2_dac2_vu_bits); i++)\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\t\twm8994_adc2_dac2_vu_bits[i].reg,\n\t\t\t\t\twm8994_adc2_dac2_vu_bits[i].mask,\n\t\t\t\t\twm8994_adc2_dac2_vu_bits[i].mask);\n\t}\n\n\t \n\tsnd_soc_component_update_bits(component, WM8994_AIF1_DAC1_FILTERS_2,\n\t\t\t    1 << WM8994_AIF1DAC1_3D_GAIN_SHIFT,\n\t\t\t    1 << WM8994_AIF1DAC1_3D_GAIN_SHIFT);\n\tsnd_soc_component_update_bits(component, WM8994_AIF1_DAC2_FILTERS_2,\n\t\t\t    1 << WM8994_AIF1DAC2_3D_GAIN_SHIFT,\n\t\t\t    1 << WM8994_AIF1DAC2_3D_GAIN_SHIFT);\n\tsnd_soc_component_update_bits(component, WM8994_AIF2_DAC_FILTERS_2,\n\t\t\t    1 << WM8994_AIF2DAC_3D_GAIN_SHIFT,\n\t\t\t    1 << WM8994_AIF2DAC_3D_GAIN_SHIFT);\n\n\t \n\tswitch (control->type) {\n\tcase WM8994:\n\tcase WM8958:\n\t\tsnd_soc_component_update_bits(component, WM8994_AIF1_CONTROL_1,\n\t\t\t\t    WM8994_AIF1ADC_TDM, WM8994_AIF1ADC_TDM);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\t \n\tswitch (control->type) {\n\tcase WM8958:\n\tcase WM1811:\n\t\tsnd_soc_component_update_bits(component, WM8958_MICBIAS1,\n\t\t\t\t    WM8958_MICB1_MODE, WM8958_MICB1_MODE);\n\t\tsnd_soc_component_update_bits(component, WM8958_MICBIAS2,\n\t\t\t\t    WM8958_MICB2_MODE, WM8958_MICB2_MODE);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\twm8994->hubs.check_class_w_digital = wm8994_check_class_w_digital;\n\twm_hubs_update_class_w(component);\n\n\twm8994_handle_pdata(wm8994);\n\n\twm_hubs_add_analogue_controls(component);\n\tsnd_soc_add_component_controls(component, wm8994_common_snd_controls,\n\t\t\t\t       ARRAY_SIZE(wm8994_common_snd_controls));\n\tsnd_soc_dapm_new_controls(dapm, wm8994_dapm_widgets,\n\t\t\t\t  ARRAY_SIZE(wm8994_dapm_widgets));\n\n\tswitch (control->type) {\n\tcase WM8994:\n\t\tsnd_soc_add_component_controls(component, wm8994_snd_controls,\n\t\t\t\t\t       ARRAY_SIZE(wm8994_snd_controls));\n\t\tsnd_soc_dapm_new_controls(dapm, wm8994_specific_dapm_widgets,\n\t\t\t\t\t  ARRAY_SIZE(wm8994_specific_dapm_widgets));\n\t\tif (control->revision < 4) {\n\t\t\tsnd_soc_dapm_new_controls(dapm, wm8994_lateclk_revd_widgets,\n\t\t\t\t\t\t  ARRAY_SIZE(wm8994_lateclk_revd_widgets));\n\t\t\tsnd_soc_dapm_new_controls(dapm, wm8994_adc_revd_widgets,\n\t\t\t\t\t\t  ARRAY_SIZE(wm8994_adc_revd_widgets));\n\t\t\tsnd_soc_dapm_new_controls(dapm, wm8994_dac_revd_widgets,\n\t\t\t\t\t\t  ARRAY_SIZE(wm8994_dac_revd_widgets));\n\t\t} else {\n\t\t\tsnd_soc_dapm_new_controls(dapm, wm8994_lateclk_widgets,\n\t\t\t\t\t\t  ARRAY_SIZE(wm8994_lateclk_widgets));\n\t\t\tsnd_soc_dapm_new_controls(dapm, wm8994_adc_widgets,\n\t\t\t\t\t\t  ARRAY_SIZE(wm8994_adc_widgets));\n\t\t\tsnd_soc_dapm_new_controls(dapm, wm8994_dac_widgets,\n\t\t\t\t\t\t  ARRAY_SIZE(wm8994_dac_widgets));\n\t\t}\n\t\tbreak;\n\tcase WM8958:\n\t\tsnd_soc_add_component_controls(component, wm8994_snd_controls,\n\t\t\t\t\t       ARRAY_SIZE(wm8994_snd_controls));\n\t\tsnd_soc_add_component_controls(component, wm8958_snd_controls,\n\t\t\t\t\t       ARRAY_SIZE(wm8958_snd_controls));\n\t\tsnd_soc_dapm_new_controls(dapm, wm8958_dapm_widgets,\n\t\t\t\t\t  ARRAY_SIZE(wm8958_dapm_widgets));\n\t\tif (control->revision < 1) {\n\t\t\tsnd_soc_dapm_new_controls(dapm, wm8994_lateclk_revd_widgets,\n\t\t\t\t\t\t  ARRAY_SIZE(wm8994_lateclk_revd_widgets));\n\t\t\tsnd_soc_dapm_new_controls(dapm, wm8994_adc_revd_widgets,\n\t\t\t\t\t\t  ARRAY_SIZE(wm8994_adc_revd_widgets));\n\t\t\tsnd_soc_dapm_new_controls(dapm, wm8994_dac_revd_widgets,\n\t\t\t\t\t\t  ARRAY_SIZE(wm8994_dac_revd_widgets));\n\t\t} else {\n\t\t\tsnd_soc_dapm_new_controls(dapm, wm8994_lateclk_widgets,\n\t\t\t\t\t\t  ARRAY_SIZE(wm8994_lateclk_widgets));\n\t\t\tsnd_soc_dapm_new_controls(dapm, wm8994_adc_widgets,\n\t\t\t\t\t\t  ARRAY_SIZE(wm8994_adc_widgets));\n\t\t\tsnd_soc_dapm_new_controls(dapm, wm8994_dac_widgets,\n\t\t\t\t\t\t  ARRAY_SIZE(wm8994_dac_widgets));\n\t\t}\n\t\tbreak;\n\n\tcase WM1811:\n\t\tsnd_soc_add_component_controls(component, wm8958_snd_controls,\n\t\t\t\t     ARRAY_SIZE(wm8958_snd_controls));\n\t\tsnd_soc_dapm_new_controls(dapm, wm8958_dapm_widgets,\n\t\t\t\t\t  ARRAY_SIZE(wm8958_dapm_widgets));\n\t\tsnd_soc_dapm_new_controls(dapm, wm8994_lateclk_widgets,\n\t\t\t\t\t  ARRAY_SIZE(wm8994_lateclk_widgets));\n\t\tsnd_soc_dapm_new_controls(dapm, wm8994_adc_widgets,\n\t\t\t\t\t  ARRAY_SIZE(wm8994_adc_widgets));\n\t\tsnd_soc_dapm_new_controls(dapm, wm8994_dac_widgets,\n\t\t\t\t\t  ARRAY_SIZE(wm8994_dac_widgets));\n\t\tbreak;\n\t}\n\n\twm_hubs_add_analogue_routes(component, 0, 0);\n\tret = wm8994_request_irq(wm8994->wm8994, WM8994_IRQ_DCS_DONE,\n\t\t\t\t wm_hubs_dcs_done, \"DC servo done\",\n\t\t\t\t &wm8994->hubs);\n\tif (ret == 0)\n\t\twm8994->hubs.dcs_done_irq = true;\n\tsnd_soc_dapm_add_routes(dapm, intercon, ARRAY_SIZE(intercon));\n\n\tswitch (control->type) {\n\tcase WM8994:\n\t\tsnd_soc_dapm_add_routes(dapm, wm8994_intercon,\n\t\t\t\t\tARRAY_SIZE(wm8994_intercon));\n\n\t\tif (control->revision < 4) {\n\t\t\tsnd_soc_dapm_add_routes(dapm, wm8994_revd_intercon,\n\t\t\t\t\t\tARRAY_SIZE(wm8994_revd_intercon));\n\t\t\tsnd_soc_dapm_add_routes(dapm, wm8994_lateclk_revd_intercon,\n\t\t\t\t\t\tARRAY_SIZE(wm8994_lateclk_revd_intercon));\n\t\t} else {\n\t\t\tsnd_soc_dapm_add_routes(dapm, wm8994_lateclk_intercon,\n\t\t\t\t\t\tARRAY_SIZE(wm8994_lateclk_intercon));\n\t\t}\n\t\tbreak;\n\tcase WM8958:\n\t\tif (control->revision < 1) {\n\t\t\tsnd_soc_dapm_add_routes(dapm, wm8994_intercon,\n\t\t\t\t\t\tARRAY_SIZE(wm8994_intercon));\n\t\t\tsnd_soc_dapm_add_routes(dapm, wm8994_revd_intercon,\n\t\t\t\t\t\tARRAY_SIZE(wm8994_revd_intercon));\n\t\t\tsnd_soc_dapm_add_routes(dapm, wm8994_lateclk_revd_intercon,\n\t\t\t\t\t\tARRAY_SIZE(wm8994_lateclk_revd_intercon));\n\t\t} else {\n\t\t\tsnd_soc_dapm_add_routes(dapm, wm8994_lateclk_intercon,\n\t\t\t\t\t\tARRAY_SIZE(wm8994_lateclk_intercon));\n\t\t\tsnd_soc_dapm_add_routes(dapm, wm8958_intercon,\n\t\t\t\t\t\tARRAY_SIZE(wm8958_intercon));\n\t\t}\n\n\t\twm8958_dsp2_init(component);\n\t\tbreak;\n\tcase WM1811:\n\t\tsnd_soc_dapm_add_routes(dapm, wm8994_lateclk_intercon,\n\t\t\t\t\tARRAY_SIZE(wm8994_lateclk_intercon));\n\t\tsnd_soc_dapm_add_routes(dapm, wm8958_intercon,\n\t\t\t\t\tARRAY_SIZE(wm8958_intercon));\n\t\tbreak;\n\t}\n\n\treturn 0;\n\nerr_irq:\n\tif (wm8994->jackdet)\n\t\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_GPIO(6), wm8994);\n\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_MIC2_SHRT, wm8994);\n\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_MIC2_DET, wm8994);\n\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_MIC1_SHRT, wm8994);\n\tif (wm8994->micdet_irq)\n\t\tfree_irq(wm8994->micdet_irq, wm8994);\n\tfor (i = 0; i < ARRAY_SIZE(wm8994->fll_locked); i++)\n\t\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_FLL1_LOCK + i,\n\t\t\t\t&wm8994->fll_locked[i]);\n\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_DCS_DONE,\n\t\t\t&wm8994->hubs);\n\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_FIFOS_ERR, component);\n\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_TEMP_SHUT, component);\n\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_TEMP_WARN, component);\n\n\treturn ret;\n}\n\nstatic void wm8994_component_remove(struct snd_soc_component *component)\n{\n\tstruct wm8994_priv *wm8994 = snd_soc_component_get_drvdata(component);\n\tstruct wm8994 *control = wm8994->wm8994;\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(wm8994->fll_locked); i++)\n\t\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_FLL1_LOCK + i,\n\t\t\t\t&wm8994->fll_locked[i]);\n\n\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_DCS_DONE,\n\t\t\t&wm8994->hubs);\n\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_FIFOS_ERR, component);\n\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_TEMP_SHUT, component);\n\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_TEMP_WARN, component);\n\n\tif (wm8994->jackdet)\n\t\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_GPIO(6), wm8994);\n\n\tswitch (control->type) {\n\tcase WM8994:\n\t\tif (wm8994->micdet_irq)\n\t\t\tfree_irq(wm8994->micdet_irq, wm8994);\n\t\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_MIC2_DET,\n\t\t\t\twm8994);\n\t\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_MIC1_SHRT,\n\t\t\t\twm8994);\n\t\twm8994_free_irq(wm8994->wm8994, WM8994_IRQ_MIC1_DET,\n\t\t\t\twm8994);\n\t\tbreak;\n\n\tcase WM1811:\n\tcase WM8958:\n\t\tif (wm8994->micdet_irq)\n\t\t\tfree_irq(wm8994->micdet_irq, wm8994);\n\t\tbreak;\n\t}\n\trelease_firmware(wm8994->mbc);\n\trelease_firmware(wm8994->mbc_vss);\n\trelease_firmware(wm8994->enh_eq);\n\tkfree(wm8994->retune_mobile_texts);\n}\n\nstatic const struct snd_soc_component_driver soc_component_dev_wm8994 = {\n\t.probe\t\t\t= wm8994_component_probe,\n\t.remove\t\t\t= wm8994_component_remove,\n\t.suspend\t\t= wm8994_component_suspend,\n\t.resume\t\t\t= wm8994_component_resume,\n\t.set_bias_level\t\t= wm8994_set_bias_level,\n\t.idle_bias_on\t\t= 1,\n\t.use_pmdown_time\t= 1,\n\t.endianness\t\t= 1,\n};\n\nstatic int wm8994_probe(struct platform_device *pdev)\n{\n\tstruct wm8994_priv *wm8994;\n\tint ret;\n\n\twm8994 = devm_kzalloc(&pdev->dev, sizeof(struct wm8994_priv),\n\t\t\t      GFP_KERNEL);\n\tif (wm8994 == NULL)\n\t\treturn -ENOMEM;\n\tplatform_set_drvdata(pdev, wm8994);\n\n\tmutex_init(&wm8994->fw_lock);\n\n\twm8994->wm8994 = dev_get_drvdata(pdev->dev.parent);\n\n\twm8994->mclk[WM8994_MCLK1].id = \"MCLK1\";\n\twm8994->mclk[WM8994_MCLK2].id = \"MCLK2\";\n\n\tret = devm_clk_bulk_get_optional(pdev->dev.parent, ARRAY_SIZE(wm8994->mclk),\n\t\t\t\t\t wm8994->mclk);\n\tif (ret < 0) {\n\t\tdev_err(&pdev->dev, \"Failed to get clocks: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tpm_runtime_enable(&pdev->dev);\n\tpm_runtime_idle(&pdev->dev);\n\n\tret = devm_snd_soc_register_component(&pdev->dev, &soc_component_dev_wm8994,\n\t\t\twm8994_dai, ARRAY_SIZE(wm8994_dai));\n\tif (ret < 0)\n\t\tpm_runtime_disable(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic void wm8994_remove(struct platform_device *pdev)\n{\n\tpm_runtime_disable(&pdev->dev);\n}\n\n#ifdef CONFIG_PM_SLEEP\nstatic int wm8994_suspend(struct device *dev)\n{\n\tstruct wm8994_priv *wm8994 = dev_get_drvdata(dev);\n\n\t \n\tif (wm8994->jackdet && !wm8994->active_refcount)\n\t\tregmap_update_bits(wm8994->wm8994->regmap, WM8994_ANTIPOP_2,\n\t\t\t\t   WM1811_JACKDET_MODE_MASK,\n\t\t\t\t   wm8994->jackdet_mode);\n\n\treturn 0;\n}\n\nstatic int wm8994_resume(struct device *dev)\n{\n\tstruct wm8994_priv *wm8994 = dev_get_drvdata(dev);\n\n\tif (wm8994->jackdet && wm8994->jackdet_mode)\n\t\tregmap_update_bits(wm8994->wm8994->regmap, WM8994_ANTIPOP_2,\n\t\t\t\t   WM1811_JACKDET_MODE_MASK,\n\t\t\t\t   WM1811_JACKDET_MODE_AUDIO);\n\n\treturn 0;\n}\n#endif\n\nstatic const struct dev_pm_ops wm8994_pm_ops = {\n\tSET_SYSTEM_SLEEP_PM_OPS(wm8994_suspend, wm8994_resume)\n};\n\nstatic struct platform_driver wm8994_codec_driver = {\n\t.driver = {\n\t\t.name = \"wm8994-codec\",\n\t\t.pm = &wm8994_pm_ops,\n\t},\n\t.probe = wm8994_probe,\n\t.remove_new = wm8994_remove,\n};\n\nmodule_platform_driver(wm8994_codec_driver);\n\nMODULE_DESCRIPTION(\"ASoC WM8994 driver\");\nMODULE_AUTHOR(\"Mark Brown <broonie@opensource.wolfsonmicro.com>\");\nMODULE_LICENSE(\"GPL\");\nMODULE_ALIAS(\"platform:wm8994-codec\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}