$date
	Sat Sep 24 19:51:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module diffeq $end
$var wire 1 ! clk $end
$var wire 1 " i_rst $end
$var wire 16 # i_x [15:0] $end
$var reg 16 $ o_y [15:0] $end
$var reg 17 % reg1 [16:0] $end
$var reg 17 & reg2 [16:0] $end
$var reg 17 ' reg3 [16:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
1"
0!
$end
#5000
1!
#10000
0!
#15000
1!
#20000
0!
#25000
1!
#30000
0!
#35000
1!
#40000
0!
#45000
1!
#50000
0!
#55000
1!
#60000
0!
#65000
1!
#70000
0!
#75000
1!
#80000
0!
#85000
1!
#90000
0!
#95000
1!
#100000
0!
#105000
1!
#110000
0!
#115000
1!
#120000
0!
#125000
1!
#130000
0!
#135000
1!
#140000
0!
#145000
1!
#150000
0!
#155000
1!
#160000
0!
#165000
1!
#170000
0!
#175000
1!
#180000
0!
#185000
1!
#190000
0!
#195000
1!
#200000
0"
b1101010001110100 #
0!
#205000
b1101010001110100 $
b10101110001100 '
b11101010001110100 &
b1101010001110100 %
1!
#210000
b1100111110110011 #
0!
#215000
b1111101100111111 $
b11111100111011110 '
b1001100101000100 &
b1100111110110011 %
1!
#220000
b1100011010111001 #
0!
#225000
b1100000010010111 $
b1101000101011010 '
b1001010100111011 &
b1100011010111001 %
1!
#230000
b1111111010110111 #
0!
#235000
b1101000000010001 $
b1000011010101001 '
b1011010110010101 &
b1111111010110111 %
1!
#240001
