{"vcs1":{"timestamp_begin":1739365039.011269146, "rt":0.26, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739365039.356436420, "rt":0.27, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1739365039.681650701, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739365038.782690781}
{"VCS_COMP_START_TIME": 1739365038.782690781}
{"VCS_COMP_END_TIME": 1739365039.897487744}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265548}}
{"vcselab": {"peak_mem": 150348}}
