$hdl_spec = {
   -vlog_files => [
     '/p/tech/n7/tech-prerelease/v1.0.6_pre.2/tcbn07_bwph240l8p57pd_base_lvt_c181015_lib/verilog/tcbn07_bwph240l8p57pd_base_lvt_c181015_120a/tcbn07_bwph240l8p57pd_base_lvt_c181015.v',
     '/p/tech/n7/tech-prerelease/v1.0.6_pre.2/tcbn07_bwph240l8p57pd_base_lvt_c181016_lib/verilog/tcbn07_bwph240l8p57pd_base_lvt_c181016_120a/tcbn07_bwph240l8p57pd_base_lvt_c181016.v',
     '/p/tech/n7/tech-prerelease/v1.0.6_pre.2/tcbn07_bwph240l8p57pd_mb_lvt_c181016_lib/verilog/tcbn07_bwph240l8p57pd_mb_lvt_c181016_120a/tcbn07_bwph240l8p57pd_mb_lvt_c181016.v',
     '/p/tech/n7/tech-prerelease/v1.0.6_pre.2/tcbn07_bwph240l8p57pd_pm2_lvt_c181015_lib/verilog/tcbn07_bwph240l8p57pd_pm2_lvt_c181015_120b/tcbn07_bwph240l8p57pd_pm2_lvt_c181015.v',
     '/p/tech/n7/tech-prerelease/v1.0.6_pre.2/tcbn07_bwph240l8p57pd_pm_lvt_c181015_lib/verilog/tcbn07_bwph240l8p57pd_pm_lvt_c181015_120a//tcbn07_bwph240l8p57pd_pm_lvt_c181015.v',
     '/p/tech/n7/tech-prerelease/v1.0.6_pre.2/tcbn07_bwph240l8p57pd_syn_lvt_c181015_lib/verilog/tcbn07_bwph240l8p57pd_syn_lvt_c181015_120a/tcbn07_bwph240l8p57pd_syn_lvt_c181015.v',
   ],
   -vlog_incdirs => [ ],
   -vlog_lib_dirs => [ ],
   -vlog_lib_files => [ ],
   -vlog_opts => [ "+define+DC" ],
};

