

================================================================
== Vivado HLS Report for 'secure_enclave_aes_cipher'
================================================================
* Date:           Tue Jan  3 17:34:36 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        secure_enclave_decryptor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+-----+-----+-----+-----+----------+
        |                                             |                                   |  Latency  |  Interval | Pipeline |
        |                   Instance                  |               Module              | min | max | min | max |   Type   |
        +---------------------------------------------+-----------------------------------+-----+-----+-----+-----+----------+
        |grp_secure_enclave_aes_cipher_aestest_fu_59  |secure_enclave_aes_cipher_aestest  |   19|   19|    1|    1| function |
        +---------------------------------------------+-----------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    189|
|FIFO             |        -|      -|       -|      -|
|Instance         |      100|      -|    2836|  10018|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    149|
|Register         |        -|      -|     406|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      100|      0|    3242|  10356|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       35|      0|       3|     19|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+------------------------------------------+---------+-------+------+------+
    |                   Instance                  |                  Module                  | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------------+------------------------------------------+---------+-------+------+------+
    |secure_enclave_aes_cipher_AXILiteS_s_axi_U   |secure_enclave_aes_cipher_AXILiteS_s_axi  |        0|      0|   432|   808|
    |grp_secure_enclave_aes_cipher_aestest_fu_59  |secure_enclave_aes_cipher_aestest         |      100|      0|  2404|  9210|
    +---------------------------------------------+------------------------------------------+---------+-------+------+------+
    |Total                                        |                                          |      100|      0|  2836| 10018|
    +---------------------------------------------+------------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+-----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+-----+------------+------------+
    |ap_sig_102    |    or    |      0|  0|    1|           1|           1|
    |r_V_fu_69_p2  |    xor   |      0|  0|  188|         128|         128|
    +--------------+----------+-------+---+-----+------------+------------+
    |Total         |          |      0|  0|  189|         129|         129|
    +--------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |   18|         22|    1|         22|
    |key_V_ap_vld_in_sig  |    1|          2|    1|          2|
    |key_V_ap_vld_preg    |    1|          2|    1|          2|
    |key_V_blk_n          |    1|          2|    1|          2|
    |key_V_in_sig         |  128|          2|  128|        256|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  149|         30|  132|        284|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |ap_CS_fsm              |   21|   0|   21|          0|
    |data_in_V_read_reg_74  |  128|   0|  128|          0|
    |key_V_ap_vld_preg      |    1|   0|    1|          0|
    |key_V_preg             |  128|   0|  128|          0|
    |r_V_reg_79             |  128|   0|  128|          0|
    +-----------------------+-----+----+-----+-----------+
    |Total                  |  406|   0|  406|          0|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |          AXILiteS         |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | secure_enclave_aes_cipher | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | secure_enclave_aes_cipher | return value |
|ap_start                |  in |    1| ap_ctrl_hs | secure_enclave_aes_cipher | return value |
|ap_done                 | out |    1| ap_ctrl_hs | secure_enclave_aes_cipher | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | secure_enclave_aes_cipher | return value |
|ap_ready                | out |    1| ap_ctrl_hs | secure_enclave_aes_cipher | return value |
|key_V                   |  in |  128|   ap_vld   |           key_V           |    scalar    |
|key_V_ap_vld            |  in |    1|   ap_vld   |           key_V           |    scalar    |
+------------------------+-----+-----+------------+---------------------------+--------------+

