5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd exclude8.1.vcd -o exclude8.1.cdd -v exclude8.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" exclude8.1.v 11 36 1
2 1 15 8000c 1 3d 5002 0 0 1 34 2 $u0
1 a 13 830004 1 0 0 0 1 33 1102
1 b 13 30007 1 0 0 0 1 33 2
1 c 13 3000a 1 0 0 0 1 33 2
4 1 1 0 0
3 1 main.$u0 "main.$u0" exclude8.1.v 0 23 1
2 2 16 50008 1 0 1004 0 0 1 36 0
2 3 16 10001 0 1 400 0 0 a
2 4 16 10008 1 37 6 2 3
2 5 17 20002 1 0 1008 0 0 32 96 11 0 0 0 0 0 0 0
2 6 17 10002 2 2c 900a 5 0 32 34 aa aa aa aa aa aa aa aa
2 7 18 90009 1 1 8 0 0 c
2 8 18 50005 1 1 4 0 0 b
2 9 18 50009 1 9 1088 7 8 1 34 1002
2 10 18 10001 0 1 400 0 0 a
2 11 18 10009 1 37 a 9 10
2 12 19 20002 1 0 1008 0 0 32 96 11 0 0 0 0 0 0 0
2 13 19 10002 2 2c 900a 12 0 32 34 aa aa aa aa aa aa aa aa
2 14 21 90009 1 1 8 0 0 c
2 15 21 50005 1 1 4 0 0 b
2 16 21 50009 1 8 1084 14 15 1 34 102
2 17 21 10001 0 1 400 0 0 a
2 18 21 10009 1 37 6 16 17
4 18 0 0 0
4 13 0 18 0
4 11 0 13 13
4 6 0 11 0
4 4 11 6 6
3 1 main.$u1 "main.$u1" exclude8.1.v 0 34 1
