
==============================================================================
XRT Build Version: 2.3.1301
       Build Date: 2019-10-24 20:05:16
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2) on Wed Nov  6 21:39:14 MST 2019
   Version:                2.3.1301
   Kernels:                calc_0
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          e6b281e2-5ee9-4547-a564-16cd587f6a90
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 448 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: calc_0

Definition
----------
   Signature: calc_0 (float16* in1, float16* out, float scalar, uint array_size, uint operation_type)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        calc_0_1
   Base Address: 0x1800000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_2
   Base Address: 0x1880000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_3
   Base Address: 0x1890000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_4
   Base Address: 0x18a0000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_5
   Base Address: 0x18b0000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_6
   Base Address: 0x18c0000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_7
   Base Address: 0x18d0000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[12] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[13] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_8
   Base Address: 0x18e0000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[14] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[15] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_9
   Base Address: 0x18f0000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[16] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[17] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_10
   Base Address: 0x1810000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[18] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[19] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_11
   Base Address: 0x1820000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[20] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_12
   Base Address: 0x1830000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[22] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[23] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_13
   Base Address: 0x1840000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[24] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[25] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_14
   Base Address: 0x1850000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[26] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[27] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_15
   Base Address: 0x1860000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[28] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[29] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        calc_0_16
   Base Address: 0x1870000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[30] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[31] (MEM_DRAM)

   Argument:          scalar
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          array_size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operation_type
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2 - Wed Nov  6 21:39:14 MST 2019 (SW BUILD: 2708876)
   Command Line:  v++ --config /home/marimeyer/repos/stream_fpga/settings/settings.compile.xilinx.ini -t hw -I/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/../common --platform xilinx_u280_xdma_201920_3 -R2 -l --config /home/marimeyer/repos/stream_fpga/settings/settings.link.xilinx.stream_kernels_multi.16.ini -j 40 -o /home/marimeyer/repos/stream_fpga/cmake-build-multi/bin/stream_kernels_multi.xclbin /home/marimeyer/repos/stream_fpga/cmake-build-multi/bin/tmp_compile/stream_kernels_multi.xo 
   Options:       --config /home/marimeyer/repos/stream_fpga/settings/settings.compile.xilinx.ini
                  -t hw
                  -I/home/marimeyer/repos/stream_fpga/cmake-build-multi/src/device/../common
                  --platform xilinx_u280_xdma_201920_3
                  -R2
                  -l
                  --config /home/marimeyer/repos/stream_fpga/settings/settings.link.xilinx.stream_kernels_multi.16.ini
                  -j 40
                  -o /home/marimeyer/repos/stream_fpga/cmake-build-multi/bin/stream_kernels_multi.xclbin /home/marimeyer/repos/stream_fpga/cmake-build-multi/bin/tmp_compile/stream_kernels_multi.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
