
main_project_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085fc  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  080088a0  080088a0  000188a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008b80  08008b80  00018b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008b88  08008b88  00018b88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008b8c  08008b8c  00018b8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e4  20000000  08008b90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00009140  200001e4  08008d74  000201e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20009324  08008d74  00029324  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021791  00000000  00000000  00020212  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003542  00000000  00000000  000419a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001258  00000000  00000000  00044ee8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001100  00000000  00000000  00046140  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0003b055  00000000  00000000  00047240  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0001239e  00000000  00000000  00082295  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00183e52  00000000  00000000  00094633  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  00218485  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000054e0  00000000  00000000  00218500  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	200001e4 	.word	0x200001e4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08008884 	.word	0x08008884

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	200001e8 	.word	0x200001e8
 80002dc:	08008884 	.word	0x08008884

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b972 	b.w	800068c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9e08      	ldr	r6, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	4688      	mov	r8, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14b      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4615      	mov	r5, r2
 80003d2:	d967      	bls.n	80004a4 <__udivmoddi4+0xe4>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0720 	rsb	r7, r2, #32
 80003de:	fa01 f302 	lsl.w	r3, r1, r2
 80003e2:	fa20 f707 	lsr.w	r7, r0, r7
 80003e6:	4095      	lsls	r5, r2
 80003e8:	ea47 0803 	orr.w	r8, r7, r3
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80003f8:	fa1f fc85 	uxth.w	ip, r5
 80003fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000400:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000404:	fb07 f10c 	mul.w	r1, r7, ip
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18eb      	adds	r3, r5, r3
 800040e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000412:	f080 811b 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8118 	bls.w	800064c <__udivmoddi4+0x28c>
 800041c:	3f02      	subs	r7, #2
 800041e:	442b      	add	r3, r5
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0fe 	udiv	r0, r3, lr
 8000428:	fb0e 3310 	mls	r3, lr, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fc0c 	mul.w	ip, r0, ip
 8000434:	45a4      	cmp	ip, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	192c      	adds	r4, r5, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8107 	bcs.w	8000650 <__udivmoddi4+0x290>
 8000442:	45a4      	cmp	ip, r4
 8000444:	f240 8104 	bls.w	8000650 <__udivmoddi4+0x290>
 8000448:	3802      	subs	r0, #2
 800044a:	442c      	add	r4, r5
 800044c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000450:	eba4 040c 	sub.w	r4, r4, ip
 8000454:	2700      	movs	r7, #0
 8000456:	b11e      	cbz	r6, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c6 4300 	strd	r4, r3, [r6]
 8000460:	4639      	mov	r1, r7
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0xbe>
 800046a:	2e00      	cmp	r6, #0
 800046c:	f000 80eb 	beq.w	8000646 <__udivmoddi4+0x286>
 8000470:	2700      	movs	r7, #0
 8000472:	e9c6 0100 	strd	r0, r1, [r6]
 8000476:	4638      	mov	r0, r7
 8000478:	4639      	mov	r1, r7
 800047a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047e:	fab3 f783 	clz	r7, r3
 8000482:	2f00      	cmp	r7, #0
 8000484:	d147      	bne.n	8000516 <__udivmoddi4+0x156>
 8000486:	428b      	cmp	r3, r1
 8000488:	d302      	bcc.n	8000490 <__udivmoddi4+0xd0>
 800048a:	4282      	cmp	r2, r0
 800048c:	f200 80fa 	bhi.w	8000684 <__udivmoddi4+0x2c4>
 8000490:	1a84      	subs	r4, r0, r2
 8000492:	eb61 0303 	sbc.w	r3, r1, r3
 8000496:	2001      	movs	r0, #1
 8000498:	4698      	mov	r8, r3
 800049a:	2e00      	cmp	r6, #0
 800049c:	d0e0      	beq.n	8000460 <__udivmoddi4+0xa0>
 800049e:	e9c6 4800 	strd	r4, r8, [r6]
 80004a2:	e7dd      	b.n	8000460 <__udivmoddi4+0xa0>
 80004a4:	b902      	cbnz	r2, 80004a8 <__udivmoddi4+0xe8>
 80004a6:	deff      	udf	#255	; 0xff
 80004a8:	fab2 f282 	clz	r2, r2
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f040 808f 	bne.w	80005d0 <__udivmoddi4+0x210>
 80004b2:	1b49      	subs	r1, r1, r5
 80004b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004b8:	fa1f f885 	uxth.w	r8, r5
 80004bc:	2701      	movs	r7, #1
 80004be:	fbb1 fcfe 	udiv	ip, r1, lr
 80004c2:	0c23      	lsrs	r3, r4, #16
 80004c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80004c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004cc:	fb08 f10c 	mul.w	r1, r8, ip
 80004d0:	4299      	cmp	r1, r3
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x124>
 80004d4:	18eb      	adds	r3, r5, r3
 80004d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004da:	d202      	bcs.n	80004e2 <__udivmoddi4+0x122>
 80004dc:	4299      	cmp	r1, r3
 80004de:	f200 80cd 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004e2:	4684      	mov	ip, r0
 80004e4:	1a59      	subs	r1, r3, r1
 80004e6:	b2a3      	uxth	r3, r4
 80004e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80004f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80004f4:	fb08 f800 	mul.w	r8, r8, r0
 80004f8:	45a0      	cmp	r8, r4
 80004fa:	d907      	bls.n	800050c <__udivmoddi4+0x14c>
 80004fc:	192c      	adds	r4, r5, r4
 80004fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x14a>
 8000504:	45a0      	cmp	r8, r4
 8000506:	f200 80b6 	bhi.w	8000676 <__udivmoddi4+0x2b6>
 800050a:	4618      	mov	r0, r3
 800050c:	eba4 0408 	sub.w	r4, r4, r8
 8000510:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000514:	e79f      	b.n	8000456 <__udivmoddi4+0x96>
 8000516:	f1c7 0c20 	rsb	ip, r7, #32
 800051a:	40bb      	lsls	r3, r7
 800051c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000520:	ea4e 0e03 	orr.w	lr, lr, r3
 8000524:	fa01 f407 	lsl.w	r4, r1, r7
 8000528:	fa20 f50c 	lsr.w	r5, r0, ip
 800052c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000530:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000534:	4325      	orrs	r5, r4
 8000536:	fbb3 f9f8 	udiv	r9, r3, r8
 800053a:	0c2c      	lsrs	r4, r5, #16
 800053c:	fb08 3319 	mls	r3, r8, r9, r3
 8000540:	fa1f fa8e 	uxth.w	sl, lr
 8000544:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000548:	fb09 f40a 	mul.w	r4, r9, sl
 800054c:	429c      	cmp	r4, r3
 800054e:	fa02 f207 	lsl.w	r2, r2, r7
 8000552:	fa00 f107 	lsl.w	r1, r0, r7
 8000556:	d90b      	bls.n	8000570 <__udivmoddi4+0x1b0>
 8000558:	eb1e 0303 	adds.w	r3, lr, r3
 800055c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000560:	f080 8087 	bcs.w	8000672 <__udivmoddi4+0x2b2>
 8000564:	429c      	cmp	r4, r3
 8000566:	f240 8084 	bls.w	8000672 <__udivmoddi4+0x2b2>
 800056a:	f1a9 0902 	sub.w	r9, r9, #2
 800056e:	4473      	add	r3, lr
 8000570:	1b1b      	subs	r3, r3, r4
 8000572:	b2ad      	uxth	r5, r5
 8000574:	fbb3 f0f8 	udiv	r0, r3, r8
 8000578:	fb08 3310 	mls	r3, r8, r0, r3
 800057c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000580:	fb00 fa0a 	mul.w	sl, r0, sl
 8000584:	45a2      	cmp	sl, r4
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x1da>
 8000588:	eb1e 0404 	adds.w	r4, lr, r4
 800058c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000590:	d26b      	bcs.n	800066a <__udivmoddi4+0x2aa>
 8000592:	45a2      	cmp	sl, r4
 8000594:	d969      	bls.n	800066a <__udivmoddi4+0x2aa>
 8000596:	3802      	subs	r0, #2
 8000598:	4474      	add	r4, lr
 800059a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800059e:	fba0 8902 	umull	r8, r9, r0, r2
 80005a2:	eba4 040a 	sub.w	r4, r4, sl
 80005a6:	454c      	cmp	r4, r9
 80005a8:	46c2      	mov	sl, r8
 80005aa:	464b      	mov	r3, r9
 80005ac:	d354      	bcc.n	8000658 <__udivmoddi4+0x298>
 80005ae:	d051      	beq.n	8000654 <__udivmoddi4+0x294>
 80005b0:	2e00      	cmp	r6, #0
 80005b2:	d069      	beq.n	8000688 <__udivmoddi4+0x2c8>
 80005b4:	ebb1 050a 	subs.w	r5, r1, sl
 80005b8:	eb64 0403 	sbc.w	r4, r4, r3
 80005bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005c0:	40fd      	lsrs	r5, r7
 80005c2:	40fc      	lsrs	r4, r7
 80005c4:	ea4c 0505 	orr.w	r5, ip, r5
 80005c8:	e9c6 5400 	strd	r5, r4, [r6]
 80005cc:	2700      	movs	r7, #0
 80005ce:	e747      	b.n	8000460 <__udivmoddi4+0xa0>
 80005d0:	f1c2 0320 	rsb	r3, r2, #32
 80005d4:	fa20 f703 	lsr.w	r7, r0, r3
 80005d8:	4095      	lsls	r5, r2
 80005da:	fa01 f002 	lsl.w	r0, r1, r2
 80005de:	fa21 f303 	lsr.w	r3, r1, r3
 80005e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80005e6:	4338      	orrs	r0, r7
 80005e8:	0c01      	lsrs	r1, r0, #16
 80005ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80005ee:	fa1f f885 	uxth.w	r8, r5
 80005f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80005f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005fa:	fb07 f308 	mul.w	r3, r7, r8
 80005fe:	428b      	cmp	r3, r1
 8000600:	fa04 f402 	lsl.w	r4, r4, r2
 8000604:	d907      	bls.n	8000616 <__udivmoddi4+0x256>
 8000606:	1869      	adds	r1, r5, r1
 8000608:	f107 3cff 	add.w	ip, r7, #4294967295
 800060c:	d22f      	bcs.n	800066e <__udivmoddi4+0x2ae>
 800060e:	428b      	cmp	r3, r1
 8000610:	d92d      	bls.n	800066e <__udivmoddi4+0x2ae>
 8000612:	3f02      	subs	r7, #2
 8000614:	4429      	add	r1, r5
 8000616:	1acb      	subs	r3, r1, r3
 8000618:	b281      	uxth	r1, r0
 800061a:	fbb3 f0fe 	udiv	r0, r3, lr
 800061e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000622:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000626:	fb00 f308 	mul.w	r3, r0, r8
 800062a:	428b      	cmp	r3, r1
 800062c:	d907      	bls.n	800063e <__udivmoddi4+0x27e>
 800062e:	1869      	adds	r1, r5, r1
 8000630:	f100 3cff 	add.w	ip, r0, #4294967295
 8000634:	d217      	bcs.n	8000666 <__udivmoddi4+0x2a6>
 8000636:	428b      	cmp	r3, r1
 8000638:	d915      	bls.n	8000666 <__udivmoddi4+0x2a6>
 800063a:	3802      	subs	r0, #2
 800063c:	4429      	add	r1, r5
 800063e:	1ac9      	subs	r1, r1, r3
 8000640:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000644:	e73b      	b.n	80004be <__udivmoddi4+0xfe>
 8000646:	4637      	mov	r7, r6
 8000648:	4630      	mov	r0, r6
 800064a:	e709      	b.n	8000460 <__udivmoddi4+0xa0>
 800064c:	4607      	mov	r7, r0
 800064e:	e6e7      	b.n	8000420 <__udivmoddi4+0x60>
 8000650:	4618      	mov	r0, r3
 8000652:	e6fb      	b.n	800044c <__udivmoddi4+0x8c>
 8000654:	4541      	cmp	r1, r8
 8000656:	d2ab      	bcs.n	80005b0 <__udivmoddi4+0x1f0>
 8000658:	ebb8 0a02 	subs.w	sl, r8, r2
 800065c:	eb69 020e 	sbc.w	r2, r9, lr
 8000660:	3801      	subs	r0, #1
 8000662:	4613      	mov	r3, r2
 8000664:	e7a4      	b.n	80005b0 <__udivmoddi4+0x1f0>
 8000666:	4660      	mov	r0, ip
 8000668:	e7e9      	b.n	800063e <__udivmoddi4+0x27e>
 800066a:	4618      	mov	r0, r3
 800066c:	e795      	b.n	800059a <__udivmoddi4+0x1da>
 800066e:	4667      	mov	r7, ip
 8000670:	e7d1      	b.n	8000616 <__udivmoddi4+0x256>
 8000672:	4681      	mov	r9, r0
 8000674:	e77c      	b.n	8000570 <__udivmoddi4+0x1b0>
 8000676:	3802      	subs	r0, #2
 8000678:	442c      	add	r4, r5
 800067a:	e747      	b.n	800050c <__udivmoddi4+0x14c>
 800067c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000680:	442b      	add	r3, r5
 8000682:	e72f      	b.n	80004e4 <__udivmoddi4+0x124>
 8000684:	4638      	mov	r0, r7
 8000686:	e708      	b.n	800049a <__udivmoddi4+0xda>
 8000688:	4637      	mov	r7, r6
 800068a:	e6e9      	b.n	8000460 <__udivmoddi4+0xa0>

0800068c <__aeabi_idiv0>:
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop

08000690 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000694:	4b2f      	ldr	r3, [pc, #188]	; (8000754 <SystemInit+0xc4>)
 8000696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800069a:	4a2e      	ldr	r2, [pc, #184]	; (8000754 <SystemInit+0xc4>)
 800069c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Pos;
 80006a4:	4b2b      	ldr	r3, [pc, #172]	; (8000754 <SystemInit+0xc4>)
 80006a6:	691b      	ldr	r3, [r3, #16]
 80006a8:	4a2a      	ldr	r2, [pc, #168]	; (8000754 <SystemInit+0xc4>)
 80006aa:	f043 0304 	orr.w	r3, r3, #4
 80006ae:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006b0:	4b29      	ldr	r3, [pc, #164]	; (8000758 <SystemInit+0xc8>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a28      	ldr	r2, [pc, #160]	; (8000758 <SystemInit+0xc8>)
 80006b6:	f043 0301 	orr.w	r3, r3, #1
 80006ba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006bc:	4b26      	ldr	r3, [pc, #152]	; (8000758 <SystemInit+0xc8>)
 80006be:	2200      	movs	r2, #0
 80006c0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006c2:	4b25      	ldr	r3, [pc, #148]	; (8000758 <SystemInit+0xc8>)
 80006c4:	681a      	ldr	r2, [r3, #0]
 80006c6:	4924      	ldr	r1, [pc, #144]	; (8000758 <SystemInit+0xc8>)
 80006c8:	4b24      	ldr	r3, [pc, #144]	; (800075c <SystemInit+0xcc>)
 80006ca:	4013      	ands	r3, r2
 80006cc:	600b      	str	r3, [r1, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006ce:	4b22      	ldr	r3, [pc, #136]	; (8000758 <SystemInit+0xc8>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006d4:	4b20      	ldr	r3, [pc, #128]	; (8000758 <SystemInit+0xc8>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80006da:	4b1f      	ldr	r3, [pc, #124]	; (8000758 <SystemInit+0xc8>)
 80006dc:	2200      	movs	r2, #0
 80006de:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 80006e0:	4b1d      	ldr	r3, [pc, #116]	; (8000758 <SystemInit+0xc8>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 80006e6:	4b1c      	ldr	r3, [pc, #112]	; (8000758 <SystemInit+0xc8>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 80006ec:	4b1a      	ldr	r3, [pc, #104]	; (8000758 <SystemInit+0xc8>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006f2:	4b19      	ldr	r3, [pc, #100]	; (8000758 <SystemInit+0xc8>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 80006f8:	4b17      	ldr	r3, [pc, #92]	; (8000758 <SystemInit+0xc8>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006fe:	4b16      	ldr	r3, [pc, #88]	; (8000758 <SystemInit+0xc8>)
 8000700:	2200      	movs	r2, #0
 8000702:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8000704:	4b14      	ldr	r3, [pc, #80]	; (8000758 <SystemInit+0xc8>)
 8000706:	2200      	movs	r2, #0
 8000708:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800070a:	4b13      	ldr	r3, [pc, #76]	; (8000758 <SystemInit+0xc8>)
 800070c:	2200      	movs	r2, #0
 800070e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000710:	4b11      	ldr	r3, [pc, #68]	; (8000758 <SystemInit+0xc8>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a10      	ldr	r2, [pc, #64]	; (8000758 <SystemInit+0xc8>)
 8000716:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800071a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800071c:	4b0e      	ldr	r3, [pc, #56]	; (8000758 <SystemInit+0xc8>)
 800071e:	2200      	movs	r2, #0
 8000720:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000722:	4b0f      	ldr	r3, [pc, #60]	; (8000760 <SystemInit+0xd0>)
 8000724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000726:	4a0e      	ldr	r2, [pc, #56]	; (8000760 <SystemInit+0xd0>)
 8000728:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800072c:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800072e:	4b0d      	ldr	r3, [pc, #52]	; (8000764 <SystemInit+0xd4>)
 8000730:	681a      	ldr	r2, [r3, #0]
 8000732:	4b0d      	ldr	r3, [pc, #52]	; (8000768 <SystemInit+0xd8>)
 8000734:	4013      	ands	r3, r2
 8000736:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800073a:	d202      	bcs.n	8000742 <SystemInit+0xb2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800073c:	4b0b      	ldr	r3, [pc, #44]	; (800076c <SystemInit+0xdc>)
 800073e:	2201      	movs	r2, #1
 8000740:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000742:	4b04      	ldr	r3, [pc, #16]	; (8000754 <SystemInit+0xc4>)
 8000744:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000748:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 800074a:	bf00      	nop
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	e000ed00 	.word	0xe000ed00
 8000758:	58024400 	.word	0x58024400
 800075c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000760:	580000c0 	.word	0x580000c0
 8000764:	5c001000 	.word	0x5c001000
 8000768:	ffff0000 	.word	0xffff0000
 800076c:	51008108 	.word	0x51008108

08000770 <inst_absolute>:
static float32_t pi = 3.141592654f;
extern uint16_t frameSize;

// Preprocessing

void inst_absolute(float32_t in[], float32_t out[]){
 8000770:	b590      	push	{r4, r7, lr}
 8000772:	b085      	sub	sp, #20
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
 8000778:	6039      	str	r1, [r7, #0]
	int j = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < 2*frameSize; i = i + 2){
 800077e:	2300      	movs	r3, #0
 8000780:	60bb      	str	r3, [r7, #8]
 8000782:	e031      	b.n	80007e8 <inst_absolute+0x78>
		out[j] = sqrtf(in[i] * in[i] + in[i+1] * in[i+1]);
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	009b      	lsls	r3, r3, #2
 8000788:	687a      	ldr	r2, [r7, #4]
 800078a:	4413      	add	r3, r2
 800078c:	ed93 7a00 	vldr	s14, [r3]
 8000790:	68bb      	ldr	r3, [r7, #8]
 8000792:	009b      	lsls	r3, r3, #2
 8000794:	687a      	ldr	r2, [r7, #4]
 8000796:	4413      	add	r3, r2
 8000798:	edd3 7a00 	vldr	s15, [r3]
 800079c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80007a0:	68bb      	ldr	r3, [r7, #8]
 80007a2:	3301      	adds	r3, #1
 80007a4:	009b      	lsls	r3, r3, #2
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	4413      	add	r3, r2
 80007aa:	edd3 6a00 	vldr	s13, [r3]
 80007ae:	68bb      	ldr	r3, [r7, #8]
 80007b0:	3301      	adds	r3, #1
 80007b2:	009b      	lsls	r3, r3, #2
 80007b4:	687a      	ldr	r2, [r7, #4]
 80007b6:	4413      	add	r3, r2
 80007b8:	edd3 7a00 	vldr	s15, [r3]
 80007bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80007c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	009b      	lsls	r3, r3, #2
 80007c8:	683a      	ldr	r2, [r7, #0]
 80007ca:	18d4      	adds	r4, r2, r3
 80007cc:	eeb0 0a67 	vmov.f32	s0, s15
 80007d0:	f008 f802 	bl	80087d8 <sqrtf>
 80007d4:	eef0 7a40 	vmov.f32	s15, s0
 80007d8:	edc4 7a00 	vstr	s15, [r4]
		j++;
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	3301      	adds	r3, #1
 80007e0:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < 2*frameSize; i = i + 2){
 80007e2:	68bb      	ldr	r3, [r7, #8]
 80007e4:	3302      	adds	r3, #2
 80007e6:	60bb      	str	r3, [r7, #8]
 80007e8:	4b04      	ldr	r3, [pc, #16]	; (80007fc <inst_absolute+0x8c>)
 80007ea:	881b      	ldrh	r3, [r3, #0]
 80007ec:	005b      	lsls	r3, r3, #1
 80007ee:	68ba      	ldr	r2, [r7, #8]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	dbc7      	blt.n	8000784 <inst_absolute+0x14>
	}
}
 80007f4:	bf00      	nop
 80007f6:	3714      	adds	r7, #20
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd90      	pop	{r4, r7, pc}
 80007fc:	080088f8 	.word	0x080088f8

08000800 <MX_GPIO_Init>:
     PA9   ------> USB_OTG_FS_VBUS
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08c      	sub	sp, #48	; 0x30
 8000804:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000806:	f107 031c 	add.w	r3, r7, #28
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
 800080e:	605a      	str	r2, [r3, #4]
 8000810:	609a      	str	r2, [r3, #8]
 8000812:	60da      	str	r2, [r3, #12]
 8000814:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000816:	4b4b      	ldr	r3, [pc, #300]	; (8000944 <MX_GPIO_Init+0x144>)
 8000818:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800081c:	4a49      	ldr	r2, [pc, #292]	; (8000944 <MX_GPIO_Init+0x144>)
 800081e:	f043 0304 	orr.w	r3, r3, #4
 8000822:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000826:	4b47      	ldr	r3, [pc, #284]	; (8000944 <MX_GPIO_Init+0x144>)
 8000828:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800082c:	f003 0304 	and.w	r3, r3, #4
 8000830:	61bb      	str	r3, [r7, #24]
 8000832:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000834:	4b43      	ldr	r3, [pc, #268]	; (8000944 <MX_GPIO_Init+0x144>)
 8000836:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800083a:	4a42      	ldr	r2, [pc, #264]	; (8000944 <MX_GPIO_Init+0x144>)
 800083c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000840:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000844:	4b3f      	ldr	r3, [pc, #252]	; (8000944 <MX_GPIO_Init+0x144>)
 8000846:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800084a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800084e:	617b      	str	r3, [r7, #20]
 8000850:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000852:	4b3c      	ldr	r3, [pc, #240]	; (8000944 <MX_GPIO_Init+0x144>)
 8000854:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000858:	4a3a      	ldr	r2, [pc, #232]	; (8000944 <MX_GPIO_Init+0x144>)
 800085a:	f043 0302 	orr.w	r3, r3, #2
 800085e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000862:	4b38      	ldr	r3, [pc, #224]	; (8000944 <MX_GPIO_Init+0x144>)
 8000864:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000868:	f003 0302 	and.w	r3, r3, #2
 800086c:	613b      	str	r3, [r7, #16]
 800086e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000870:	4b34      	ldr	r3, [pc, #208]	; (8000944 <MX_GPIO_Init+0x144>)
 8000872:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000876:	4a33      	ldr	r2, [pc, #204]	; (8000944 <MX_GPIO_Init+0x144>)
 8000878:	f043 0308 	orr.w	r3, r3, #8
 800087c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000880:	4b30      	ldr	r3, [pc, #192]	; (8000944 <MX_GPIO_Init+0x144>)
 8000882:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000886:	f003 0308 	and.w	r3, r3, #8
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088e:	4b2d      	ldr	r3, [pc, #180]	; (8000944 <MX_GPIO_Init+0x144>)
 8000890:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000894:	4a2b      	ldr	r2, [pc, #172]	; (8000944 <MX_GPIO_Init+0x144>)
 8000896:	f043 0301 	orr.w	r3, r3, #1
 800089a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800089e:	4b29      	ldr	r3, [pc, #164]	; (8000944 <MX_GPIO_Init+0x144>)
 80008a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008a4:	f003 0301 	and.w	r3, r3, #1
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008ac:	4b25      	ldr	r3, [pc, #148]	; (8000944 <MX_GPIO_Init+0x144>)
 80008ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008b2:	4a24      	ldr	r2, [pc, #144]	; (8000944 <MX_GPIO_Init+0x144>)
 80008b4:	f043 0310 	orr.w	r3, r3, #16
 80008b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80008bc:	4b21      	ldr	r3, [pc, #132]	; (8000944 <MX_GPIO_Init+0x144>)
 80008be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008c2:	f003 0310 	and.w	r3, r3, #16
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	f244 0101 	movw	r1, #16385	; 0x4001
 80008d0:	481d      	ldr	r0, [pc, #116]	; (8000948 <MX_GPIO_Init+0x148>)
 80008d2:	f001 faab 	bl	8001e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2102      	movs	r1, #2
 80008da:	481c      	ldr	r0, [pc, #112]	; (800094c <MX_GPIO_Init+0x14c>)
 80008dc:	f001 faa6 	bl	8001e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 80008e0:	f244 0301 	movw	r3, #16385	; 0x4001
 80008e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e6:	2301      	movs	r3, #1
 80008e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2300      	movs	r3, #0
 80008f0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f2:	f107 031c 	add.w	r3, r7, #28
 80008f6:	4619      	mov	r1, r3
 80008f8:	4813      	ldr	r0, [pc, #76]	; (8000948 <MX_GPIO_Init+0x148>)
 80008fa:	f001 f8e7 	bl	8001acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80008fe:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8000902:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000904:	2302      	movs	r3, #2
 8000906:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090c:	2300      	movs	r3, #0
 800090e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000910:	230a      	movs	r3, #10
 8000912:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000914:	f107 031c 	add.w	r3, r7, #28
 8000918:	4619      	mov	r1, r3
 800091a:	480d      	ldr	r0, [pc, #52]	; (8000950 <MX_GPIO_Init+0x150>)
 800091c:	f001 f8d6 	bl	8001acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000920:	2302      	movs	r3, #2
 8000922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000924:	2301      	movs	r3, #1
 8000926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	2300      	movs	r3, #0
 800092e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	4805      	ldr	r0, [pc, #20]	; (800094c <MX_GPIO_Init+0x14c>)
 8000938:	f001 f8c8 	bl	8001acc <HAL_GPIO_Init>

}
 800093c:	bf00      	nop
 800093e:	3730      	adds	r7, #48	; 0x30
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	58024400 	.word	0x58024400
 8000948:	58020400 	.word	0x58020400
 800094c:	58021000 	.word	0x58021000
 8000950:	58020000 	.word	0x58020000

08000954 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000958:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800095c:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000960:	4b0b      	ldr	r3, [pc, #44]	; (8000990 <SCB_EnableICache+0x3c>)
 8000962:	2200      	movs	r2, #0
 8000964:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000968:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800096c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000970:	4b07      	ldr	r3, [pc, #28]	; (8000990 <SCB_EnableICache+0x3c>)
 8000972:	695b      	ldr	r3, [r3, #20]
 8000974:	4a06      	ldr	r2, [pc, #24]	; (8000990 <SCB_EnableICache+0x3c>)
 8000976:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800097a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800097c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000980:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8000984:	bf00      	nop
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	e000ed00 	.word	0xe000ed00

08000994 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000994:	b480      	push	{r7}
 8000996:	b085      	sub	sp, #20
 8000998:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800099a:	4b1d      	ldr	r3, [pc, #116]	; (8000a10 <SCB_EnableDCache+0x7c>)
 800099c:	2200      	movs	r2, #0
 800099e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80009a2:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 80009a6:	4b1a      	ldr	r3, [pc, #104]	; (8000a10 <SCB_EnableDCache+0x7c>)
 80009a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80009ac:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	0b5b      	lsrs	r3, r3, #13
 80009b2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80009b6:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	08db      	lsrs	r3, r3, #3
 80009bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80009c0:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	015a      	lsls	r2, r3, #5
 80009c6:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80009ca:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80009cc:	68ba      	ldr	r2, [r7, #8]
 80009ce:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009d0:	490f      	ldr	r1, [pc, #60]	; (8000a10 <SCB_EnableDCache+0x7c>)
 80009d2:	4313      	orrs	r3, r2
 80009d4:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	1e5a      	subs	r2, r3, #1
 80009dc:	60ba      	str	r2, [r7, #8]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d1ef      	bne.n	80009c2 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	1e5a      	subs	r2, r3, #1
 80009e6:	60fa      	str	r2, [r7, #12]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d1e5      	bne.n	80009b8 <SCB_EnableDCache+0x24>
 80009ec:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80009f0:	4b07      	ldr	r3, [pc, #28]	; (8000a10 <SCB_EnableDCache+0x7c>)
 80009f2:	695b      	ldr	r3, [r3, #20]
 80009f4:	4a06      	ldr	r2, [pc, #24]	; (8000a10 <SCB_EnableDCache+0x7c>)
 80009f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009fa:	6153      	str	r3, [r2, #20]
 80009fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a00:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 8000a04:	bf00      	nop
 8000a06:	3714      	adds	r7, #20
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr
 8000a10:	e000ed00 	.word	0xe000ed00

08000a14 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	// char hello_world[50] = {"\r\nHello World!\r\n"};
	uint32_t counter = 0;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60bb      	str	r3, [r7, #8]
	/* USER CODE BEGIN Boot_Mode_Sequence_0 */
	int32_t timeout;
	/* USER CODE END Boot_Mode_Sequence_0 */

	/* Enable I-Cache---------------------------------------------------------*/
	SCB_EnableICache();
 8000a1e:	f7ff ff99 	bl	8000954 <SCB_EnableICache>

	/* Enable D-Cache---------------------------------------------------------*/
	SCB_EnableDCache();
 8000a22:	f7ff ffb7 	bl	8000994 <SCB_EnableDCache>

	/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/* Wait until CPU2 boots and enters in stop mode or timeout*/
	timeout = 0xFFFF;
 8000a26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a2a:	60fb      	str	r3, [r7, #12]
	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000a2c:	bf00      	nop
 8000a2e:	4b7f      	ldr	r3, [pc, #508]	; (8000c2c <main+0x218>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d004      	beq.n	8000a44 <main+0x30>
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	1e5a      	subs	r2, r3, #1
 8000a3e:	60fa      	str	r2, [r7, #12]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	dcf4      	bgt.n	8000a2e <main+0x1a>
	if ( timeout < 0 )
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	da01      	bge.n	8000a4e <main+0x3a>
	{
		Error_Handler();
 8000a4a:	f000 fa6f 	bl	8000f2c <Error_Handler>
	}
	/* USER CODE END Boot_Mode_Sequence_1 */
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000a4e:	f000 fc29 	bl	80012a4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000a52:	f000 f909 	bl	8000c68 <SystemClock_Config>
	/* USER CODE BEGIN Boot_Mode_Sequence_2 */
	/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 8000a56:	4b75      	ldr	r3, [pc, #468]	; (8000c2c <main+0x218>)
 8000a58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a5c:	4a73      	ldr	r2, [pc, #460]	; (8000c2c <main+0x218>)
 8000a5e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a62:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a66:	4b71      	ldr	r3, [pc, #452]	; (8000c2c <main+0x218>)
 8000a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a70:	607b      	str	r3, [r7, #4]
 8000a72:	687b      	ldr	r3, [r7, #4]
	/*Take HSEM */
	HAL_HSEM_FastTake(HSEM_ID_0);
 8000a74:	2000      	movs	r0, #0
 8000a76:	f001 f9f3 	bl	8001e60 <HAL_HSEM_FastTake>
	/*Release HSEM in order to notify the CPU2(CM4)*/
	HAL_HSEM_Release(HSEM_ID_0,0);
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	f001 fa09 	bl	8001e94 <HAL_HSEM_Release>
	/* wait until CPU2 wakes up from stop mode */
	timeout = 0xFFFF;
 8000a82:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a86:	60fb      	str	r3, [r7, #12]
	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000a88:	bf00      	nop
 8000a8a:	4b68      	ldr	r3, [pc, #416]	; (8000c2c <main+0x218>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d104      	bne.n	8000aa0 <main+0x8c>
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	1e5a      	subs	r2, r3, #1
 8000a9a:	60fa      	str	r2, [r7, #12]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	dcf4      	bgt.n	8000a8a <main+0x76>
	if ( timeout < 0 )
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	da01      	bge.n	8000aaa <main+0x96>
	{
		Error_Handler();
 8000aa6:	f000 fa41 	bl	8000f2c <Error_Handler>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000aaa:	f7ff fea9 	bl	8000800 <MX_GPIO_Init>
	MX_USART3_UART_Init();
 8000aae:	f000 fb31 	bl	8001114 <MX_USART3_UART_Init>
	MX_TIM2_Init();
 8000ab2:	f000 fac1 	bl	8001038 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	// Put UART peripheral in reception process
	if(HAL_UART_Receive_IT(&huart3, &rxBuffer.bytes[0], bufferSize) != HAL_OK)
 8000ab6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000aba:	461a      	mov	r2, r3
 8000abc:	495c      	ldr	r1, [pc, #368]	; (8000c30 <main+0x21c>)
 8000abe:	485d      	ldr	r0, [pc, #372]	; (8000c34 <main+0x220>)
 8000ac0:	f004 f8d4 	bl	8004c6c <HAL_UART_Receive_IT>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d00a      	beq.n	8000ae0 <main+0xcc>
	{
		Error_Handler();
 8000aca:	f000 fa2f 	bl	8000f2c <Error_Handler>
	}
	// Wait for message
	while (UartReady != SET)
 8000ace:	e007      	b.n	8000ae0 <main+0xcc>
	{
		blink_green();
 8000ad0:	f000 f9c4 	bl	8000e5c <blink_green>
		blink_green();
 8000ad4:	f000 f9c2 	bl	8000e5c <blink_green>
		HAL_Delay(500);
 8000ad8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000adc:	f000 fc74 	bl	80013c8 <HAL_Delay>
	while (UartReady != SET)
 8000ae0:	4b55      	ldr	r3, [pc, #340]	; (8000c38 <main+0x224>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d1f2      	bne.n	8000ad0 <main+0xbc>
	}
	UartReady = RESET;
 8000aea:	4b53      	ldr	r3, [pc, #332]	; (8000c38 <main+0x224>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
 8000af0:	2201      	movs	r2, #1
 8000af2:	2101      	movs	r1, #1
 8000af4:	4851      	ldr	r0, [pc, #324]	; (8000c3c <main+0x228>)
 8000af6:	f001 f999 	bl	8001e2c <HAL_GPIO_WritePin>

	if(rxDataBuffer[8191] != 0 && (processed == 0)){
 8000afa:	4a51      	ldr	r2, [pc, #324]	; (8000c40 <main+0x22c>)
 8000afc:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000b00:	4413      	add	r3, r2
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d008      	beq.n	8000b1a <main+0x106>
 8000b08:	4b4e      	ldr	r3, [pc, #312]	; (8000c44 <main+0x230>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d104      	bne.n	8000b1a <main+0x106>
		HAL_GPIO_WritePin(GPIOE, LD2_Pin, GPIO_PIN_SET);
 8000b10:	2201      	movs	r2, #1
 8000b12:	2102      	movs	r1, #2
 8000b14:	484c      	ldr	r0, [pc, #304]	; (8000c48 <main+0x234>)
 8000b16:	f001 f989 	bl	8001e2c <HAL_GPIO_WritePin>
	}

	// HRTimer enable
	__HAL_TIM_ENABLE(&htim2);
 8000b1a:	4b4c      	ldr	r3, [pc, #304]	; (8000c4c <main+0x238>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	681a      	ldr	r2, [r3, #0]
 8000b20:	4b4a      	ldr	r3, [pc, #296]	; (8000c4c <main+0x238>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	f042 0201 	orr.w	r2, r2, #1
 8000b28:	601a      	str	r2, [r3, #0]
	__HAL_TIM_UIFREMAP_DISABLE(&htim2);
 8000b2a:	4b48      	ldr	r3, [pc, #288]	; (8000c4c <main+0x238>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	4b46      	ldr	r3, [pc, #280]	; (8000c4c <main+0x238>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000b38:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start(&htim2);
 8000b3a:	4844      	ldr	r0, [pc, #272]	; (8000c4c <main+0x238>)
 8000b3c:	f003 fd04 	bl	8004548 <HAL_TIM_Base_Start>
	__HAL_TIM_SET_COUNTER(&htim2, 0x0U);
 8000b40:	4b42      	ldr	r3, [pc, #264]	; (8000c4c <main+0x238>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2200      	movs	r2, #0
 8000b46:	625a      	str	r2, [r3, #36]	; 0x24

	/*****************************************************************************************************/
	// Instantaneous absolute value
	__HAL_TIM_SET_COUNTER(&htim2, 0x0U);
 8000b48:	4b40      	ldr	r3, [pc, #256]	; (8000c4c <main+0x238>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	625a      	str	r2, [r3, #36]	; 0x24
	inst_absolute(&rxBuffer.number[0], &instAbs.number[0]);
 8000b50:	493f      	ldr	r1, [pc, #252]	; (8000c50 <main+0x23c>)
 8000b52:	4837      	ldr	r0, [pc, #220]	; (8000c30 <main+0x21c>)
 8000b54:	f7ff fe0c 	bl	8000770 <inst_absolute>
	counter = __HAL_TIM_GET_COUNTER(&htim2);
 8000b58:	4b3c      	ldr	r3, [pc, #240]	; (8000c4c <main+0x238>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b5e:	60bb      	str	r3, [r7, #8]
	// Transmission routine
	reset_buffer(&txStringBuffer[0]);
 8000b60:	483c      	ldr	r0, [pc, #240]	; (8000c54 <main+0x240>)
 8000b62:	f000 f991 	bl	8000e88 <reset_buffer>
	sprintf(&txStringBuffer[0], "Inst abs counter = %ld\r\n&", counter);
 8000b66:	68ba      	ldr	r2, [r7, #8]
 8000b68:	493b      	ldr	r1, [pc, #236]	; (8000c58 <main+0x244>)
 8000b6a:	483a      	ldr	r0, [pc, #232]	; (8000c54 <main+0x240>)
 8000b6c:	f006 fb80 	bl	8007270 <siprintf>
	if(UART_CheckIdleState(&huart3) == HAL_OK){
 8000b70:	4830      	ldr	r0, [pc, #192]	; (8000c34 <main+0x220>)
 8000b72:	f005 f92f 	bl	8005dd4 <UART_CheckIdleState>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d10f      	bne.n	8000b9c <main+0x188>
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &txStringBuffer[0], 50);
 8000b7c:	2232      	movs	r2, #50	; 0x32
 8000b7e:	4935      	ldr	r1, [pc, #212]	; (8000c54 <main+0x240>)
 8000b80:	482c      	ldr	r0, [pc, #176]	; (8000c34 <main+0x220>)
 8000b82:	f003 ffef 	bl	8004b64 <HAL_UART_Transmit_IT>
		while(UartReady != SET){
 8000b86:	e001      	b.n	8000b8c <main+0x178>
			blink_red_fast();
 8000b88:	f000 f938 	bl	8000dfc <blink_red_fast>
		while(UartReady != SET){
 8000b8c:	4b2a      	ldr	r3, [pc, #168]	; (8000c38 <main+0x224>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d1f8      	bne.n	8000b88 <main+0x174>
		}
		UartReady = RESET;
 8000b96:	4b28      	ldr	r3, [pc, #160]	; (8000c38 <main+0x224>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	701a      	strb	r2, [r3, #0]
	}
	HAL_Delay(1000);
 8000b9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ba0:	f000 fc12 	bl	80013c8 <HAL_Delay>
	resetDataBuffer(txDataBuffer);
 8000ba4:	482d      	ldr	r0, [pc, #180]	; (8000c5c <main+0x248>)
 8000ba6:	f000 f987 	bl	8000eb8 <resetDataBuffer>
	if(UART_CheckIdleState(&huart3) == HAL_OK){
 8000baa:	4822      	ldr	r0, [pc, #136]	; (8000c34 <main+0x220>)
 8000bac:	f005 f912 	bl	8005dd4 <UART_CheckIdleState>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d130      	bne.n	8000c18 <main+0x204>
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &txHead[0], 4);
 8000bb6:	2204      	movs	r2, #4
 8000bb8:	4929      	ldr	r1, [pc, #164]	; (8000c60 <main+0x24c>)
 8000bba:	481e      	ldr	r0, [pc, #120]	; (8000c34 <main+0x220>)
 8000bbc:	f003 ffd2 	bl	8004b64 <HAL_UART_Transmit_IT>
		while(UartReady != SET){
 8000bc0:	e001      	b.n	8000bc6 <main+0x1b2>
			blink_red_fast();
 8000bc2:	f000 f91b 	bl	8000dfc <blink_red_fast>
		while(UartReady != SET){
 8000bc6:	4b1c      	ldr	r3, [pc, #112]	; (8000c38 <main+0x224>)
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d1f8      	bne.n	8000bc2 <main+0x1ae>
		}
		UartReady = RESET;
 8000bd0:	4b19      	ldr	r3, [pc, #100]	; (8000c38 <main+0x224>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &instAbs.bytes[0], 4096);
 8000bd6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000bda:	491d      	ldr	r1, [pc, #116]	; (8000c50 <main+0x23c>)
 8000bdc:	4815      	ldr	r0, [pc, #84]	; (8000c34 <main+0x220>)
 8000bde:	f003 ffc1 	bl	8004b64 <HAL_UART_Transmit_IT>
		while(UartReady != SET){
 8000be2:	e001      	b.n	8000be8 <main+0x1d4>
			blink_red_fast();
 8000be4:	f000 f90a 	bl	8000dfc <blink_red_fast>
		while(UartReady != SET){
 8000be8:	4b13      	ldr	r3, [pc, #76]	; (8000c38 <main+0x224>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	2b01      	cmp	r3, #1
 8000bf0:	d1f8      	bne.n	8000be4 <main+0x1d0>
		}
		UartReady = RESET;
 8000bf2:	4b11      	ldr	r3, [pc, #68]	; (8000c38 <main+0x224>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &txTail[0], 4);
 8000bf8:	2204      	movs	r2, #4
 8000bfa:	491a      	ldr	r1, [pc, #104]	; (8000c64 <main+0x250>)
 8000bfc:	480d      	ldr	r0, [pc, #52]	; (8000c34 <main+0x220>)
 8000bfe:	f003 ffb1 	bl	8004b64 <HAL_UART_Transmit_IT>
		while(UartReady != SET){
 8000c02:	e001      	b.n	8000c08 <main+0x1f4>
			blink_red_fast();
 8000c04:	f000 f8fa 	bl	8000dfc <blink_red_fast>
		while(UartReady != SET){
 8000c08:	4b0b      	ldr	r3, [pc, #44]	; (8000c38 <main+0x224>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d1f8      	bne.n	8000c04 <main+0x1f0>
		}
		UartReady = RESET;
 8000c12:	4b09      	ldr	r3, [pc, #36]	; (8000c38 <main+0x224>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	701a      	strb	r2, [r3, #0]
#endif
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	__HAL_TIM_SET_COUNTER(&htim2, 0x0U);
 8000c18:	4b0c      	ldr	r3, [pc, #48]	; (8000c4c <main+0x238>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	625a      	str	r2, [r3, #36]	; 0x24
	clear_leds();
 8000c20:	f000 f8d4 	bl	8000dcc <clear_leds>
	while (1)
	{
		blink_orange_slow();
 8000c24:	f000 f902 	bl	8000e2c <blink_orange_slow>
 8000c28:	e7fc      	b.n	8000c24 <main+0x210>
 8000c2a:	bf00      	nop
 8000c2c:	58024400 	.word	0x58024400
 8000c30:	20005244 	.word	0x20005244
 8000c34:	20009290 	.word	0x20009290
 8000c38:	20000236 	.word	0x20000236
 8000c3c:	58020400 	.word	0x58020400
 8000c40:	20007244 	.word	0x20007244
 8000c44:	20000200 	.word	0x20000200
 8000c48:	58021000 	.word	0x58021000
 8000c4c:	20009244 	.word	0x20009244
 8000c50:	20004244 	.word	0x20004244
 8000c54:	20000204 	.word	0x20000204
 8000c58:	080088a0 	.word	0x080088a0
 8000c5c:	20002244 	.word	0x20002244
 8000c60:	080088fc 	.word	0x080088fc
 8000c64:	08008900 	.word	0x08008900

08000c68 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b0cc      	sub	sp, #304	; 0x130
 8000c6c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c6e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000c72:	224c      	movs	r2, #76	; 0x4c
 8000c74:	2100      	movs	r1, #0
 8000c76:	4618      	mov	r0, r3
 8000c78:	f005 fe00 	bl	800687c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c7c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000c80:	2220      	movs	r2, #32
 8000c82:	2100      	movs	r1, #0
 8000c84:	4618      	mov	r0, r3
 8000c86:	f005 fdf9 	bl	800687c <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c8a:	f107 0308 	add.w	r3, r7, #8
 8000c8e:	4618      	mov	r0, r3
 8000c90:	23bc      	movs	r3, #188	; 0xbc
 8000c92:	461a      	mov	r2, r3
 8000c94:	2100      	movs	r1, #0
 8000c96:	f005 fdf1 	bl	800687c <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000c9a:	2004      	movs	r0, #4
 8000c9c:	f001 f90e 	bl	8001ebc <HAL_PWREx_ConfigSupply>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000ca0:	1d3b      	adds	r3, r7, #4
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
 8000ca6:	4b47      	ldr	r3, [pc, #284]	; (8000dc4 <SystemClock_Config+0x15c>)
 8000ca8:	699b      	ldr	r3, [r3, #24]
 8000caa:	4a46      	ldr	r2, [pc, #280]	; (8000dc4 <SystemClock_Config+0x15c>)
 8000cac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000cb0:	6193      	str	r3, [r2, #24]
 8000cb2:	4b44      	ldr	r3, [pc, #272]	; (8000dc4 <SystemClock_Config+0x15c>)
 8000cb4:	699b      	ldr	r3, [r3, #24]
 8000cb6:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8000cba:	1d3b      	adds	r3, r7, #4
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	4b42      	ldr	r3, [pc, #264]	; (8000dc8 <SystemClock_Config+0x160>)
 8000cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cc2:	4a41      	ldr	r2, [pc, #260]	; (8000dc8 <SystemClock_Config+0x160>)
 8000cc4:	f043 0301 	orr.w	r3, r3, #1
 8000cc8:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000cca:	4b3f      	ldr	r3, [pc, #252]	; (8000dc8 <SystemClock_Config+0x160>)
 8000ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cce:	f003 0201 	and.w	r2, r3, #1
 8000cd2:	1d3b      	adds	r3, r7, #4
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	1d3b      	adds	r3, r7, #4
 8000cd8:	681b      	ldr	r3, [r3, #0]

	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000cda:	bf00      	nop
 8000cdc:	4b39      	ldr	r3, [pc, #228]	; (8000dc4 <SystemClock_Config+0x15c>)
 8000cde:	699b      	ldr	r3, [r3, #24]
 8000ce0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ce4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000ce8:	d1f8      	bne.n	8000cdc <SystemClock_Config+0x74>
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cea:	2302      	movs	r3, #2
 8000cec:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cf6:	2340      	movs	r3, #64	; 0x40
 8000cf8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d02:	2300      	movs	r3, #0
 8000d04:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8000d08:	2304      	movs	r3, #4
 8000d0a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	RCC_OscInitStruct.PLL.PLLN = 60;
 8000d0e:	233c      	movs	r3, #60	; 0x3c
 8000d10:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	RCC_OscInitStruct.PLL.PLLP = 2;
 8000d14:	2302      	movs	r3, #2
 8000d16:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8000d20:	2302      	movs	r3, #2
 8000d22:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000d26:	230c      	movs	r3, #12
 8000d28:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d32:	2300      	movs	r3, #0
 8000d34:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d38:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f001 f917 	bl	8001f70 <HAL_RCC_OscConfig>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <SystemClock_Config+0xe4>
	{
		Error_Handler();
 8000d48:	f000 f8f0 	bl	8000f2c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d4c:	233f      	movs	r3, #63	; 0x3f
 8000d4e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
			|RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d52:	2303      	movs	r3, #3
 8000d54:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000d5e:	2308      	movs	r3, #8
 8000d60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000d64:	2340      	movs	r3, #64	; 0x40
 8000d66:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d6a:	2340      	movs	r3, #64	; 0x40
 8000d6c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000d70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d74:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000d78:	2340      	movs	r3, #64	; 0x40
 8000d7a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d7e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000d82:	2104      	movs	r1, #4
 8000d84:	4618      	mov	r0, r3
 8000d86:	f001 fd03 	bl	8002790 <HAL_RCC_ClockConfig>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <SystemClock_Config+0x12c>
	{
		Error_Handler();
 8000d90:	f000 f8cc 	bl	8000f2c <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000d94:	f107 0308 	add.w	r3, r7, #8
 8000d98:	2202      	movs	r2, #2
 8000d9a:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_HSI;
 8000d9c:	f107 0308 	add.w	r3, r7, #8
 8000da0:	2203      	movs	r2, #3
 8000da2:	675a      	str	r2, [r3, #116]	; 0x74
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000da4:	f107 0308 	add.w	r3, r7, #8
 8000da8:	4618      	mov	r0, r3
 8000daa:	f002 f875 	bl	8002e98 <HAL_RCCEx_PeriphCLKConfig>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <SystemClock_Config+0x150>
	{
		Error_Handler();
 8000db4:	f000 f8ba 	bl	8000f2c <Error_Handler>
	}
}
 8000db8:	bf00      	nop
 8000dba:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	58024800 	.word	0x58024800
 8000dc8:	58000400 	.word	0x58000400

08000dcc <clear_leds>:

/* USER CODE BEGIN 4 */
void clear_leds(){
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	4807      	ldr	r0, [pc, #28]	; (8000df4 <clear_leds+0x28>)
 8000dd6:	f001 f829 	bl	8001e2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, LD2_Pin, GPIO_PIN_RESET);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	2102      	movs	r1, #2
 8000dde:	4806      	ldr	r0, [pc, #24]	; (8000df8 <clear_leds+0x2c>)
 8000de0:	f001 f824 	bl	8001e2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8000de4:	2200      	movs	r2, #0
 8000de6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dea:	4802      	ldr	r0, [pc, #8]	; (8000df4 <clear_leds+0x28>)
 8000dec:	f001 f81e 	bl	8001e2c <HAL_GPIO_WritePin>
}
 8000df0:	bf00      	nop
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	58020400 	.word	0x58020400
 8000df8:	58021000 	.word	0x58021000

08000dfc <blink_red_fast>:
void light_leds(){
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOE, LD2_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
}
void blink_red_fast(){
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8000e00:	2200      	movs	r2, #0
 8000e02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e06:	4808      	ldr	r0, [pc, #32]	; (8000e28 <blink_red_fast+0x2c>)
 8000e08:	f001 f810 	bl	8001e2c <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000e0c:	2032      	movs	r0, #50	; 0x32
 8000e0e:	f000 fadb 	bl	80013c8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8000e12:	2201      	movs	r2, #1
 8000e14:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e18:	4803      	ldr	r0, [pc, #12]	; (8000e28 <blink_red_fast+0x2c>)
 8000e1a:	f001 f807 	bl	8001e2c <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000e1e:	2032      	movs	r0, #50	; 0x32
 8000e20:	f000 fad2 	bl	80013c8 <HAL_Delay>
}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	58020400 	.word	0x58020400

08000e2c <blink_orange_slow>:
	HAL_GPIO_WritePin(GPIOE, LD2_Pin, GPIO_PIN_RESET);
	HAL_Delay(50);
	HAL_GPIO_WritePin(GPIOE, LD2_Pin, GPIO_PIN_SET);
	HAL_Delay(50);
}
void blink_orange_slow(){
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, LD2_Pin, GPIO_PIN_RESET);
 8000e30:	2200      	movs	r2, #0
 8000e32:	2102      	movs	r1, #2
 8000e34:	4808      	ldr	r0, [pc, #32]	; (8000e58 <blink_orange_slow+0x2c>)
 8000e36:	f000 fff9 	bl	8001e2c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000e3a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e3e:	f000 fac3 	bl	80013c8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOE, LD2_Pin, GPIO_PIN_SET);
 8000e42:	2201      	movs	r2, #1
 8000e44:	2102      	movs	r1, #2
 8000e46:	4804      	ldr	r0, [pc, #16]	; (8000e58 <blink_orange_slow+0x2c>)
 8000e48:	f000 fff0 	bl	8001e2c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000e4c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e50:	f000 faba 	bl	80013c8 <HAL_Delay>
}
 8000e54:	bf00      	nop
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	58021000 	.word	0x58021000

08000e5c <blink_green>:
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);
	HAL_Delay(50);
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
	HAL_Delay(50);
}
void blink_green(){
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);
 8000e60:	2200      	movs	r2, #0
 8000e62:	2101      	movs	r1, #1
 8000e64:	4807      	ldr	r0, [pc, #28]	; (8000e84 <blink_green+0x28>)
 8000e66:	f000 ffe1 	bl	8001e2c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8000e6a:	20c8      	movs	r0, #200	; 0xc8
 8000e6c:	f000 faac 	bl	80013c8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
 8000e70:	2201      	movs	r2, #1
 8000e72:	2101      	movs	r1, #1
 8000e74:	4803      	ldr	r0, [pc, #12]	; (8000e84 <blink_green+0x28>)
 8000e76:	f000 ffd9 	bl	8001e2c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8000e7a:	20c8      	movs	r0, #200	; 0xc8
 8000e7c:	f000 faa4 	bl	80013c8 <HAL_Delay>
}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	58020400 	.word	0x58020400

08000e88 <reset_buffer>:
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);
	HAL_Delay(500);
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
	HAL_Delay(500);
}
void reset_buffer(char *stringBuffer){
 8000e88:	b480      	push	{r7}
 8000e8a:	b085      	sub	sp, #20
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
	for(uint16_t i = 1; i < 50; i++){
 8000e90:	2301      	movs	r3, #1
 8000e92:	81fb      	strh	r3, [r7, #14]
 8000e94:	e007      	b.n	8000ea6 <reset_buffer+0x1e>
		stringBuffer[i] = '\0';
 8000e96:	89fb      	ldrh	r3, [r7, #14]
 8000e98:	687a      	ldr	r2, [r7, #4]
 8000e9a:	4413      	add	r3, r2
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	701a      	strb	r2, [r3, #0]
	for(uint16_t i = 1; i < 50; i++){
 8000ea0:	89fb      	ldrh	r3, [r7, #14]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	81fb      	strh	r3, [r7, #14]
 8000ea6:	89fb      	ldrh	r3, [r7, #14]
 8000ea8:	2b31      	cmp	r3, #49	; 0x31
 8000eaa:	d9f4      	bls.n	8000e96 <reset_buffer+0xe>
	}
}
 8000eac:	bf00      	nop
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <resetDataBuffer>:
void resetDataBuffer(uint8_t *dataBuffer){
 8000eb8:	b480      	push	{r7}
 8000eba:	b085      	sub	sp, #20
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
	for(uint16_t i = 1; i < 8192; i++){
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	81fb      	strh	r3, [r7, #14]
 8000ec4:	e007      	b.n	8000ed6 <resetDataBuffer+0x1e>
		dataBuffer[i] = 0;
 8000ec6:	89fb      	ldrh	r3, [r7, #14]
 8000ec8:	687a      	ldr	r2, [r7, #4]
 8000eca:	4413      	add	r3, r2
 8000ecc:	2200      	movs	r2, #0
 8000ece:	701a      	strb	r2, [r3, #0]
	for(uint16_t i = 1; i < 8192; i++){
 8000ed0:	89fb      	ldrh	r3, [r7, #14]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	81fb      	strh	r3, [r7, #14]
 8000ed6:	89fb      	ldrh	r3, [r7, #14]
 8000ed8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000edc:	d3f3      	bcc.n	8000ec6 <resetDataBuffer+0xe>
	}
}
 8000ede:	bf00      	nop
 8000ee0:	3714      	adds	r7, #20
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
	...

08000eec <HAL_UART_TxCpltCallback>:
		HAL_UART_Transmit(&huart3, (uint8_t*) &transmitBuffer[0], 50, 100);
	}
	received = 0;
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
}
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart3){
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
	/* Set transmission flag: transfer complete */
	UartReady = SET;
 8000ef4:	4b04      	ldr	r3, [pc, #16]	; (8000f08 <HAL_UART_TxCpltCallback+0x1c>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	701a      	strb	r2, [r3, #0]
}
 8000efa:	bf00      	nop
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	20000236 	.word	0x20000236

08000f0c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart3){
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
	/* Set transmission flag: transfer complete */
	UartReady = SET;
 8000f14:	4b04      	ldr	r3, [pc, #16]	; (8000f28 <HAL_UART_RxCpltCallback+0x1c>)
 8000f16:	2201      	movs	r2, #1
 8000f18:	701a      	strb	r2, [r3, #0]
}
 8000f1a:	bf00      	nop
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	20000236 	.word	0x20000236

08000f2c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
	...

08000f3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f42:	4b0a      	ldr	r3, [pc, #40]	; (8000f6c <HAL_MspInit+0x30>)
 8000f44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f48:	4a08      	ldr	r2, [pc, #32]	; (8000f6c <HAL_MspInit+0x30>)
 8000f4a:	f043 0302 	orr.w	r3, r3, #2
 8000f4e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000f52:	4b06      	ldr	r3, [pc, #24]	; (8000f6c <HAL_MspInit+0x30>)
 8000f54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f58:	f003 0302 	and.w	r3, r3, #2
 8000f5c:	607b      	str	r3, [r7, #4]
 8000f5e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f60:	bf00      	nop
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	58024400 	.word	0x58024400

08000f70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f74:	bf00      	nop
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr

08000f7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f7e:	b480      	push	{r7}
 8000f80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f82:	e7fe      	b.n	8000f82 <HardFault_Handler+0x4>

08000f84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f88:	e7fe      	b.n	8000f88 <MemManage_Handler+0x4>

08000f8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f8e:	e7fe      	b.n	8000f8e <BusFault_Handler+0x4>

08000f90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f94:	e7fe      	b.n	8000f94 <UsageFault_Handler+0x4>

08000f96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f9a:	bf00      	nop
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr

08000fa4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fc4:	f000 f9e0 	bl	8001388 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fc8:	bf00      	nop
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000fd0:	4802      	ldr	r0, [pc, #8]	; (8000fdc <USART3_IRQHandler+0x10>)
 8000fd2:	f003 ff23 	bl	8004e1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	20009290 	.word	0x20009290

08000fe0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000fe8:	4b11      	ldr	r3, [pc, #68]	; (8001030 <_sbrk+0x50>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d102      	bne.n	8000ff6 <_sbrk+0x16>
		heap_end = &end;
 8000ff0:	4b0f      	ldr	r3, [pc, #60]	; (8001030 <_sbrk+0x50>)
 8000ff2:	4a10      	ldr	r2, [pc, #64]	; (8001034 <_sbrk+0x54>)
 8000ff4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000ff6:	4b0e      	ldr	r3, [pc, #56]	; (8001030 <_sbrk+0x50>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000ffc:	4b0c      	ldr	r3, [pc, #48]	; (8001030 <_sbrk+0x50>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	4413      	add	r3, r2
 8001004:	466a      	mov	r2, sp
 8001006:	4293      	cmp	r3, r2
 8001008:	d907      	bls.n	800101a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800100a:	f005 fc05 	bl	8006818 <__errno>
 800100e:	4602      	mov	r2, r0
 8001010:	230c      	movs	r3, #12
 8001012:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001014:	f04f 33ff 	mov.w	r3, #4294967295
 8001018:	e006      	b.n	8001028 <_sbrk+0x48>
	}

	heap_end += incr;
 800101a:	4b05      	ldr	r3, [pc, #20]	; (8001030 <_sbrk+0x50>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4413      	add	r3, r2
 8001022:	4a03      	ldr	r2, [pc, #12]	; (8001030 <_sbrk+0x50>)
 8001024:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001026:	68fb      	ldr	r3, [r7, #12]
}
 8001028:	4618      	mov	r0, r3
 800102a:	3710      	adds	r7, #16
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20000238 	.word	0x20000238
 8001034:	20009328 	.word	0x20009328

08001038 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800103e:	f107 0310 	add.w	r3, r7, #16
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
 8001048:	609a      	str	r2, [r3, #8]
 800104a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800104c:	1d3b      	adds	r3, r7, #4
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8001056:	4b1e      	ldr	r3, [pc, #120]	; (80010d0 <MX_TIM2_Init+0x98>)
 8001058:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800105c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800105e:	4b1c      	ldr	r3, [pc, #112]	; (80010d0 <MX_TIM2_Init+0x98>)
 8001060:	2200      	movs	r2, #0
 8001062:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001064:	4b1a      	ldr	r3, [pc, #104]	; (80010d0 <MX_TIM2_Init+0x98>)
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800106a:	4b19      	ldr	r3, [pc, #100]	; (80010d0 <MX_TIM2_Init+0x98>)
 800106c:	f04f 32ff 	mov.w	r2, #4294967295
 8001070:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001072:	4b17      	ldr	r3, [pc, #92]	; (80010d0 <MX_TIM2_Init+0x98>)
 8001074:	2200      	movs	r2, #0
 8001076:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001078:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <MX_TIM2_Init+0x98>)
 800107a:	2200      	movs	r2, #0
 800107c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800107e:	4814      	ldr	r0, [pc, #80]	; (80010d0 <MX_TIM2_Init+0x98>)
 8001080:	f003 fa0a 	bl	8004498 <HAL_TIM_Base_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800108a:	f7ff ff4f 	bl	8000f2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800108e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001092:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001094:	f107 0310 	add.w	r3, r7, #16
 8001098:	4619      	mov	r1, r3
 800109a:	480d      	ldr	r0, [pc, #52]	; (80010d0 <MX_TIM2_Init+0x98>)
 800109c:	f003 fa82 	bl	80045a4 <HAL_TIM_ConfigClockSource>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80010a6:	f7ff ff41 	bl	8000f2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010aa:	2300      	movs	r3, #0
 80010ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010ae:	2300      	movs	r3, #0
 80010b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010b2:	1d3b      	adds	r3, r7, #4
 80010b4:	4619      	mov	r1, r3
 80010b6:	4806      	ldr	r0, [pc, #24]	; (80010d0 <MX_TIM2_Init+0x98>)
 80010b8:	f003 fc7c 	bl	80049b4 <HAL_TIMEx_MasterConfigSynchronization>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80010c2:	f7ff ff33 	bl	8000f2c <Error_Handler>
  }

}
 80010c6:	bf00      	nop
 80010c8:	3720      	adds	r7, #32
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20009244 	.word	0x20009244

080010d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b085      	sub	sp, #20
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010e4:	d10e      	bne.n	8001104 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010e6:	4b0a      	ldr	r3, [pc, #40]	; (8001110 <HAL_TIM_Base_MspInit+0x3c>)
 80010e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80010ec:	4a08      	ldr	r2, [pc, #32]	; (8001110 <HAL_TIM_Base_MspInit+0x3c>)
 80010ee:	f043 0301 	orr.w	r3, r3, #1
 80010f2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80010f6:	4b06      	ldr	r3, [pc, #24]	; (8001110 <HAL_TIM_Base_MspInit+0x3c>)
 80010f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001104:	bf00      	nop
 8001106:	3714      	adds	r7, #20
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	58024400 	.word	0x58024400

08001114 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8001118:	4b22      	ldr	r3, [pc, #136]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 800111a:	4a23      	ldr	r2, [pc, #140]	; (80011a8 <MX_USART3_UART_Init+0x94>)
 800111c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800111e:	4b21      	ldr	r3, [pc, #132]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 8001120:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001124:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001126:	4b1f      	ldr	r3, [pc, #124]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 8001128:	2200      	movs	r2, #0
 800112a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800112c:	4b1d      	ldr	r3, [pc, #116]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 800112e:	2200      	movs	r2, #0
 8001130:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001132:	4b1c      	ldr	r3, [pc, #112]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001138:	4b1a      	ldr	r3, [pc, #104]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 800113a:	220c      	movs	r2, #12
 800113c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800113e:	4b19      	ldr	r3, [pc, #100]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001144:	4b17      	ldr	r3, [pc, #92]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 8001146:	2200      	movs	r2, #0
 8001148:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800114a:	4b16      	ldr	r3, [pc, #88]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 800114c:	2200      	movs	r2, #0
 800114e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001150:	4b14      	ldr	r3, [pc, #80]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 8001152:	2200      	movs	r2, #0
 8001154:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001156:	4b13      	ldr	r3, [pc, #76]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 8001158:	2200      	movs	r2, #0
 800115a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800115c:	4811      	ldr	r0, [pc, #68]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 800115e:	f003 fcb1 	bl	8004ac4 <HAL_UART_Init>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001168:	f7ff fee0 	bl	8000f2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800116c:	2100      	movs	r1, #0
 800116e:	480d      	ldr	r0, [pc, #52]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 8001170:	f005 fa6d 	bl	800664e <HAL_UARTEx_SetTxFifoThreshold>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800117a:	f7ff fed7 	bl	8000f2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800117e:	2100      	movs	r1, #0
 8001180:	4808      	ldr	r0, [pc, #32]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 8001182:	f005 faa2 	bl	80066ca <HAL_UARTEx_SetRxFifoThreshold>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800118c:	f7ff fece 	bl	8000f2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001190:	4804      	ldr	r0, [pc, #16]	; (80011a4 <MX_USART3_UART_Init+0x90>)
 8001192:	f005 fa23 	bl	80065dc <HAL_UARTEx_DisableFifoMode>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800119c:	f7ff fec6 	bl	8000f2c <Error_Handler>
  }

}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	20009290 	.word	0x20009290
 80011a8:	40004800 	.word	0x40004800

080011ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b08a      	sub	sp, #40	; 0x28
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b4:	f107 0314 	add.w	r3, r7, #20
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
 80011be:	609a      	str	r2, [r3, #8]
 80011c0:	60da      	str	r2, [r3, #12]
 80011c2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a1e      	ldr	r2, [pc, #120]	; (8001244 <HAL_UART_MspInit+0x98>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d136      	bne.n	800123c <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80011ce:	4b1e      	ldr	r3, [pc, #120]	; (8001248 <HAL_UART_MspInit+0x9c>)
 80011d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80011d4:	4a1c      	ldr	r2, [pc, #112]	; (8001248 <HAL_UART_MspInit+0x9c>)
 80011d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011da:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80011de:	4b1a      	ldr	r3, [pc, #104]	; (8001248 <HAL_UART_MspInit+0x9c>)
 80011e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80011e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011e8:	613b      	str	r3, [r7, #16]
 80011ea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ec:	4b16      	ldr	r3, [pc, #88]	; (8001248 <HAL_UART_MspInit+0x9c>)
 80011ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011f2:	4a15      	ldr	r2, [pc, #84]	; (8001248 <HAL_UART_MspInit+0x9c>)
 80011f4:	f043 0308 	orr.w	r3, r3, #8
 80011f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011fc:	4b12      	ldr	r3, [pc, #72]	; (8001248 <HAL_UART_MspInit+0x9c>)
 80011fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001202:	f003 0308 	and.w	r3, r3, #8
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800120a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800120e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001210:	2302      	movs	r3, #2
 8001212:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001218:	2300      	movs	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800121c:	2307      	movs	r3, #7
 800121e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001220:	f107 0314 	add.w	r3, r7, #20
 8001224:	4619      	mov	r1, r3
 8001226:	4809      	ldr	r0, [pc, #36]	; (800124c <HAL_UART_MspInit+0xa0>)
 8001228:	f000 fc50 	bl	8001acc <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800122c:	2200      	movs	r2, #0
 800122e:	2100      	movs	r1, #0
 8001230:	2027      	movs	r0, #39	; 0x27
 8001232:	f000 f9d2 	bl	80015da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001236:	2027      	movs	r0, #39	; 0x27
 8001238:	f000 f9e9 	bl	800160e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800123c:	bf00      	nop
 800123e:	3728      	adds	r7, #40	; 0x28
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40004800 	.word	0x40004800
 8001248:	58024400 	.word	0x58024400
 800124c:	58020c00 	.word	0x58020c00

08001250 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001250:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001288 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001254:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001256:	e003      	b.n	8001260 <LoopCopyDataInit>

08001258 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001258:	4b0c      	ldr	r3, [pc, #48]	; (800128c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800125a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800125c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800125e:	3104      	adds	r1, #4

08001260 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001260:	480b      	ldr	r0, [pc, #44]	; (8001290 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001262:	4b0c      	ldr	r3, [pc, #48]	; (8001294 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001264:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001266:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001268:	d3f6      	bcc.n	8001258 <CopyDataInit>
  ldr  r2, =_sbss
 800126a:	4a0b      	ldr	r2, [pc, #44]	; (8001298 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800126c:	e002      	b.n	8001274 <LoopFillZerobss>

0800126e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800126e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001270:	f842 3b04 	str.w	r3, [r2], #4

08001274 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001274:	4b09      	ldr	r3, [pc, #36]	; (800129c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001276:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001278:	d3f9      	bcc.n	800126e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800127a:	f7ff fa09 	bl	8000690 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800127e:	f005 fad1 	bl	8006824 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001282:	f7ff fbc7 	bl	8000a14 <main>
  bx  lr    
 8001286:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001288:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800128c:	08008b90 	.word	0x08008b90
  ldr  r0, =_sdata
 8001290:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001294:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8001298:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 800129c:	20009324 	.word	0x20009324

080012a0 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012a0:	e7fe      	b.n	80012a0 <ADC3_IRQHandler>
	...

080012a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012aa:	2003      	movs	r0, #3
 80012ac:	f000 f98a 	bl	80015c4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80012b0:	f001 fc24 	bl	8002afc <HAL_RCC_GetSysClockFreq>
 80012b4:	4601      	mov	r1, r0
 80012b6:	4b15      	ldr	r3, [pc, #84]	; (800130c <HAL_Init+0x68>)
 80012b8:	699b      	ldr	r3, [r3, #24]
 80012ba:	0a1b      	lsrs	r3, r3, #8
 80012bc:	f003 030f 	and.w	r3, r3, #15
 80012c0:	4a13      	ldr	r2, [pc, #76]	; (8001310 <HAL_Init+0x6c>)
 80012c2:	5cd3      	ldrb	r3, [r2, r3]
 80012c4:	f003 031f 	and.w	r3, r3, #31
 80012c8:	fa21 f303 	lsr.w	r3, r1, r3
 80012cc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80012ce:	4b0f      	ldr	r3, [pc, #60]	; (800130c <HAL_Init+0x68>)
 80012d0:	699b      	ldr	r3, [r3, #24]
 80012d2:	f003 030f 	and.w	r3, r3, #15
 80012d6:	4a0e      	ldr	r2, [pc, #56]	; (8001310 <HAL_Init+0x6c>)
 80012d8:	5cd3      	ldrb	r3, [r2, r3]
 80012da:	f003 031f 	and.w	r3, r3, #31
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	fa22 f303 	lsr.w	r3, r2, r3
 80012e4:	4a0b      	ldr	r2, [pc, #44]	; (8001314 <HAL_Init+0x70>)
 80012e6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80012e8:	4a0b      	ldr	r2, [pc, #44]	; (8001318 <HAL_Init+0x74>)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012ee:	2000      	movs	r0, #0
 80012f0:	f000 f814 	bl	800131c <HAL_InitTick>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e002      	b.n	8001304 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80012fe:	f7ff fe1d 	bl	8000f3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001302:	2300      	movs	r3, #0
}
 8001304:	4618      	mov	r0, r3
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	58024400 	.word	0x58024400
 8001310:	080088e8 	.word	0x080088e8
 8001314:	20000004 	.word	0x20000004
 8001318:	20000000 	.word	0x20000000

0800131c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001324:	4b15      	ldr	r3, [pc, #84]	; (800137c <HAL_InitTick+0x60>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d101      	bne.n	8001330 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e021      	b.n	8001374 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001330:	4b13      	ldr	r3, [pc, #76]	; (8001380 <HAL_InitTick+0x64>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4b11      	ldr	r3, [pc, #68]	; (800137c <HAL_InitTick+0x60>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	4619      	mov	r1, r3
 800133a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800133e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001342:	fbb2 f3f3 	udiv	r3, r2, r3
 8001346:	4618      	mov	r0, r3
 8001348:	f000 f96f 	bl	800162a <HAL_SYSTICK_Config>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e00e      	b.n	8001374 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2b0f      	cmp	r3, #15
 800135a:	d80a      	bhi.n	8001372 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800135c:	2200      	movs	r2, #0
 800135e:	6879      	ldr	r1, [r7, #4]
 8001360:	f04f 30ff 	mov.w	r0, #4294967295
 8001364:	f000 f939 	bl	80015da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001368:	4a06      	ldr	r2, [pc, #24]	; (8001384 <HAL_InitTick+0x68>)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800136e:	2300      	movs	r3, #0
 8001370:	e000      	b.n	8001374 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
}
 8001374:	4618      	mov	r0, r3
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	2000000c 	.word	0x2000000c
 8001380:	20000000 	.word	0x20000000
 8001384:	20000008 	.word	0x20000008

08001388 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800138c:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <HAL_IncTick+0x20>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	461a      	mov	r2, r3
 8001392:	4b06      	ldr	r3, [pc, #24]	; (80013ac <HAL_IncTick+0x24>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4413      	add	r3, r2
 8001398:	4a04      	ldr	r2, [pc, #16]	; (80013ac <HAL_IncTick+0x24>)
 800139a:	6013      	str	r3, [r2, #0]
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	2000000c 	.word	0x2000000c
 80013ac:	2000931c 	.word	0x2000931c

080013b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  return uwTick;
 80013b4:	4b03      	ldr	r3, [pc, #12]	; (80013c4 <HAL_GetTick+0x14>)
 80013b6:	681b      	ldr	r3, [r3, #0]
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	2000931c 	.word	0x2000931c

080013c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013d0:	f7ff ffee 	bl	80013b0 <HAL_GetTick>
 80013d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013e0:	d005      	beq.n	80013ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013e2:	4b09      	ldr	r3, [pc, #36]	; (8001408 <HAL_Delay+0x40>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	461a      	mov	r2, r3
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	4413      	add	r3, r2
 80013ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013ee:	bf00      	nop
 80013f0:	f7ff ffde 	bl	80013b0 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d8f7      	bhi.n	80013f0 <HAL_Delay+0x28>
  {
  }
}
 8001400:	bf00      	nop
 8001402:	3710      	adds	r7, #16
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	2000000c 	.word	0x2000000c

0800140c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001410:	4b03      	ldr	r3, [pc, #12]	; (8001420 <HAL_GetREVID+0x14>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	0c1b      	lsrs	r3, r3, #16
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	5c001000 	.word	0x5c001000

08001424 <__NVIC_SetPriorityGrouping>:
{
 8001424:	b480      	push	{r7}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f003 0307 	and.w	r3, r3, #7
 8001432:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001434:	4b0b      	ldr	r3, [pc, #44]	; (8001464 <__NVIC_SetPriorityGrouping+0x40>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800143a:	68ba      	ldr	r2, [r7, #8]
 800143c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001440:	4013      	ands	r3, r2
 8001442:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800144c:	4b06      	ldr	r3, [pc, #24]	; (8001468 <__NVIC_SetPriorityGrouping+0x44>)
 800144e:	4313      	orrs	r3, r2
 8001450:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001452:	4a04      	ldr	r2, [pc, #16]	; (8001464 <__NVIC_SetPriorityGrouping+0x40>)
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	60d3      	str	r3, [r2, #12]
}
 8001458:	bf00      	nop
 800145a:	3714      	adds	r7, #20
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr
 8001464:	e000ed00 	.word	0xe000ed00
 8001468:	05fa0000 	.word	0x05fa0000

0800146c <__NVIC_GetPriorityGrouping>:
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001470:	4b04      	ldr	r3, [pc, #16]	; (8001484 <__NVIC_GetPriorityGrouping+0x18>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	0a1b      	lsrs	r3, r3, #8
 8001476:	f003 0307 	and.w	r3, r3, #7
}
 800147a:	4618      	mov	r0, r3
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <__NVIC_EnableIRQ>:
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001492:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001496:	2b00      	cmp	r3, #0
 8001498:	db0b      	blt.n	80014b2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800149a:	88fb      	ldrh	r3, [r7, #6]
 800149c:	f003 021f 	and.w	r2, r3, #31
 80014a0:	4907      	ldr	r1, [pc, #28]	; (80014c0 <__NVIC_EnableIRQ+0x38>)
 80014a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014a6:	095b      	lsrs	r3, r3, #5
 80014a8:	2001      	movs	r0, #1
 80014aa:	fa00 f202 	lsl.w	r2, r0, r2
 80014ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	e000e100 	.word	0xe000e100

080014c4 <__NVIC_SetPriority>:
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	6039      	str	r1, [r7, #0]
 80014ce:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80014d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	db0a      	blt.n	80014ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	b2da      	uxtb	r2, r3
 80014dc:	490c      	ldr	r1, [pc, #48]	; (8001510 <__NVIC_SetPriority+0x4c>)
 80014de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014e2:	0112      	lsls	r2, r2, #4
 80014e4:	b2d2      	uxtb	r2, r2
 80014e6:	440b      	add	r3, r1
 80014e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80014ec:	e00a      	b.n	8001504 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	b2da      	uxtb	r2, r3
 80014f2:	4908      	ldr	r1, [pc, #32]	; (8001514 <__NVIC_SetPriority+0x50>)
 80014f4:	88fb      	ldrh	r3, [r7, #6]
 80014f6:	f003 030f 	and.w	r3, r3, #15
 80014fa:	3b04      	subs	r3, #4
 80014fc:	0112      	lsls	r2, r2, #4
 80014fe:	b2d2      	uxtb	r2, r2
 8001500:	440b      	add	r3, r1
 8001502:	761a      	strb	r2, [r3, #24]
}
 8001504:	bf00      	nop
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	e000e100 	.word	0xe000e100
 8001514:	e000ed00 	.word	0xe000ed00

08001518 <NVIC_EncodePriority>:
{
 8001518:	b480      	push	{r7}
 800151a:	b089      	sub	sp, #36	; 0x24
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f003 0307 	and.w	r3, r3, #7
 800152a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800152c:	69fb      	ldr	r3, [r7, #28]
 800152e:	f1c3 0307 	rsb	r3, r3, #7
 8001532:	2b04      	cmp	r3, #4
 8001534:	bf28      	it	cs
 8001536:	2304      	movcs	r3, #4
 8001538:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	3304      	adds	r3, #4
 800153e:	2b06      	cmp	r3, #6
 8001540:	d902      	bls.n	8001548 <NVIC_EncodePriority+0x30>
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	3b03      	subs	r3, #3
 8001546:	e000      	b.n	800154a <NVIC_EncodePriority+0x32>
 8001548:	2300      	movs	r3, #0
 800154a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800154c:	f04f 32ff 	mov.w	r2, #4294967295
 8001550:	69bb      	ldr	r3, [r7, #24]
 8001552:	fa02 f303 	lsl.w	r3, r2, r3
 8001556:	43da      	mvns	r2, r3
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	401a      	ands	r2, r3
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001560:	f04f 31ff 	mov.w	r1, #4294967295
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	fa01 f303 	lsl.w	r3, r1, r3
 800156a:	43d9      	mvns	r1, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001570:	4313      	orrs	r3, r2
}
 8001572:	4618      	mov	r0, r3
 8001574:	3724      	adds	r7, #36	; 0x24
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
	...

08001580 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	3b01      	subs	r3, #1
 800158c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001590:	d301      	bcc.n	8001596 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001592:	2301      	movs	r3, #1
 8001594:	e00f      	b.n	80015b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001596:	4a0a      	ldr	r2, [pc, #40]	; (80015c0 <SysTick_Config+0x40>)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	3b01      	subs	r3, #1
 800159c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800159e:	210f      	movs	r1, #15
 80015a0:	f04f 30ff 	mov.w	r0, #4294967295
 80015a4:	f7ff ff8e 	bl	80014c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015a8:	4b05      	ldr	r3, [pc, #20]	; (80015c0 <SysTick_Config+0x40>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015ae:	4b04      	ldr	r3, [pc, #16]	; (80015c0 <SysTick_Config+0x40>)
 80015b0:	2207      	movs	r2, #7
 80015b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	e000e010 	.word	0xe000e010

080015c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7ff ff29 	bl	8001424 <__NVIC_SetPriorityGrouping>
}
 80015d2:	bf00      	nop
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b086      	sub	sp, #24
 80015de:	af00      	add	r7, sp, #0
 80015e0:	4603      	mov	r3, r0
 80015e2:	60b9      	str	r1, [r7, #8]
 80015e4:	607a      	str	r2, [r7, #4]
 80015e6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015e8:	f7ff ff40 	bl	800146c <__NVIC_GetPriorityGrouping>
 80015ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	68b9      	ldr	r1, [r7, #8]
 80015f2:	6978      	ldr	r0, [r7, #20]
 80015f4:	f7ff ff90 	bl	8001518 <NVIC_EncodePriority>
 80015f8:	4602      	mov	r2, r0
 80015fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015fe:	4611      	mov	r1, r2
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff ff5f 	bl	80014c4 <__NVIC_SetPriority>
}
 8001606:	bf00      	nop
 8001608:	3718      	adds	r7, #24
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800160e:	b580      	push	{r7, lr}
 8001610:	b082      	sub	sp, #8
 8001612:	af00      	add	r7, sp, #0
 8001614:	4603      	mov	r3, r0
 8001616:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001618:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff ff33 	bl	8001488 <__NVIC_EnableIRQ>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b082      	sub	sp, #8
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f7ff ffa4 	bl	8001580 <SysTick_Config>
 8001638:	4603      	mov	r3, r0
}
 800163a:	4618      	mov	r0, r3
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
	...

08001644 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d101      	bne.n	8001656 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e205      	b.n	8001a62 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800165c:	b2db      	uxtb	r3, r3
 800165e:	2b02      	cmp	r3, #2
 8001660:	d004      	beq.n	800166c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2280      	movs	r2, #128	; 0x80
 8001666:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e1fa      	b.n	8001a62 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a8c      	ldr	r2, [pc, #560]	; (80018a4 <HAL_DMA_Abort_IT+0x260>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d04a      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a8b      	ldr	r2, [pc, #556]	; (80018a8 <HAL_DMA_Abort_IT+0x264>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d045      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a89      	ldr	r2, [pc, #548]	; (80018ac <HAL_DMA_Abort_IT+0x268>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d040      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a88      	ldr	r2, [pc, #544]	; (80018b0 <HAL_DMA_Abort_IT+0x26c>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d03b      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a86      	ldr	r2, [pc, #536]	; (80018b4 <HAL_DMA_Abort_IT+0x270>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d036      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a85      	ldr	r2, [pc, #532]	; (80018b8 <HAL_DMA_Abort_IT+0x274>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d031      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a83      	ldr	r2, [pc, #524]	; (80018bc <HAL_DMA_Abort_IT+0x278>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d02c      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a82      	ldr	r2, [pc, #520]	; (80018c0 <HAL_DMA_Abort_IT+0x27c>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d027      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a80      	ldr	r2, [pc, #512]	; (80018c4 <HAL_DMA_Abort_IT+0x280>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d022      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a7f      	ldr	r2, [pc, #508]	; (80018c8 <HAL_DMA_Abort_IT+0x284>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d01d      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a7d      	ldr	r2, [pc, #500]	; (80018cc <HAL_DMA_Abort_IT+0x288>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d018      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a7c      	ldr	r2, [pc, #496]	; (80018d0 <HAL_DMA_Abort_IT+0x28c>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d013      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a7a      	ldr	r2, [pc, #488]	; (80018d4 <HAL_DMA_Abort_IT+0x290>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d00e      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a79      	ldr	r2, [pc, #484]	; (80018d8 <HAL_DMA_Abort_IT+0x294>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d009      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a77      	ldr	r2, [pc, #476]	; (80018dc <HAL_DMA_Abort_IT+0x298>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d004      	beq.n	800170c <HAL_DMA_Abort_IT+0xc8>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a76      	ldr	r2, [pc, #472]	; (80018e0 <HAL_DMA_Abort_IT+0x29c>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d101      	bne.n	8001710 <HAL_DMA_Abort_IT+0xcc>
 800170c:	2301      	movs	r3, #1
 800170e:	e000      	b.n	8001712 <HAL_DMA_Abort_IT+0xce>
 8001710:	2300      	movs	r3, #0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d065      	beq.n	80017e2 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2204      	movs	r2, #4
 800171a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a60      	ldr	r2, [pc, #384]	; (80018a4 <HAL_DMA_Abort_IT+0x260>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d04a      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a5e      	ldr	r2, [pc, #376]	; (80018a8 <HAL_DMA_Abort_IT+0x264>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d045      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a5d      	ldr	r2, [pc, #372]	; (80018ac <HAL_DMA_Abort_IT+0x268>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d040      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a5b      	ldr	r2, [pc, #364]	; (80018b0 <HAL_DMA_Abort_IT+0x26c>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d03b      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a5a      	ldr	r2, [pc, #360]	; (80018b4 <HAL_DMA_Abort_IT+0x270>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d036      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a58      	ldr	r2, [pc, #352]	; (80018b8 <HAL_DMA_Abort_IT+0x274>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d031      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a57      	ldr	r2, [pc, #348]	; (80018bc <HAL_DMA_Abort_IT+0x278>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d02c      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a55      	ldr	r2, [pc, #340]	; (80018c0 <HAL_DMA_Abort_IT+0x27c>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d027      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a54      	ldr	r2, [pc, #336]	; (80018c4 <HAL_DMA_Abort_IT+0x280>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d022      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a52      	ldr	r2, [pc, #328]	; (80018c8 <HAL_DMA_Abort_IT+0x284>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d01d      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a51      	ldr	r2, [pc, #324]	; (80018cc <HAL_DMA_Abort_IT+0x288>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d018      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a4f      	ldr	r2, [pc, #316]	; (80018d0 <HAL_DMA_Abort_IT+0x28c>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d013      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a4e      	ldr	r2, [pc, #312]	; (80018d4 <HAL_DMA_Abort_IT+0x290>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d00e      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a4c      	ldr	r2, [pc, #304]	; (80018d8 <HAL_DMA_Abort_IT+0x294>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d009      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a4b      	ldr	r2, [pc, #300]	; (80018dc <HAL_DMA_Abort_IT+0x298>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d004      	beq.n	80017be <HAL_DMA_Abort_IT+0x17a>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a49      	ldr	r2, [pc, #292]	; (80018e0 <HAL_DMA_Abort_IT+0x29c>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d108      	bne.n	80017d0 <HAL_DMA_Abort_IT+0x18c>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f022 0201 	bic.w	r2, r2, #1
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	e147      	b.n	8001a60 <HAL_DMA_Abort_IT+0x41c>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f022 0201 	bic.w	r2, r2, #1
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	e13e      	b.n	8001a60 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f022 020e 	bic.w	r2, r2, #14
 80017f0:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a2b      	ldr	r2, [pc, #172]	; (80018a4 <HAL_DMA_Abort_IT+0x260>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d04a      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a29      	ldr	r2, [pc, #164]	; (80018a8 <HAL_DMA_Abort_IT+0x264>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d045      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a28      	ldr	r2, [pc, #160]	; (80018ac <HAL_DMA_Abort_IT+0x268>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d040      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a26      	ldr	r2, [pc, #152]	; (80018b0 <HAL_DMA_Abort_IT+0x26c>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d03b      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a25      	ldr	r2, [pc, #148]	; (80018b4 <HAL_DMA_Abort_IT+0x270>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d036      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a23      	ldr	r2, [pc, #140]	; (80018b8 <HAL_DMA_Abort_IT+0x274>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d031      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a22      	ldr	r2, [pc, #136]	; (80018bc <HAL_DMA_Abort_IT+0x278>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d02c      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a20      	ldr	r2, [pc, #128]	; (80018c0 <HAL_DMA_Abort_IT+0x27c>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d027      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a1f      	ldr	r2, [pc, #124]	; (80018c4 <HAL_DMA_Abort_IT+0x280>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d022      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a1d      	ldr	r2, [pc, #116]	; (80018c8 <HAL_DMA_Abort_IT+0x284>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d01d      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a1c      	ldr	r2, [pc, #112]	; (80018cc <HAL_DMA_Abort_IT+0x288>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d018      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a1a      	ldr	r2, [pc, #104]	; (80018d0 <HAL_DMA_Abort_IT+0x28c>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d013      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a19      	ldr	r2, [pc, #100]	; (80018d4 <HAL_DMA_Abort_IT+0x290>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d00e      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a17      	ldr	r2, [pc, #92]	; (80018d8 <HAL_DMA_Abort_IT+0x294>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d009      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a16      	ldr	r2, [pc, #88]	; (80018dc <HAL_DMA_Abort_IT+0x298>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d004      	beq.n	8001892 <HAL_DMA_Abort_IT+0x24e>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a14      	ldr	r2, [pc, #80]	; (80018e0 <HAL_DMA_Abort_IT+0x29c>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d128      	bne.n	80018e4 <HAL_DMA_Abort_IT+0x2a0>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f022 0201 	bic.w	r2, r2, #1
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	e027      	b.n	80018f4 <HAL_DMA_Abort_IT+0x2b0>
 80018a4:	40020010 	.word	0x40020010
 80018a8:	40020028 	.word	0x40020028
 80018ac:	40020040 	.word	0x40020040
 80018b0:	40020058 	.word	0x40020058
 80018b4:	40020070 	.word	0x40020070
 80018b8:	40020088 	.word	0x40020088
 80018bc:	400200a0 	.word	0x400200a0
 80018c0:	400200b8 	.word	0x400200b8
 80018c4:	40020410 	.word	0x40020410
 80018c8:	40020428 	.word	0x40020428
 80018cc:	40020440 	.word	0x40020440
 80018d0:	40020458 	.word	0x40020458
 80018d4:	40020470 	.word	0x40020470
 80018d8:	40020488 	.word	0x40020488
 80018dc:	400204a0 	.word	0x400204a0
 80018e0:	400204b8 	.word	0x400204b8
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f022 0201 	bic.w	r2, r2, #1
 80018f2:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a5c      	ldr	r2, [pc, #368]	; (8001a6c <HAL_DMA_Abort_IT+0x428>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d072      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a5b      	ldr	r2, [pc, #364]	; (8001a70 <HAL_DMA_Abort_IT+0x42c>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d06d      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a59      	ldr	r2, [pc, #356]	; (8001a74 <HAL_DMA_Abort_IT+0x430>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d068      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a58      	ldr	r2, [pc, #352]	; (8001a78 <HAL_DMA_Abort_IT+0x434>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d063      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a56      	ldr	r2, [pc, #344]	; (8001a7c <HAL_DMA_Abort_IT+0x438>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d05e      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a55      	ldr	r2, [pc, #340]	; (8001a80 <HAL_DMA_Abort_IT+0x43c>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d059      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a53      	ldr	r2, [pc, #332]	; (8001a84 <HAL_DMA_Abort_IT+0x440>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d054      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a52      	ldr	r2, [pc, #328]	; (8001a88 <HAL_DMA_Abort_IT+0x444>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d04f      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a50      	ldr	r2, [pc, #320]	; (8001a8c <HAL_DMA_Abort_IT+0x448>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d04a      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a4f      	ldr	r2, [pc, #316]	; (8001a90 <HAL_DMA_Abort_IT+0x44c>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d045      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a4d      	ldr	r2, [pc, #308]	; (8001a94 <HAL_DMA_Abort_IT+0x450>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d040      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a4c      	ldr	r2, [pc, #304]	; (8001a98 <HAL_DMA_Abort_IT+0x454>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d03b      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a4a      	ldr	r2, [pc, #296]	; (8001a9c <HAL_DMA_Abort_IT+0x458>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d036      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a49      	ldr	r2, [pc, #292]	; (8001aa0 <HAL_DMA_Abort_IT+0x45c>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d031      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a47      	ldr	r2, [pc, #284]	; (8001aa4 <HAL_DMA_Abort_IT+0x460>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d02c      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a46      	ldr	r2, [pc, #280]	; (8001aa8 <HAL_DMA_Abort_IT+0x464>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d027      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a44      	ldr	r2, [pc, #272]	; (8001aac <HAL_DMA_Abort_IT+0x468>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d022      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a43      	ldr	r2, [pc, #268]	; (8001ab0 <HAL_DMA_Abort_IT+0x46c>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d01d      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a41      	ldr	r2, [pc, #260]	; (8001ab4 <HAL_DMA_Abort_IT+0x470>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d018      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a40      	ldr	r2, [pc, #256]	; (8001ab8 <HAL_DMA_Abort_IT+0x474>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d013      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a3e      	ldr	r2, [pc, #248]	; (8001abc <HAL_DMA_Abort_IT+0x478>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d00e      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a3d      	ldr	r2, [pc, #244]	; (8001ac0 <HAL_DMA_Abort_IT+0x47c>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d009      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a3b      	ldr	r2, [pc, #236]	; (8001ac4 <HAL_DMA_Abort_IT+0x480>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d004      	beq.n	80019e4 <HAL_DMA_Abort_IT+0x3a0>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a3a      	ldr	r2, [pc, #232]	; (8001ac8 <HAL_DMA_Abort_IT+0x484>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d101      	bne.n	80019e8 <HAL_DMA_Abort_IT+0x3a4>
 80019e4:	2301      	movs	r3, #1
 80019e6:	e000      	b.n	80019ea <HAL_DMA_Abort_IT+0x3a6>
 80019e8:	2300      	movs	r3, #0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d028      	beq.n	8001a40 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80019fc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a02:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a08:	f003 031f 	and.w	r3, r3, #31
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	409a      	lsls	r2, r3
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8001a1c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d00c      	beq.n	8001a40 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001a30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a34:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8001a3e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2200      	movs	r2, #0
 8001a44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d003      	beq.n	8001a60 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3710      	adds	r7, #16
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40020010 	.word	0x40020010
 8001a70:	40020028 	.word	0x40020028
 8001a74:	40020040 	.word	0x40020040
 8001a78:	40020058 	.word	0x40020058
 8001a7c:	40020070 	.word	0x40020070
 8001a80:	40020088 	.word	0x40020088
 8001a84:	400200a0 	.word	0x400200a0
 8001a88:	400200b8 	.word	0x400200b8
 8001a8c:	40020410 	.word	0x40020410
 8001a90:	40020428 	.word	0x40020428
 8001a94:	40020440 	.word	0x40020440
 8001a98:	40020458 	.word	0x40020458
 8001a9c:	40020470 	.word	0x40020470
 8001aa0:	40020488 	.word	0x40020488
 8001aa4:	400204a0 	.word	0x400204a0
 8001aa8:	400204b8 	.word	0x400204b8
 8001aac:	58025408 	.word	0x58025408
 8001ab0:	5802541c 	.word	0x5802541c
 8001ab4:	58025430 	.word	0x58025430
 8001ab8:	58025444 	.word	0x58025444
 8001abc:	58025458 	.word	0x58025458
 8001ac0:	5802546c 	.word	0x5802546c
 8001ac4:	58025480 	.word	0x58025480
 8001ac8:	58025494 	.word	0x58025494

08001acc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b089      	sub	sp, #36	; 0x24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001ada:	4b89      	ldr	r3, [pc, #548]	; (8001d00 <HAL_GPIO_Init+0x234>)
 8001adc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001ade:	e194      	b.n	8001e0a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aec:	4013      	ands	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	f000 8186 	beq.w	8001e04 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d00b      	beq.n	8001b18 <HAL_GPIO_Init+0x4c>
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d007      	beq.n	8001b18 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b0c:	2b11      	cmp	r3, #17
 8001b0e:	d003      	beq.n	8001b18 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	2b12      	cmp	r3, #18
 8001b16:	d130      	bne.n	8001b7a <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	2203      	movs	r2, #3
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	69ba      	ldr	r2, [r7, #24]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	68da      	ldr	r2, [r3, #12]
 8001b34:	69fb      	ldr	r3, [r7, #28]
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b4e:	2201      	movs	r2, #1
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43db      	mvns	r3, r3
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	091b      	lsrs	r3, r3, #4
 8001b64:	f003 0201 	and.w	r2, r3, #1
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	69ba      	ldr	r2, [r7, #24]
 8001b78:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	68db      	ldr	r3, [r3, #12]
 8001b7e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	2203      	movs	r2, #3
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	43db      	mvns	r3, r3
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	689a      	ldr	r2, [r3, #8]
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	69ba      	ldr	r2, [r7, #24]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69ba      	ldr	r2, [r7, #24]
 8001ba8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d003      	beq.n	8001bba <HAL_GPIO_Init+0xee>
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	2b12      	cmp	r3, #18
 8001bb8:	d123      	bne.n	8001c02 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	08da      	lsrs	r2, r3, #3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	3208      	adds	r2, #8
 8001bc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f003 0307 	and.w	r3, r3, #7
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	220f      	movs	r2, #15
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	43db      	mvns	r3, r3
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	4013      	ands	r3, r2
 8001bdc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	691a      	ldr	r2, [r3, #16]
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	f003 0307 	and.w	r3, r3, #7
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	08da      	lsrs	r2, r3, #3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3208      	adds	r2, #8
 8001bfc:	69b9      	ldr	r1, [r7, #24]
 8001bfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	43db      	mvns	r3, r3
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	4013      	ands	r3, r2
 8001c18:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f003 0203 	and.w	r2, r3, #3
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	69ba      	ldr	r2, [r7, #24]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	69ba      	ldr	r2, [r7, #24]
 8001c34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f000 80e0 	beq.w	8001e04 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c44:	4b2f      	ldr	r3, [pc, #188]	; (8001d04 <HAL_GPIO_Init+0x238>)
 8001c46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001c4a:	4a2e      	ldr	r2, [pc, #184]	; (8001d04 <HAL_GPIO_Init+0x238>)
 8001c4c:	f043 0302 	orr.w	r3, r3, #2
 8001c50:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001c54:	4b2b      	ldr	r3, [pc, #172]	; (8001d04 <HAL_GPIO_Init+0x238>)
 8001c56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c62:	4a29      	ldr	r2, [pc, #164]	; (8001d08 <HAL_GPIO_Init+0x23c>)
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	089b      	lsrs	r3, r3, #2
 8001c68:	3302      	adds	r3, #2
 8001c6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	f003 0303 	and.w	r3, r3, #3
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	220f      	movs	r2, #15
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	43db      	mvns	r3, r3
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	4013      	ands	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4a20      	ldr	r2, [pc, #128]	; (8001d0c <HAL_GPIO_Init+0x240>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d052      	beq.n	8001d34 <HAL_GPIO_Init+0x268>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a1f      	ldr	r2, [pc, #124]	; (8001d10 <HAL_GPIO_Init+0x244>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d031      	beq.n	8001cfa <HAL_GPIO_Init+0x22e>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a1e      	ldr	r2, [pc, #120]	; (8001d14 <HAL_GPIO_Init+0x248>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d02b      	beq.n	8001cf6 <HAL_GPIO_Init+0x22a>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a1d      	ldr	r2, [pc, #116]	; (8001d18 <HAL_GPIO_Init+0x24c>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d025      	beq.n	8001cf2 <HAL_GPIO_Init+0x226>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a1c      	ldr	r2, [pc, #112]	; (8001d1c <HAL_GPIO_Init+0x250>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d01f      	beq.n	8001cee <HAL_GPIO_Init+0x222>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a1b      	ldr	r2, [pc, #108]	; (8001d20 <HAL_GPIO_Init+0x254>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d019      	beq.n	8001cea <HAL_GPIO_Init+0x21e>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a1a      	ldr	r2, [pc, #104]	; (8001d24 <HAL_GPIO_Init+0x258>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d013      	beq.n	8001ce6 <HAL_GPIO_Init+0x21a>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a19      	ldr	r2, [pc, #100]	; (8001d28 <HAL_GPIO_Init+0x25c>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d00d      	beq.n	8001ce2 <HAL_GPIO_Init+0x216>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a18      	ldr	r2, [pc, #96]	; (8001d2c <HAL_GPIO_Init+0x260>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d007      	beq.n	8001cde <HAL_GPIO_Init+0x212>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a17      	ldr	r2, [pc, #92]	; (8001d30 <HAL_GPIO_Init+0x264>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d101      	bne.n	8001cda <HAL_GPIO_Init+0x20e>
 8001cd6:	2309      	movs	r3, #9
 8001cd8:	e02d      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cda:	230a      	movs	r3, #10
 8001cdc:	e02b      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cde:	2308      	movs	r3, #8
 8001ce0:	e029      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001ce2:	2307      	movs	r3, #7
 8001ce4:	e027      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001ce6:	2306      	movs	r3, #6
 8001ce8:	e025      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cea:	2305      	movs	r3, #5
 8001cec:	e023      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cee:	2304      	movs	r3, #4
 8001cf0:	e021      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e01f      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	e01d      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e01b      	b.n	8001d36 <HAL_GPIO_Init+0x26a>
 8001cfe:	bf00      	nop
 8001d00:	58000080 	.word	0x58000080
 8001d04:	58024400 	.word	0x58024400
 8001d08:	58000400 	.word	0x58000400
 8001d0c:	58020000 	.word	0x58020000
 8001d10:	58020400 	.word	0x58020400
 8001d14:	58020800 	.word	0x58020800
 8001d18:	58020c00 	.word	0x58020c00
 8001d1c:	58021000 	.word	0x58021000
 8001d20:	58021400 	.word	0x58021400
 8001d24:	58021800 	.word	0x58021800
 8001d28:	58021c00 	.word	0x58021c00
 8001d2c:	58022000 	.word	0x58022000
 8001d30:	58022400 	.word	0x58022400
 8001d34:	2300      	movs	r3, #0
 8001d36:	69fa      	ldr	r2, [r7, #28]
 8001d38:	f002 0203 	and.w	r2, r2, #3
 8001d3c:	0092      	lsls	r2, r2, #2
 8001d3e:	4093      	lsls	r3, r2
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d46:	4938      	ldr	r1, [pc, #224]	; (8001e28 <HAL_GPIO_Init+0x35c>)
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	089b      	lsrs	r3, r3, #2
 8001d4c:	3302      	adds	r3, #2
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	43db      	mvns	r3, r3
 8001d5e:	69ba      	ldr	r2, [r7, #24]
 8001d60:	4013      	ands	r3, r2
 8001d62:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d003      	beq.n	8001d78 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	69ba      	ldr	r2, [r7, #24]
 8001d7c:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	43db      	mvns	r3, r3
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d003      	beq.n	8001da2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001da8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	43db      	mvns	r3, r3
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	4013      	ands	r3, r2
 8001db8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001dce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001dd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	43db      	mvns	r3, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4013      	ands	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d003      	beq.n	8001dfc <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001dfc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	3301      	adds	r3, #1
 8001e08:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	fa22 f303 	lsr.w	r3, r2, r3
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f47f ae63 	bne.w	8001ae0 <HAL_GPIO_Init+0x14>
  }
}
 8001e1a:	bf00      	nop
 8001e1c:	3724      	adds	r7, #36	; 0x24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	58000400 	.word	0x58000400

08001e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	460b      	mov	r3, r1
 8001e36:	807b      	strh	r3, [r7, #2]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e3c:	787b      	ldrb	r3, [r7, #1]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e42:	887a      	ldrh	r2, [r7, #2]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001e48:	e003      	b.n	8001e52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001e4a:	887b      	ldrh	r3, [r7, #2]
 8001e4c:	041a      	lsls	r2, r3, #16
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	619a      	str	r2, [r3, #24]
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
	...

08001e60 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001e68:	4a08      	ldr	r2, [pc, #32]	; (8001e8c <HAL_HSEM_FastTake+0x2c>)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	3320      	adds	r3, #32
 8001e6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e72:	4a07      	ldr	r2, [pc, #28]	; (8001e90 <HAL_HSEM_FastTake+0x30>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d101      	bne.n	8001e7c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	e000      	b.n	8001e7e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	370c      	adds	r7, #12
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	58026400 	.word	0x58026400
 8001e90:	80000300 	.word	0x80000300

08001e94 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001e9e:	4906      	ldr	r1, [pc, #24]	; (8001eb8 <HAL_HSEM_Release+0x24>)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	58026400 	.word	0x58026400

08001ebc <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001ec4:	4b29      	ldr	r3, [pc, #164]	; (8001f6c <HAL_PWREx_ConfigSupply+0xb0>)
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	f003 0307 	and.w	r3, r3, #7
 8001ecc:	2b06      	cmp	r3, #6
 8001ece:	d00a      	beq.n	8001ee6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001ed0:	4b26      	ldr	r3, [pc, #152]	; (8001f6c <HAL_PWREx_ConfigSupply+0xb0>)
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d001      	beq.n	8001ee2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e040      	b.n	8001f64 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	e03e      	b.n	8001f64 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001ee6:	4b21      	ldr	r3, [pc, #132]	; (8001f6c <HAL_PWREx_ConfigSupply+0xb0>)
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8001eee:	491f      	ldr	r1, [pc, #124]	; (8001f6c <HAL_PWREx_ConfigSupply+0xb0>)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001ef6:	f7ff fa5b 	bl	80013b0 <HAL_GetTick>
 8001efa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001efc:	e009      	b.n	8001f12 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001efe:	f7ff fa57 	bl	80013b0 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f0c:	d901      	bls.n	8001f12 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e028      	b.n	8001f64 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001f12:	4b16      	ldr	r3, [pc, #88]	; (8001f6c <HAL_PWREx_ConfigSupply+0xb0>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f1e:	d1ee      	bne.n	8001efe <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2b1e      	cmp	r3, #30
 8001f24:	d008      	beq.n	8001f38 <HAL_PWREx_ConfigSupply+0x7c>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b2e      	cmp	r3, #46	; 0x2e
 8001f2a:	d005      	beq.n	8001f38 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b1d      	cmp	r3, #29
 8001f30:	d002      	beq.n	8001f38 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2b2d      	cmp	r3, #45	; 0x2d
 8001f36:	d114      	bne.n	8001f62 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001f38:	f7ff fa3a 	bl	80013b0 <HAL_GetTick>
 8001f3c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001f3e:	e009      	b.n	8001f54 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001f40:	f7ff fa36 	bl	80013b0 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f4e:	d901      	bls.n	8001f54 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e007      	b.n	8001f64 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001f54:	4b05      	ldr	r3, [pc, #20]	; (8001f6c <HAL_PWREx_ConfigSupply+0xb0>)
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f60:	d1ee      	bne.n	8001f40 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001f62:	2300      	movs	r3, #0
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3710      	adds	r7, #16
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	58024800 	.word	0x58024800

08001f70 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b08c      	sub	sp, #48	; 0x30
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e3ff      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	f000 8087 	beq.w	800209e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f90:	4b99      	ldr	r3, [pc, #612]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8001f92:	691b      	ldr	r3, [r3, #16]
 8001f94:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001f98:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001f9a:	4b97      	ldr	r3, [pc, #604]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fa2:	2b10      	cmp	r3, #16
 8001fa4:	d007      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x46>
 8001fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fa8:	2b18      	cmp	r3, #24
 8001faa:	d110      	bne.n	8001fce <HAL_RCC_OscConfig+0x5e>
 8001fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fae:	f003 0303 	and.w	r3, r3, #3
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d10b      	bne.n	8001fce <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb6:	4b90      	ldr	r3, [pc, #576]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d06c      	beq.n	800209c <HAL_RCC_OscConfig+0x12c>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d168      	bne.n	800209c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e3d9      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fd6:	d106      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x76>
 8001fd8:	4b87      	ldr	r3, [pc, #540]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a86      	ldr	r2, [pc, #536]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8001fde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fe2:	6013      	str	r3, [r2, #0]
 8001fe4:	e02e      	b.n	8002044 <HAL_RCC_OscConfig+0xd4>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d10c      	bne.n	8002008 <HAL_RCC_OscConfig+0x98>
 8001fee:	4b82      	ldr	r3, [pc, #520]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a81      	ldr	r2, [pc, #516]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8001ff4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ff8:	6013      	str	r3, [r2, #0]
 8001ffa:	4b7f      	ldr	r3, [pc, #508]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a7e      	ldr	r2, [pc, #504]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002000:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002004:	6013      	str	r3, [r2, #0]
 8002006:	e01d      	b.n	8002044 <HAL_RCC_OscConfig+0xd4>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002010:	d10c      	bne.n	800202c <HAL_RCC_OscConfig+0xbc>
 8002012:	4b79      	ldr	r3, [pc, #484]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a78      	ldr	r2, [pc, #480]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002018:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800201c:	6013      	str	r3, [r2, #0]
 800201e:	4b76      	ldr	r3, [pc, #472]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a75      	ldr	r2, [pc, #468]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002024:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002028:	6013      	str	r3, [r2, #0]
 800202a:	e00b      	b.n	8002044 <HAL_RCC_OscConfig+0xd4>
 800202c:	4b72      	ldr	r3, [pc, #456]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a71      	ldr	r2, [pc, #452]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002032:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002036:	6013      	str	r3, [r2, #0]
 8002038:	4b6f      	ldr	r3, [pc, #444]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a6e      	ldr	r2, [pc, #440]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 800203e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002042:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d013      	beq.n	8002074 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800204c:	f7ff f9b0 	bl	80013b0 <HAL_GetTick>
 8002050:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002052:	e008      	b.n	8002066 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002054:	f7ff f9ac 	bl	80013b0 <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	2b64      	cmp	r3, #100	; 0x64
 8002060:	d901      	bls.n	8002066 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e38d      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002066:	4b64      	ldr	r3, [pc, #400]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d0f0      	beq.n	8002054 <HAL_RCC_OscConfig+0xe4>
 8002072:	e014      	b.n	800209e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002074:	f7ff f99c 	bl	80013b0 <HAL_GetTick>
 8002078:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800207a:	e008      	b.n	800208e <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800207c:	f7ff f998 	bl	80013b0 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b64      	cmp	r3, #100	; 0x64
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e379      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800208e:	4b5a      	ldr	r3, [pc, #360]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d1f0      	bne.n	800207c <HAL_RCC_OscConfig+0x10c>
 800209a:	e000      	b.n	800209e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800209c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	f000 80ae 	beq.w	8002208 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020ac:	4b52      	ldr	r3, [pc, #328]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 80020ae:	691b      	ldr	r3, [r3, #16]
 80020b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80020b4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80020b6:	4b50      	ldr	r3, [pc, #320]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 80020b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ba:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80020bc:	6a3b      	ldr	r3, [r7, #32]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d007      	beq.n	80020d2 <HAL_RCC_OscConfig+0x162>
 80020c2:	6a3b      	ldr	r3, [r7, #32]
 80020c4:	2b18      	cmp	r3, #24
 80020c6:	d13a      	bne.n	800213e <HAL_RCC_OscConfig+0x1ce>
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	f003 0303 	and.w	r3, r3, #3
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d135      	bne.n	800213e <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020d2:	4b49      	ldr	r3, [pc, #292]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0304 	and.w	r3, r3, #4
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d005      	beq.n	80020ea <HAL_RCC_OscConfig+0x17a>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e34b      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ea:	f7ff f98f 	bl	800140c <HAL_GetREVID>
 80020ee:	4602      	mov	r2, r0
 80020f0:	f241 0303 	movw	r3, #4099	; 0x1003
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d817      	bhi.n	8002128 <HAL_RCC_OscConfig+0x1b8>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	691b      	ldr	r3, [r3, #16]
 80020fc:	2b40      	cmp	r3, #64	; 0x40
 80020fe:	d108      	bne.n	8002112 <HAL_RCC_OscConfig+0x1a2>
 8002100:	4b3d      	ldr	r3, [pc, #244]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002108:	4a3b      	ldr	r2, [pc, #236]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 800210a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800210e:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002110:	e07a      	b.n	8002208 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002112:	4b39      	ldr	r3, [pc, #228]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	691b      	ldr	r3, [r3, #16]
 800211e:	031b      	lsls	r3, r3, #12
 8002120:	4935      	ldr	r1, [pc, #212]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002122:	4313      	orrs	r3, r2
 8002124:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002126:	e06f      	b.n	8002208 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002128:	4b33      	ldr	r3, [pc, #204]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	691b      	ldr	r3, [r3, #16]
 8002134:	061b      	lsls	r3, r3, #24
 8002136:	4930      	ldr	r1, [pc, #192]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002138:	4313      	orrs	r3, r2
 800213a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800213c:	e064      	b.n	8002208 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d045      	beq.n	80021d2 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002146:	4b2c      	ldr	r3, [pc, #176]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f023 0219 	bic.w	r2, r3, #25
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	4929      	ldr	r1, [pc, #164]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002154:	4313      	orrs	r3, r2
 8002156:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002158:	f7ff f92a 	bl	80013b0 <HAL_GetTick>
 800215c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800215e:	e008      	b.n	8002172 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002160:	f7ff f926 	bl	80013b0 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b02      	cmp	r3, #2
 800216c:	d901      	bls.n	8002172 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e307      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002172:	4b21      	ldr	r3, [pc, #132]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0304 	and.w	r3, r3, #4
 800217a:	2b00      	cmp	r3, #0
 800217c:	d0f0      	beq.n	8002160 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800217e:	f7ff f945 	bl	800140c <HAL_GetREVID>
 8002182:	4602      	mov	r2, r0
 8002184:	f241 0303 	movw	r3, #4099	; 0x1003
 8002188:	429a      	cmp	r2, r3
 800218a:	d817      	bhi.n	80021bc <HAL_RCC_OscConfig+0x24c>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	691b      	ldr	r3, [r3, #16]
 8002190:	2b40      	cmp	r3, #64	; 0x40
 8002192:	d108      	bne.n	80021a6 <HAL_RCC_OscConfig+0x236>
 8002194:	4b18      	ldr	r3, [pc, #96]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800219c:	4a16      	ldr	r2, [pc, #88]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 800219e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021a2:	6053      	str	r3, [r2, #4]
 80021a4:	e030      	b.n	8002208 <HAL_RCC_OscConfig+0x298>
 80021a6:	4b14      	ldr	r3, [pc, #80]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	691b      	ldr	r3, [r3, #16]
 80021b2:	031b      	lsls	r3, r3, #12
 80021b4:	4910      	ldr	r1, [pc, #64]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	604b      	str	r3, [r1, #4]
 80021ba:	e025      	b.n	8002208 <HAL_RCC_OscConfig+0x298>
 80021bc:	4b0e      	ldr	r3, [pc, #56]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	691b      	ldr	r3, [r3, #16]
 80021c8:	061b      	lsls	r3, r3, #24
 80021ca:	490b      	ldr	r1, [pc, #44]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	604b      	str	r3, [r1, #4]
 80021d0:	e01a      	b.n	8002208 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021d2:	4b09      	ldr	r3, [pc, #36]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a08      	ldr	r2, [pc, #32]	; (80021f8 <HAL_RCC_OscConfig+0x288>)
 80021d8:	f023 0301 	bic.w	r3, r3, #1
 80021dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021de:	f7ff f8e7 	bl	80013b0 <HAL_GetTick>
 80021e2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80021e4:	e00a      	b.n	80021fc <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021e6:	f7ff f8e3 	bl	80013b0 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d903      	bls.n	80021fc <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e2c4      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
 80021f8:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80021fc:	4ba4      	ldr	r3, [pc, #656]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0304 	and.w	r3, r3, #4
 8002204:	2b00      	cmp	r3, #0
 8002206:	d1ee      	bne.n	80021e6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0310 	and.w	r3, r3, #16
 8002210:	2b00      	cmp	r3, #0
 8002212:	f000 80a9 	beq.w	8002368 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002216:	4b9e      	ldr	r3, [pc, #632]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800221e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002220:	4b9b      	ldr	r3, [pc, #620]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 8002222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002224:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002226:	69bb      	ldr	r3, [r7, #24]
 8002228:	2b08      	cmp	r3, #8
 800222a:	d007      	beq.n	800223c <HAL_RCC_OscConfig+0x2cc>
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	2b18      	cmp	r3, #24
 8002230:	d13a      	bne.n	80022a8 <HAL_RCC_OscConfig+0x338>
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	f003 0303 	and.w	r3, r3, #3
 8002238:	2b01      	cmp	r3, #1
 800223a:	d135      	bne.n	80022a8 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800223c:	4b94      	ldr	r3, [pc, #592]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002244:	2b00      	cmp	r3, #0
 8002246:	d005      	beq.n	8002254 <HAL_RCC_OscConfig+0x2e4>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	69db      	ldr	r3, [r3, #28]
 800224c:	2b80      	cmp	r3, #128	; 0x80
 800224e:	d001      	beq.n	8002254 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e296      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002254:	f7ff f8da 	bl	800140c <HAL_GetREVID>
 8002258:	4602      	mov	r2, r0
 800225a:	f241 0303 	movw	r3, #4099	; 0x1003
 800225e:	429a      	cmp	r2, r3
 8002260:	d817      	bhi.n	8002292 <HAL_RCC_OscConfig+0x322>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6a1b      	ldr	r3, [r3, #32]
 8002266:	2b20      	cmp	r3, #32
 8002268:	d108      	bne.n	800227c <HAL_RCC_OscConfig+0x30c>
 800226a:	4b89      	ldr	r3, [pc, #548]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002272:	4a87      	ldr	r2, [pc, #540]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 8002274:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002278:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800227a:	e075      	b.n	8002368 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800227c:	4b84      	ldr	r3, [pc, #528]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	069b      	lsls	r3, r3, #26
 800228a:	4981      	ldr	r1, [pc, #516]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 800228c:	4313      	orrs	r3, r2
 800228e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002290:	e06a      	b.n	8002368 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002292:	4b7f      	ldr	r3, [pc, #508]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6a1b      	ldr	r3, [r3, #32]
 800229e:	061b      	lsls	r3, r3, #24
 80022a0:	497b      	ldr	r1, [pc, #492]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80022a6:	e05f      	b.n	8002368 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	69db      	ldr	r3, [r3, #28]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d042      	beq.n	8002336 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80022b0:	4b77      	ldr	r3, [pc, #476]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a76      	ldr	r2, [pc, #472]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 80022b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022bc:	f7ff f878 	bl	80013b0 <HAL_GetTick>
 80022c0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80022c2:	e008      	b.n	80022d6 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80022c4:	f7ff f874 	bl	80013b0 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d901      	bls.n	80022d6 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e255      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80022d6:	4b6e      	ldr	r3, [pc, #440]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d0f0      	beq.n	80022c4 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80022e2:	f7ff f893 	bl	800140c <HAL_GetREVID>
 80022e6:	4602      	mov	r2, r0
 80022e8:	f241 0303 	movw	r3, #4099	; 0x1003
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d817      	bhi.n	8002320 <HAL_RCC_OscConfig+0x3b0>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a1b      	ldr	r3, [r3, #32]
 80022f4:	2b20      	cmp	r3, #32
 80022f6:	d108      	bne.n	800230a <HAL_RCC_OscConfig+0x39a>
 80022f8:	4b65      	ldr	r3, [pc, #404]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002300:	4a63      	ldr	r2, [pc, #396]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 8002302:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002306:	6053      	str	r3, [r2, #4]
 8002308:	e02e      	b.n	8002368 <HAL_RCC_OscConfig+0x3f8>
 800230a:	4b61      	ldr	r3, [pc, #388]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a1b      	ldr	r3, [r3, #32]
 8002316:	069b      	lsls	r3, r3, #26
 8002318:	495d      	ldr	r1, [pc, #372]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 800231a:	4313      	orrs	r3, r2
 800231c:	604b      	str	r3, [r1, #4]
 800231e:	e023      	b.n	8002368 <HAL_RCC_OscConfig+0x3f8>
 8002320:	4b5b      	ldr	r3, [pc, #364]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a1b      	ldr	r3, [r3, #32]
 800232c:	061b      	lsls	r3, r3, #24
 800232e:	4958      	ldr	r1, [pc, #352]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 8002330:	4313      	orrs	r3, r2
 8002332:	60cb      	str	r3, [r1, #12]
 8002334:	e018      	b.n	8002368 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002336:	4b56      	ldr	r3, [pc, #344]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a55      	ldr	r2, [pc, #340]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 800233c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002340:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002342:	f7ff f835 	bl	80013b0 <HAL_GetTick>
 8002346:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002348:	e008      	b.n	800235c <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800234a:	f7ff f831 	bl	80013b0 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b02      	cmp	r3, #2
 8002356:	d901      	bls.n	800235c <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e212      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800235c:	4b4c      	ldr	r3, [pc, #304]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002364:	2b00      	cmp	r3, #0
 8002366:	d1f0      	bne.n	800234a <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0308 	and.w	r3, r3, #8
 8002370:	2b00      	cmp	r3, #0
 8002372:	d036      	beq.n	80023e2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	695b      	ldr	r3, [r3, #20]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d019      	beq.n	80023b0 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800237c:	4b44      	ldr	r3, [pc, #272]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 800237e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002380:	4a43      	ldr	r2, [pc, #268]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 8002382:	f043 0301 	orr.w	r3, r3, #1
 8002386:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002388:	f7ff f812 	bl	80013b0 <HAL_GetTick>
 800238c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002390:	f7ff f80e 	bl	80013b0 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e1ef      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80023a2:	4b3b      	ldr	r3, [pc, #236]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 80023a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f0      	beq.n	8002390 <HAL_RCC_OscConfig+0x420>
 80023ae:	e018      	b.n	80023e2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023b0:	4b37      	ldr	r3, [pc, #220]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 80023b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023b4:	4a36      	ldr	r2, [pc, #216]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 80023b6:	f023 0301 	bic.w	r3, r3, #1
 80023ba:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023bc:	f7fe fff8 	bl	80013b0 <HAL_GetTick>
 80023c0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80023c2:	e008      	b.n	80023d6 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023c4:	f7fe fff4 	bl	80013b0 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e1d5      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80023d6:	4b2e      	ldr	r3, [pc, #184]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 80023d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023da:	f003 0302 	and.w	r3, r3, #2
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1f0      	bne.n	80023c4 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0320 	and.w	r3, r3, #32
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d036      	beq.n	800245c <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d019      	beq.n	800242a <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80023f6:	4b26      	ldr	r3, [pc, #152]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a25      	ldr	r2, [pc, #148]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 80023fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002400:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002402:	f7fe ffd5 	bl	80013b0 <HAL_GetTick>
 8002406:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002408:	e008      	b.n	800241c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800240a:	f7fe ffd1 	bl	80013b0 <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d901      	bls.n	800241c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e1b2      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800241c:	4b1c      	ldr	r3, [pc, #112]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002424:	2b00      	cmp	r3, #0
 8002426:	d0f0      	beq.n	800240a <HAL_RCC_OscConfig+0x49a>
 8002428:	e018      	b.n	800245c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800242a:	4b19      	ldr	r3, [pc, #100]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a18      	ldr	r2, [pc, #96]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 8002430:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002434:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002436:	f7fe ffbb 	bl	80013b0 <HAL_GetTick>
 800243a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800243c:	e008      	b.n	8002450 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800243e:	f7fe ffb7 	bl	80013b0 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b02      	cmp	r3, #2
 800244a:	d901      	bls.n	8002450 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e198      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002450:	4b0f      	ldr	r3, [pc, #60]	; (8002490 <HAL_RCC_OscConfig+0x520>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d1f0      	bne.n	800243e <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0304 	and.w	r3, r3, #4
 8002464:	2b00      	cmp	r3, #0
 8002466:	f000 8085 	beq.w	8002574 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800246a:	4b0a      	ldr	r3, [pc, #40]	; (8002494 <HAL_RCC_OscConfig+0x524>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a09      	ldr	r2, [pc, #36]	; (8002494 <HAL_RCC_OscConfig+0x524>)
 8002470:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002474:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002476:	f7fe ff9b 	bl	80013b0 <HAL_GetTick>
 800247a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800247c:	e00c      	b.n	8002498 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800247e:	f7fe ff97 	bl	80013b0 <HAL_GetTick>
 8002482:	4602      	mov	r2, r0
 8002484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	2b64      	cmp	r3, #100	; 0x64
 800248a:	d905      	bls.n	8002498 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e178      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
 8002490:	58024400 	.word	0x58024400
 8002494:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002498:	4b96      	ldr	r3, [pc, #600]	; (80026f4 <HAL_RCC_OscConfig+0x784>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d0ec      	beq.n	800247e <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d106      	bne.n	80024ba <HAL_RCC_OscConfig+0x54a>
 80024ac:	4b92      	ldr	r3, [pc, #584]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80024ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024b0:	4a91      	ldr	r2, [pc, #580]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80024b2:	f043 0301 	orr.w	r3, r3, #1
 80024b6:	6713      	str	r3, [r2, #112]	; 0x70
 80024b8:	e02d      	b.n	8002516 <HAL_RCC_OscConfig+0x5a6>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d10c      	bne.n	80024dc <HAL_RCC_OscConfig+0x56c>
 80024c2:	4b8d      	ldr	r3, [pc, #564]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80024c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024c6:	4a8c      	ldr	r2, [pc, #560]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80024c8:	f023 0301 	bic.w	r3, r3, #1
 80024cc:	6713      	str	r3, [r2, #112]	; 0x70
 80024ce:	4b8a      	ldr	r3, [pc, #552]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80024d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024d2:	4a89      	ldr	r2, [pc, #548]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80024d4:	f023 0304 	bic.w	r3, r3, #4
 80024d8:	6713      	str	r3, [r2, #112]	; 0x70
 80024da:	e01c      	b.n	8002516 <HAL_RCC_OscConfig+0x5a6>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	2b05      	cmp	r3, #5
 80024e2:	d10c      	bne.n	80024fe <HAL_RCC_OscConfig+0x58e>
 80024e4:	4b84      	ldr	r3, [pc, #528]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80024e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024e8:	4a83      	ldr	r2, [pc, #524]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80024ea:	f043 0304 	orr.w	r3, r3, #4
 80024ee:	6713      	str	r3, [r2, #112]	; 0x70
 80024f0:	4b81      	ldr	r3, [pc, #516]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80024f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024f4:	4a80      	ldr	r2, [pc, #512]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80024f6:	f043 0301 	orr.w	r3, r3, #1
 80024fa:	6713      	str	r3, [r2, #112]	; 0x70
 80024fc:	e00b      	b.n	8002516 <HAL_RCC_OscConfig+0x5a6>
 80024fe:	4b7e      	ldr	r3, [pc, #504]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002502:	4a7d      	ldr	r2, [pc, #500]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002504:	f023 0301 	bic.w	r3, r3, #1
 8002508:	6713      	str	r3, [r2, #112]	; 0x70
 800250a:	4b7b      	ldr	r3, [pc, #492]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 800250c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800250e:	4a7a      	ldr	r2, [pc, #488]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002510:	f023 0304 	bic.w	r3, r3, #4
 8002514:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d015      	beq.n	800254a <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800251e:	f7fe ff47 	bl	80013b0 <HAL_GetTick>
 8002522:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002524:	e00a      	b.n	800253c <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002526:	f7fe ff43 	bl	80013b0 <HAL_GetTick>
 800252a:	4602      	mov	r2, r0
 800252c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	f241 3288 	movw	r2, #5000	; 0x1388
 8002534:	4293      	cmp	r3, r2
 8002536:	d901      	bls.n	800253c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e122      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800253c:	4b6e      	ldr	r3, [pc, #440]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 800253e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002540:	f003 0302 	and.w	r3, r3, #2
 8002544:	2b00      	cmp	r3, #0
 8002546:	d0ee      	beq.n	8002526 <HAL_RCC_OscConfig+0x5b6>
 8002548:	e014      	b.n	8002574 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800254a:	f7fe ff31 	bl	80013b0 <HAL_GetTick>
 800254e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002550:	e00a      	b.n	8002568 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002552:	f7fe ff2d 	bl	80013b0 <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002560:	4293      	cmp	r3, r2
 8002562:	d901      	bls.n	8002568 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e10c      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002568:	4b63      	ldr	r3, [pc, #396]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 800256a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800256c:	f003 0302 	and.w	r3, r3, #2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1ee      	bne.n	8002552 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002578:	2b00      	cmp	r3, #0
 800257a:	f000 8101 	beq.w	8002780 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800257e:	4b5e      	ldr	r3, [pc, #376]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002586:	2b18      	cmp	r3, #24
 8002588:	f000 80bc 	beq.w	8002704 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002590:	2b02      	cmp	r3, #2
 8002592:	f040 8095 	bne.w	80026c0 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002596:	4b58      	ldr	r3, [pc, #352]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a57      	ldr	r2, [pc, #348]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 800259c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a2:	f7fe ff05 	bl	80013b0 <HAL_GetTick>
 80025a6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80025a8:	e008      	b.n	80025bc <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025aa:	f7fe ff01 	bl	80013b0 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d901      	bls.n	80025bc <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e0e2      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80025bc:	4b4e      	ldr	r3, [pc, #312]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d1f0      	bne.n	80025aa <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025c8:	4b4b      	ldr	r3, [pc, #300]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80025ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025cc:	4b4b      	ldr	r3, [pc, #300]	; (80026fc <HAL_RCC_OscConfig+0x78c>)
 80025ce:	4013      	ands	r3, r2
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80025d8:	0112      	lsls	r2, r2, #4
 80025da:	430a      	orrs	r2, r1
 80025dc:	4946      	ldr	r1, [pc, #280]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	628b      	str	r3, [r1, #40]	; 0x28
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e6:	3b01      	subs	r3, #1
 80025e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025f0:	3b01      	subs	r3, #1
 80025f2:	025b      	lsls	r3, r3, #9
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	431a      	orrs	r2, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025fc:	3b01      	subs	r3, #1
 80025fe:	041b      	lsls	r3, r3, #16
 8002600:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002604:	431a      	orrs	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800260a:	3b01      	subs	r3, #1
 800260c:	061b      	lsls	r3, r3, #24
 800260e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002612:	4939      	ldr	r1, [pc, #228]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002614:	4313      	orrs	r3, r2
 8002616:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002618:	4b37      	ldr	r3, [pc, #220]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 800261a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800261c:	4a36      	ldr	r2, [pc, #216]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 800261e:	f023 0301 	bic.w	r3, r3, #1
 8002622:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002624:	4b34      	ldr	r3, [pc, #208]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002626:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002628:	4b35      	ldr	r3, [pc, #212]	; (8002700 <HAL_RCC_OscConfig+0x790>)
 800262a:	4013      	ands	r3, r2
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002630:	00d2      	lsls	r2, r2, #3
 8002632:	4931      	ldr	r1, [pc, #196]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002634:	4313      	orrs	r3, r2
 8002636:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002638:	4b2f      	ldr	r3, [pc, #188]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 800263a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800263c:	f023 020c 	bic.w	r2, r3, #12
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002644:	492c      	ldr	r1, [pc, #176]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002646:	4313      	orrs	r3, r2
 8002648:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800264a:	4b2b      	ldr	r3, [pc, #172]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 800264c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800264e:	f023 0202 	bic.w	r2, r3, #2
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002656:	4928      	ldr	r1, [pc, #160]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002658:	4313      	orrs	r3, r2
 800265a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800265c:	4b26      	ldr	r3, [pc, #152]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 800265e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002660:	4a25      	ldr	r2, [pc, #148]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002662:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002666:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002668:	4b23      	ldr	r3, [pc, #140]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 800266a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266c:	4a22      	ldr	r2, [pc, #136]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 800266e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002672:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002674:	4b20      	ldr	r3, [pc, #128]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002678:	4a1f      	ldr	r2, [pc, #124]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 800267a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800267e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002680:	4b1d      	ldr	r3, [pc, #116]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002684:	4a1c      	ldr	r2, [pc, #112]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002686:	f043 0301 	orr.w	r3, r3, #1
 800268a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800268c:	4b1a      	ldr	r3, [pc, #104]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a19      	ldr	r2, [pc, #100]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 8002692:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002696:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002698:	f7fe fe8a 	bl	80013b0 <HAL_GetTick>
 800269c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026a0:	f7fe fe86 	bl	80013b0 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e067      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80026b2:	4b11      	ldr	r3, [pc, #68]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d0f0      	beq.n	80026a0 <HAL_RCC_OscConfig+0x730>
 80026be:	e05f      	b.n	8002780 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026c0:	4b0d      	ldr	r3, [pc, #52]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a0c      	ldr	r2, [pc, #48]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80026c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80026ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026cc:	f7fe fe70 	bl	80013b0 <HAL_GetTick>
 80026d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80026d2:	e008      	b.n	80026e6 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026d4:	f7fe fe6c 	bl	80013b0 <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e04d      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80026e6:	4b04      	ldr	r3, [pc, #16]	; (80026f8 <HAL_RCC_OscConfig+0x788>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1f0      	bne.n	80026d4 <HAL_RCC_OscConfig+0x764>
 80026f2:	e045      	b.n	8002780 <HAL_RCC_OscConfig+0x810>
 80026f4:	58024800 	.word	0x58024800
 80026f8:	58024400 	.word	0x58024400
 80026fc:	fffffc0c 	.word	0xfffffc0c
 8002700:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002704:	4b21      	ldr	r3, [pc, #132]	; (800278c <HAL_RCC_OscConfig+0x81c>)
 8002706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002708:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800270a:	4b20      	ldr	r3, [pc, #128]	; (800278c <HAL_RCC_OscConfig+0x81c>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002714:	2b01      	cmp	r3, #1
 8002716:	d031      	beq.n	800277c <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	f003 0203 	and.w	r2, r3, #3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002722:	429a      	cmp	r2, r3
 8002724:	d12a      	bne.n	800277c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	091b      	lsrs	r3, r3, #4
 800272a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002732:	429a      	cmp	r2, r3
 8002734:	d122      	bne.n	800277c <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002740:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002742:	429a      	cmp	r2, r3
 8002744:	d11a      	bne.n	800277c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	0a5b      	lsrs	r3, r3, #9
 800274a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002752:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002754:	429a      	cmp	r2, r3
 8002756:	d111      	bne.n	800277c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	0c1b      	lsrs	r3, r3, #16
 800275c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002764:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002766:	429a      	cmp	r2, r3
 8002768:	d108      	bne.n	800277c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	0e1b      	lsrs	r3, r3, #24
 800276e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002776:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002778:	429a      	cmp	r2, r3
 800277a:	d001      	beq.n	8002780 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e000      	b.n	8002782 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	3730      	adds	r7, #48	; 0x30
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	58024400 	.word	0x58024400

08002790 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d101      	bne.n	80027a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e19c      	b.n	8002ade <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027a4:	4b8a      	ldr	r3, [pc, #552]	; (80029d0 <HAL_RCC_ClockConfig+0x240>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 030f 	and.w	r3, r3, #15
 80027ac:	683a      	ldr	r2, [r7, #0]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d910      	bls.n	80027d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b2:	4b87      	ldr	r3, [pc, #540]	; (80029d0 <HAL_RCC_ClockConfig+0x240>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f023 020f 	bic.w	r2, r3, #15
 80027ba:	4985      	ldr	r1, [pc, #532]	; (80029d0 <HAL_RCC_ClockConfig+0x240>)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	4313      	orrs	r3, r2
 80027c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027c2:	4b83      	ldr	r3, [pc, #524]	; (80029d0 <HAL_RCC_ClockConfig+0x240>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 030f 	and.w	r3, r3, #15
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d001      	beq.n	80027d4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e184      	b.n	8002ade <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0304 	and.w	r3, r3, #4
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d010      	beq.n	8002802 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	691a      	ldr	r2, [r3, #16]
 80027e4:	4b7b      	ldr	r3, [pc, #492]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d908      	bls.n	8002802 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80027f0:	4b78      	ldr	r3, [pc, #480]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	691b      	ldr	r3, [r3, #16]
 80027fc:	4975      	ldr	r1, [pc, #468]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0308 	and.w	r3, r3, #8
 800280a:	2b00      	cmp	r3, #0
 800280c:	d010      	beq.n	8002830 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	695a      	ldr	r2, [r3, #20]
 8002812:	4b70      	ldr	r3, [pc, #448]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 8002814:	69db      	ldr	r3, [r3, #28]
 8002816:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800281a:	429a      	cmp	r2, r3
 800281c:	d908      	bls.n	8002830 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800281e:	4b6d      	ldr	r3, [pc, #436]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	496a      	ldr	r1, [pc, #424]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 800282c:	4313      	orrs	r3, r2
 800282e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0310 	and.w	r3, r3, #16
 8002838:	2b00      	cmp	r3, #0
 800283a:	d010      	beq.n	800285e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	699a      	ldr	r2, [r3, #24]
 8002840:	4b64      	ldr	r3, [pc, #400]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 8002842:	69db      	ldr	r3, [r3, #28]
 8002844:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002848:	429a      	cmp	r2, r3
 800284a:	d908      	bls.n	800285e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800284c:	4b61      	ldr	r3, [pc, #388]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 800284e:	69db      	ldr	r3, [r3, #28]
 8002850:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	699b      	ldr	r3, [r3, #24]
 8002858:	495e      	ldr	r1, [pc, #376]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 800285a:	4313      	orrs	r3, r2
 800285c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0320 	and.w	r3, r3, #32
 8002866:	2b00      	cmp	r3, #0
 8002868:	d010      	beq.n	800288c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	69da      	ldr	r2, [r3, #28]
 800286e:	4b59      	ldr	r3, [pc, #356]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 8002870:	6a1b      	ldr	r3, [r3, #32]
 8002872:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002876:	429a      	cmp	r2, r3
 8002878:	d908      	bls.n	800288c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800287a:	4b56      	ldr	r3, [pc, #344]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 800287c:	6a1b      	ldr	r3, [r3, #32]
 800287e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	69db      	ldr	r3, [r3, #28]
 8002886:	4953      	ldr	r1, [pc, #332]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 8002888:	4313      	orrs	r3, r2
 800288a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d010      	beq.n	80028ba <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	68da      	ldr	r2, [r3, #12]
 800289c:	4b4d      	ldr	r3, [pc, #308]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	f003 030f 	and.w	r3, r3, #15
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d908      	bls.n	80028ba <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028a8:	4b4a      	ldr	r3, [pc, #296]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	f023 020f 	bic.w	r2, r3, #15
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	4947      	ldr	r1, [pc, #284]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d055      	beq.n	8002972 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80028c6:	4b43      	ldr	r3, [pc, #268]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 80028c8:	699b      	ldr	r3, [r3, #24]
 80028ca:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	4940      	ldr	r1, [pc, #256]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 80028d4:	4313      	orrs	r3, r2
 80028d6:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d107      	bne.n	80028f0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028e0:	4b3c      	ldr	r3, [pc, #240]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d121      	bne.n	8002930 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e0f6      	b.n	8002ade <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	2b03      	cmp	r3, #3
 80028f6:	d107      	bne.n	8002908 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80028f8:	4b36      	ldr	r3, [pc, #216]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d115      	bne.n	8002930 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e0ea      	b.n	8002ade <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d107      	bne.n	8002920 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002910:	4b30      	ldr	r3, [pc, #192]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002918:	2b00      	cmp	r3, #0
 800291a:	d109      	bne.n	8002930 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e0de      	b.n	8002ade <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002920:	4b2c      	ldr	r3, [pc, #176]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0304 	and.w	r3, r3, #4
 8002928:	2b00      	cmp	r3, #0
 800292a:	d101      	bne.n	8002930 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e0d6      	b.n	8002ade <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002930:	4b28      	ldr	r3, [pc, #160]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	f023 0207 	bic.w	r2, r3, #7
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	4925      	ldr	r1, [pc, #148]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 800293e:	4313      	orrs	r3, r2
 8002940:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002942:	f7fe fd35 	bl	80013b0 <HAL_GetTick>
 8002946:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002948:	e00a      	b.n	8002960 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800294a:	f7fe fd31 	bl	80013b0 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	f241 3288 	movw	r2, #5000	; 0x1388
 8002958:	4293      	cmp	r3, r2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e0be      	b.n	8002ade <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002960:	4b1c      	ldr	r3, [pc, #112]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	00db      	lsls	r3, r3, #3
 800296e:	429a      	cmp	r2, r3
 8002970:	d1eb      	bne.n	800294a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d010      	beq.n	80029a0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	68da      	ldr	r2, [r3, #12]
 8002982:	4b14      	ldr	r3, [pc, #80]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	f003 030f 	and.w	r3, r3, #15
 800298a:	429a      	cmp	r2, r3
 800298c:	d208      	bcs.n	80029a0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800298e:	4b11      	ldr	r3, [pc, #68]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	f023 020f 	bic.w	r2, r3, #15
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	490e      	ldr	r1, [pc, #56]	; (80029d4 <HAL_RCC_ClockConfig+0x244>)
 800299c:	4313      	orrs	r3, r2
 800299e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029a0:	4b0b      	ldr	r3, [pc, #44]	; (80029d0 <HAL_RCC_ClockConfig+0x240>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 030f 	and.w	r3, r3, #15
 80029a8:	683a      	ldr	r2, [r7, #0]
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d214      	bcs.n	80029d8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ae:	4b08      	ldr	r3, [pc, #32]	; (80029d0 <HAL_RCC_ClockConfig+0x240>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f023 020f 	bic.w	r2, r3, #15
 80029b6:	4906      	ldr	r1, [pc, #24]	; (80029d0 <HAL_RCC_ClockConfig+0x240>)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029be:	4b04      	ldr	r3, [pc, #16]	; (80029d0 <HAL_RCC_ClockConfig+0x240>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 030f 	and.w	r3, r3, #15
 80029c6:	683a      	ldr	r2, [r7, #0]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d005      	beq.n	80029d8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e086      	b.n	8002ade <HAL_RCC_ClockConfig+0x34e>
 80029d0:	52002000 	.word	0x52002000
 80029d4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0304 	and.w	r3, r3, #4
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d010      	beq.n	8002a06 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	691a      	ldr	r2, [r3, #16]
 80029e8:	4b3f      	ldr	r3, [pc, #252]	; (8002ae8 <HAL_RCC_ClockConfig+0x358>)
 80029ea:	699b      	ldr	r3, [r3, #24]
 80029ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d208      	bcs.n	8002a06 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80029f4:	4b3c      	ldr	r3, [pc, #240]	; (8002ae8 <HAL_RCC_ClockConfig+0x358>)
 80029f6:	699b      	ldr	r3, [r3, #24]
 80029f8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	4939      	ldr	r1, [pc, #228]	; (8002ae8 <HAL_RCC_ClockConfig+0x358>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0308 	and.w	r3, r3, #8
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d010      	beq.n	8002a34 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	695a      	ldr	r2, [r3, #20]
 8002a16:	4b34      	ldr	r3, [pc, #208]	; (8002ae8 <HAL_RCC_ClockConfig+0x358>)
 8002a18:	69db      	ldr	r3, [r3, #28]
 8002a1a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d208      	bcs.n	8002a34 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002a22:	4b31      	ldr	r3, [pc, #196]	; (8002ae8 <HAL_RCC_ClockConfig+0x358>)
 8002a24:	69db      	ldr	r3, [r3, #28]
 8002a26:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	695b      	ldr	r3, [r3, #20]
 8002a2e:	492e      	ldr	r1, [pc, #184]	; (8002ae8 <HAL_RCC_ClockConfig+0x358>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0310 	and.w	r3, r3, #16
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d010      	beq.n	8002a62 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	699a      	ldr	r2, [r3, #24]
 8002a44:	4b28      	ldr	r3, [pc, #160]	; (8002ae8 <HAL_RCC_ClockConfig+0x358>)
 8002a46:	69db      	ldr	r3, [r3, #28]
 8002a48:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d208      	bcs.n	8002a62 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002a50:	4b25      	ldr	r3, [pc, #148]	; (8002ae8 <HAL_RCC_ClockConfig+0x358>)
 8002a52:	69db      	ldr	r3, [r3, #28]
 8002a54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	4922      	ldr	r1, [pc, #136]	; (8002ae8 <HAL_RCC_ClockConfig+0x358>)
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0320 	and.w	r3, r3, #32
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d010      	beq.n	8002a90 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	69da      	ldr	r2, [r3, #28]
 8002a72:	4b1d      	ldr	r3, [pc, #116]	; (8002ae8 <HAL_RCC_ClockConfig+0x358>)
 8002a74:	6a1b      	ldr	r3, [r3, #32]
 8002a76:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d208      	bcs.n	8002a90 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002a7e:	4b1a      	ldr	r3, [pc, #104]	; (8002ae8 <HAL_RCC_ClockConfig+0x358>)
 8002a80:	6a1b      	ldr	r3, [r3, #32]
 8002a82:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	4917      	ldr	r1, [pc, #92]	; (8002ae8 <HAL_RCC_ClockConfig+0x358>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002a90:	f000 f834 	bl	8002afc <HAL_RCC_GetSysClockFreq>
 8002a94:	4601      	mov	r1, r0
 8002a96:	4b14      	ldr	r3, [pc, #80]	; (8002ae8 <HAL_RCC_ClockConfig+0x358>)
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	0a1b      	lsrs	r3, r3, #8
 8002a9c:	f003 030f 	and.w	r3, r3, #15
 8002aa0:	4a12      	ldr	r2, [pc, #72]	; (8002aec <HAL_RCC_ClockConfig+0x35c>)
 8002aa2:	5cd3      	ldrb	r3, [r2, r3]
 8002aa4:	f003 031f 	and.w	r3, r3, #31
 8002aa8:	fa21 f303 	lsr.w	r3, r1, r3
 8002aac:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002aae:	4b0e      	ldr	r3, [pc, #56]	; (8002ae8 <HAL_RCC_ClockConfig+0x358>)
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	f003 030f 	and.w	r3, r3, #15
 8002ab6:	4a0d      	ldr	r2, [pc, #52]	; (8002aec <HAL_RCC_ClockConfig+0x35c>)
 8002ab8:	5cd3      	ldrb	r3, [r2, r3]
 8002aba:	f003 031f 	and.w	r3, r3, #31
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ac4:	4a0a      	ldr	r2, [pc, #40]	; (8002af0 <HAL_RCC_ClockConfig+0x360>)
 8002ac6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002ac8:	4a0a      	ldr	r2, [pc, #40]	; (8002af4 <HAL_RCC_ClockConfig+0x364>)
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8002ace:	4b0a      	ldr	r3, [pc, #40]	; (8002af8 <HAL_RCC_ClockConfig+0x368>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7fe fc22 	bl	800131c <HAL_InitTick>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3718      	adds	r7, #24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	58024400 	.word	0x58024400
 8002aec:	080088e8 	.word	0x080088e8
 8002af0:	20000004 	.word	0x20000004
 8002af4:	20000000 	.word	0x20000000
 8002af8:	20000008 	.word	0x20000008

08002afc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b089      	sub	sp, #36	; 0x24
 8002b00:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b02:	4baf      	ldr	r3, [pc, #700]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002b0a:	2b18      	cmp	r3, #24
 8002b0c:	f200 814e 	bhi.w	8002dac <HAL_RCC_GetSysClockFreq+0x2b0>
 8002b10:	a201      	add	r2, pc, #4	; (adr r2, 8002b18 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b16:	bf00      	nop
 8002b18:	08002b7d 	.word	0x08002b7d
 8002b1c:	08002dad 	.word	0x08002dad
 8002b20:	08002dad 	.word	0x08002dad
 8002b24:	08002dad 	.word	0x08002dad
 8002b28:	08002dad 	.word	0x08002dad
 8002b2c:	08002dad 	.word	0x08002dad
 8002b30:	08002dad 	.word	0x08002dad
 8002b34:	08002dad 	.word	0x08002dad
 8002b38:	08002ba3 	.word	0x08002ba3
 8002b3c:	08002dad 	.word	0x08002dad
 8002b40:	08002dad 	.word	0x08002dad
 8002b44:	08002dad 	.word	0x08002dad
 8002b48:	08002dad 	.word	0x08002dad
 8002b4c:	08002dad 	.word	0x08002dad
 8002b50:	08002dad 	.word	0x08002dad
 8002b54:	08002dad 	.word	0x08002dad
 8002b58:	08002ba9 	.word	0x08002ba9
 8002b5c:	08002dad 	.word	0x08002dad
 8002b60:	08002dad 	.word	0x08002dad
 8002b64:	08002dad 	.word	0x08002dad
 8002b68:	08002dad 	.word	0x08002dad
 8002b6c:	08002dad 	.word	0x08002dad
 8002b70:	08002dad 	.word	0x08002dad
 8002b74:	08002dad 	.word	0x08002dad
 8002b78:	08002baf 	.word	0x08002baf
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002b7c:	4b90      	ldr	r3, [pc, #576]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0320 	and.w	r3, r3, #32
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d009      	beq.n	8002b9c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002b88:	4b8d      	ldr	r3, [pc, #564]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	08db      	lsrs	r3, r3, #3
 8002b8e:	f003 0303 	and.w	r3, r3, #3
 8002b92:	4a8c      	ldr	r2, [pc, #560]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8002b94:	fa22 f303 	lsr.w	r3, r2, r3
 8002b98:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8002b9a:	e10a      	b.n	8002db2 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002b9c:	4b89      	ldr	r3, [pc, #548]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8002b9e:	61bb      	str	r3, [r7, #24]
    break;
 8002ba0:	e107      	b.n	8002db2 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002ba2:	4b89      	ldr	r3, [pc, #548]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8002ba4:	61bb      	str	r3, [r7, #24]
    break;
 8002ba6:	e104      	b.n	8002db2 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002ba8:	4b88      	ldr	r3, [pc, #544]	; (8002dcc <HAL_RCC_GetSysClockFreq+0x2d0>)
 8002baa:	61bb      	str	r3, [r7, #24]
    break;
 8002bac:	e101      	b.n	8002db2 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002bae:	4b84      	ldr	r3, [pc, #528]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb2:	f003 0303 	and.w	r3, r3, #3
 8002bb6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002bb8:	4b81      	ldr	r3, [pc, #516]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bbc:	091b      	lsrs	r3, r3, #4
 8002bbe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002bc2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002bc4:	4b7e      	ldr	r3, [pc, #504]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002bce:	4b7c      	ldr	r3, [pc, #496]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bd2:	08db      	lsrs	r3, r3, #3
 8002bd4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002bd8:	68fa      	ldr	r2, [r7, #12]
 8002bda:	fb02 f303 	mul.w	r3, r2, r3
 8002bde:	ee07 3a90 	vmov	s15, r3
 8002be2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002be6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 80da 	beq.w	8002da6 <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d05a      	beq.n	8002cae <HAL_RCC_GetSysClockFreq+0x1b2>
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d302      	bcc.n	8002c02 <HAL_RCC_GetSysClockFreq+0x106>
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d078      	beq.n	8002cf2 <HAL_RCC_GetSysClockFreq+0x1f6>
 8002c00:	e099      	b.n	8002d36 <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002c02:	4b6f      	ldr	r3, [pc, #444]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0320 	and.w	r3, r3, #32
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d02d      	beq.n	8002c6a <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002c0e:	4b6c      	ldr	r3, [pc, #432]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	08db      	lsrs	r3, r3, #3
 8002c14:	f003 0303 	and.w	r3, r3, #3
 8002c18:	4a6a      	ldr	r2, [pc, #424]	; (8002dc4 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8002c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c1e:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	ee07 3a90 	vmov	s15, r3
 8002c26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	ee07 3a90 	vmov	s15, r3
 8002c30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c34:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c38:	4b61      	ldr	r3, [pc, #388]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c40:	ee07 3a90 	vmov	s15, r3
 8002c44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c48:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c4c:	eddf 5a60 	vldr	s11, [pc, #384]	; 8002dd0 <HAL_RCC_GetSysClockFreq+0x2d4>
 8002c50:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c54:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c58:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002c5c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c64:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8002c68:	e087      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	ee07 3a90 	vmov	s15, r3
 8002c70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c74:	eddf 6a57 	vldr	s13, [pc, #348]	; 8002dd4 <HAL_RCC_GetSysClockFreq+0x2d8>
 8002c78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c7c:	4b50      	ldr	r3, [pc, #320]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c84:	ee07 3a90 	vmov	s15, r3
 8002c88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c8c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c90:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8002dd0 <HAL_RCC_GetSysClockFreq+0x2d4>
 8002c94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c9c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002ca0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ca4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ca8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002cac:	e065      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	ee07 3a90 	vmov	s15, r3
 8002cb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cb8:	eddf 6a47 	vldr	s13, [pc, #284]	; 8002dd8 <HAL_RCC_GetSysClockFreq+0x2dc>
 8002cbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002cc0:	4b3f      	ldr	r3, [pc, #252]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cc8:	ee07 3a90 	vmov	s15, r3
 8002ccc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002cd0:	ed97 6a02 	vldr	s12, [r7, #8]
 8002cd4:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8002dd0 <HAL_RCC_GetSysClockFreq+0x2d4>
 8002cd8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002cdc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ce0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002ce4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ce8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002cf0:	e043      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	ee07 3a90 	vmov	s15, r3
 8002cf8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cfc:	eddf 6a37 	vldr	s13, [pc, #220]	; 8002ddc <HAL_RCC_GetSysClockFreq+0x2e0>
 8002d00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d04:	4b2e      	ldr	r3, [pc, #184]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d0c:	ee07 3a90 	vmov	s15, r3
 8002d10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d14:	ed97 6a02 	vldr	s12, [r7, #8]
 8002d18:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8002dd0 <HAL_RCC_GetSysClockFreq+0x2d4>
 8002d1c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d20:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d24:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002d28:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d30:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002d34:	e021      	b.n	8002d7a <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	ee07 3a90 	vmov	s15, r3
 8002d3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d40:	eddf 6a25 	vldr	s13, [pc, #148]	; 8002dd8 <HAL_RCC_GetSysClockFreq+0x2dc>
 8002d44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d48:	4b1d      	ldr	r3, [pc, #116]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d50:	ee07 3a90 	vmov	s15, r3
 8002d54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d58:	ed97 6a02 	vldr	s12, [r7, #8]
 8002d5c:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8002dd0 <HAL_RCC_GetSysClockFreq+0x2d4>
 8002d60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d68:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002d6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d74:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002d78:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8002d7a:	4b11      	ldr	r3, [pc, #68]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7e:	0a5b      	lsrs	r3, r3, #9
 8002d80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d84:	3301      	adds	r3, #1
 8002d86:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	ee07 3a90 	vmov	s15, r3
 8002d8e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d92:	edd7 6a07 	vldr	s13, [r7, #28]
 8002d96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d9e:	ee17 3a90 	vmov	r3, s15
 8002da2:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8002da4:	e005      	b.n	8002db2 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8002da6:	2300      	movs	r3, #0
 8002da8:	61bb      	str	r3, [r7, #24]
    break;
 8002daa:	e002      	b.n	8002db2 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8002dac:	4b06      	ldr	r3, [pc, #24]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8002dae:	61bb      	str	r3, [r7, #24]
    break;
 8002db0:	bf00      	nop
  }

  return sysclockfreq;
 8002db2:	69bb      	ldr	r3, [r7, #24]
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3724      	adds	r7, #36	; 0x24
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr
 8002dc0:	58024400 	.word	0x58024400
 8002dc4:	03d09000 	.word	0x03d09000
 8002dc8:	003d0900 	.word	0x003d0900
 8002dcc:	02625a00 	.word	0x02625a00
 8002dd0:	46000000 	.word	0x46000000
 8002dd4:	4c742400 	.word	0x4c742400
 8002dd8:	4a742400 	.word	0x4a742400
 8002ddc:	4c189680 	.word	0x4c189680

08002de0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002de6:	f7ff fe89 	bl	8002afc <HAL_RCC_GetSysClockFreq>
 8002dea:	4601      	mov	r1, r0
 8002dec:	4b10      	ldr	r3, [pc, #64]	; (8002e30 <HAL_RCC_GetHCLKFreq+0x50>)
 8002dee:	699b      	ldr	r3, [r3, #24]
 8002df0:	0a1b      	lsrs	r3, r3, #8
 8002df2:	f003 030f 	and.w	r3, r3, #15
 8002df6:	4a0f      	ldr	r2, [pc, #60]	; (8002e34 <HAL_RCC_GetHCLKFreq+0x54>)
 8002df8:	5cd3      	ldrb	r3, [r2, r3]
 8002dfa:	f003 031f 	and.w	r3, r3, #31
 8002dfe:	fa21 f303 	lsr.w	r3, r1, r3
 8002e02:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002e04:	4b0a      	ldr	r3, [pc, #40]	; (8002e30 <HAL_RCC_GetHCLKFreq+0x50>)
 8002e06:	699b      	ldr	r3, [r3, #24]
 8002e08:	f003 030f 	and.w	r3, r3, #15
 8002e0c:	4a09      	ldr	r2, [pc, #36]	; (8002e34 <HAL_RCC_GetHCLKFreq+0x54>)
 8002e0e:	5cd3      	ldrb	r3, [r2, r3]
 8002e10:	f003 031f 	and.w	r3, r3, #31
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	fa22 f303 	lsr.w	r3, r2, r3
 8002e1a:	4a07      	ldr	r2, [pc, #28]	; (8002e38 <HAL_RCC_GetHCLKFreq+0x58>)
 8002e1c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002e1e:	4a07      	ldr	r2, [pc, #28]	; (8002e3c <HAL_RCC_GetHCLKFreq+0x5c>)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002e24:	4b04      	ldr	r3, [pc, #16]	; (8002e38 <HAL_RCC_GetHCLKFreq+0x58>)
 8002e26:	681b      	ldr	r3, [r3, #0]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3708      	adds	r7, #8
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	58024400 	.word	0x58024400
 8002e34:	080088e8 	.word	0x080088e8
 8002e38:	20000004 	.word	0x20000004
 8002e3c:	20000000 	.word	0x20000000

08002e40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002e44:	f7ff ffcc 	bl	8002de0 <HAL_RCC_GetHCLKFreq>
 8002e48:	4601      	mov	r1, r0
 8002e4a:	4b06      	ldr	r3, [pc, #24]	; (8002e64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	091b      	lsrs	r3, r3, #4
 8002e50:	f003 0307 	and.w	r3, r3, #7
 8002e54:	4a04      	ldr	r2, [pc, #16]	; (8002e68 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e56:	5cd3      	ldrb	r3, [r2, r3]
 8002e58:	f003 031f 	and.w	r3, r3, #31
 8002e5c:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	58024400 	.word	0x58024400
 8002e68:	080088e8 	.word	0x080088e8

08002e6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002e70:	f7ff ffb6 	bl	8002de0 <HAL_RCC_GetHCLKFreq>
 8002e74:	4601      	mov	r1, r0
 8002e76:	4b06      	ldr	r3, [pc, #24]	; (8002e90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e78:	69db      	ldr	r3, [r3, #28]
 8002e7a:	0a1b      	lsrs	r3, r3, #8
 8002e7c:	f003 0307 	and.w	r3, r3, #7
 8002e80:	4a04      	ldr	r2, [pc, #16]	; (8002e94 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e82:	5cd3      	ldrb	r3, [r2, r3]
 8002e84:	f003 031f 	and.w	r3, r3, #31
 8002e88:	fa21 f303 	lsr.w	r3, r1, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	58024400 	.word	0x58024400
 8002e94:	080088e8 	.word	0x080088e8

08002e98 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d03d      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002eb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ebc:	d013      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002ebe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ec2:	d802      	bhi.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d007      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002ec8:	e01f      	b.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002eca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002ece:	d013      	beq.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002ed0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002ed4:	d01c      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002ed6:	e018      	b.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ed8:	4baf      	ldr	r3, [pc, #700]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002edc:	4aae      	ldr	r2, [pc, #696]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002ede:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ee2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002ee4:	e015      	b.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	3304      	adds	r3, #4
 8002eea:	2102      	movs	r1, #2
 8002eec:	4618      	mov	r0, r3
 8002eee:	f001 f96f 	bl	80041d0 <RCCEx_PLL2_Config>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002ef6:	e00c      	b.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	3324      	adds	r3, #36	; 0x24
 8002efc:	2102      	movs	r1, #2
 8002efe:	4618      	mov	r0, r3
 8002f00:	f001 fa18 	bl	8004334 <RCCEx_PLL3_Config>
 8002f04:	4603      	mov	r3, r0
 8002f06:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002f08:	e003      	b.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	75fb      	strb	r3, [r7, #23]
      break;
 8002f0e:	e000      	b.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002f10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f12:	7dfb      	ldrb	r3, [r7, #23]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d109      	bne.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002f18:	4b9f      	ldr	r3, [pc, #636]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002f1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f1c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002f24:	499c      	ldr	r1, [pc, #624]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002f26:	4313      	orrs	r3, r2
 8002f28:	650b      	str	r3, [r1, #80]	; 0x50
 8002f2a:	e001      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f2c:	7dfb      	ldrb	r3, [r7, #23]
 8002f2e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d03d      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f40:	2b04      	cmp	r3, #4
 8002f42:	d826      	bhi.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8002f44:	a201      	add	r2, pc, #4	; (adr r2, 8002f4c <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 8002f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f4a:	bf00      	nop
 8002f4c:	08002f61 	.word	0x08002f61
 8002f50:	08002f6f 	.word	0x08002f6f
 8002f54:	08002f81 	.word	0x08002f81
 8002f58:	08002f99 	.word	0x08002f99
 8002f5c:	08002f99 	.word	0x08002f99
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f60:	4b8d      	ldr	r3, [pc, #564]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f64:	4a8c      	ldr	r2, [pc, #560]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002f66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f6a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002f6c:	e015      	b.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	3304      	adds	r3, #4
 8002f72:	2100      	movs	r1, #0
 8002f74:	4618      	mov	r0, r3
 8002f76:	f001 f92b 	bl	80041d0 <RCCEx_PLL2_Config>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002f7e:	e00c      	b.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	3324      	adds	r3, #36	; 0x24
 8002f84:	2100      	movs	r1, #0
 8002f86:	4618      	mov	r0, r3
 8002f88:	f001 f9d4 	bl	8004334 <RCCEx_PLL3_Config>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002f90:	e003      	b.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	75fb      	strb	r3, [r7, #23]
      break;
 8002f96:	e000      	b.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 8002f98:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f9a:	7dfb      	ldrb	r3, [r7, #23]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d109      	bne.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fa0:	4b7d      	ldr	r3, [pc, #500]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002fa2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fa4:	f023 0207 	bic.w	r2, r3, #7
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fac:	497a      	ldr	r1, [pc, #488]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	650b      	str	r3, [r1, #80]	; 0x50
 8002fb2:	e001      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fb4:	7dfb      	ldrb	r3, [r7, #23]
 8002fb6:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d03e      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fc8:	2b80      	cmp	r3, #128	; 0x80
 8002fca:	d01c      	beq.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8002fcc:	2b80      	cmp	r3, #128	; 0x80
 8002fce:	d804      	bhi.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x142>
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d008      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002fd4:	2b40      	cmp	r3, #64	; 0x40
 8002fd6:	d00d      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002fd8:	e01e      	b.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8002fda:	2bc0      	cmp	r3, #192	; 0xc0
 8002fdc:	d01f      	beq.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002fde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fe2:	d01e      	beq.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002fe4:	e018      	b.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fe6:	4b6c      	ldr	r3, [pc, #432]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fea:	4a6b      	ldr	r2, [pc, #428]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002fec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ff0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002ff2:	e017      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	3304      	adds	r3, #4
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f001 f8e8 	bl	80041d0 <RCCEx_PLL2_Config>
 8003000:	4603      	mov	r3, r0
 8003002:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003004:	e00e      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	3324      	adds	r3, #36	; 0x24
 800300a:	2100      	movs	r1, #0
 800300c:	4618      	mov	r0, r3
 800300e:	f001 f991 	bl	8004334 <RCCEx_PLL3_Config>
 8003012:	4603      	mov	r3, r0
 8003014:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003016:	e005      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	75fb      	strb	r3, [r7, #23]
      break;
 800301c:	e002      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 800301e:	bf00      	nop
 8003020:	e000      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8003022:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003024:	7dfb      	ldrb	r3, [r7, #23]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d109      	bne.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800302a:	4b5b      	ldr	r3, [pc, #364]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800302c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800302e:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003036:	4958      	ldr	r1, [pc, #352]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003038:	4313      	orrs	r3, r2
 800303a:	650b      	str	r3, [r1, #80]	; 0x50
 800303c:	e001      	b.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800303e:	7dfb      	ldrb	r3, [r7, #23]
 8003040:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800304a:	2b00      	cmp	r3, #0
 800304c:	d044      	beq.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003054:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003058:	d01f      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x202>
 800305a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800305e:	d805      	bhi.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8003060:	2b00      	cmp	r3, #0
 8003062:	d00a      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003064:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003068:	d00e      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 800306a:	e01f      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x214>
 800306c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003070:	d01f      	beq.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 8003072:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003076:	d01e      	beq.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003078:	e018      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800307a:	4b47      	ldr	r3, [pc, #284]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800307c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800307e:	4a46      	ldr	r2, [pc, #280]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003080:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003084:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003086:	e017      	b.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	3304      	adds	r3, #4
 800308c:	2100      	movs	r1, #0
 800308e:	4618      	mov	r0, r3
 8003090:	f001 f89e 	bl	80041d0 <RCCEx_PLL2_Config>
 8003094:	4603      	mov	r3, r0
 8003096:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003098:	e00e      	b.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	3324      	adds	r3, #36	; 0x24
 800309e:	2100      	movs	r1, #0
 80030a0:	4618      	mov	r0, r3
 80030a2:	f001 f947 	bl	8004334 <RCCEx_PLL3_Config>
 80030a6:	4603      	mov	r3, r0
 80030a8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80030aa:	e005      	b.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	75fb      	strb	r3, [r7, #23]
      break;
 80030b0:	e002      	b.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80030b2:	bf00      	nop
 80030b4:	e000      	b.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80030b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030b8:	7dfb      	ldrb	r3, [r7, #23]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10a      	bne.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80030be:	4b36      	ldr	r3, [pc, #216]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80030c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c2:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80030cc:	4932      	ldr	r1, [pc, #200]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	658b      	str	r3, [r1, #88]	; 0x58
 80030d2:	e001      	b.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030d4:	7dfb      	ldrb	r3, [r7, #23]
 80030d6:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d044      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80030ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80030ee:	d01f      	beq.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80030f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80030f4:	d805      	bhi.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00a      	beq.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x278>
 80030fa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030fe:	d00e      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003100:	e01f      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8003102:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003106:	d01f      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003108:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800310c:	d01e      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800310e:	e018      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003110:	4b21      	ldr	r3, [pc, #132]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003114:	4a20      	ldr	r2, [pc, #128]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003116:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800311a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800311c:	e017      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	3304      	adds	r3, #4
 8003122:	2100      	movs	r1, #0
 8003124:	4618      	mov	r0, r3
 8003126:	f001 f853 	bl	80041d0 <RCCEx_PLL2_Config>
 800312a:	4603      	mov	r3, r0
 800312c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800312e:	e00e      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	3324      	adds	r3, #36	; 0x24
 8003134:	2100      	movs	r1, #0
 8003136:	4618      	mov	r0, r3
 8003138:	f001 f8fc 	bl	8004334 <RCCEx_PLL3_Config>
 800313c:	4603      	mov	r3, r0
 800313e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003140:	e005      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	75fb      	strb	r3, [r7, #23]
      break;
 8003146:	e002      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8003148:	bf00      	nop
 800314a:	e000      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 800314c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800314e:	7dfb      	ldrb	r3, [r7, #23]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d10a      	bne.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003154:	4b10      	ldr	r3, [pc, #64]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003158:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003162:	490d      	ldr	r1, [pc, #52]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003164:	4313      	orrs	r3, r2
 8003166:	658b      	str	r3, [r1, #88]	; 0x58
 8003168:	e001      	b.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800316a:	7dfb      	ldrb	r3, [r7, #23]
 800316c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d035      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800317e:	2b10      	cmp	r3, #16
 8003180:	d00c      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x304>
 8003182:	2b10      	cmp	r3, #16
 8003184:	d802      	bhi.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 8003186:	2b00      	cmp	r3, #0
 8003188:	d01b      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 800318a:	e017      	b.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x324>
 800318c:	2b20      	cmp	r3, #32
 800318e:	d00c      	beq.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x312>
 8003190:	2b30      	cmp	r3, #48	; 0x30
 8003192:	d018      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8003194:	e012      	b.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x324>
 8003196:	bf00      	nop
 8003198:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800319c:	4baf      	ldr	r3, [pc, #700]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800319e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a0:	4aae      	ldr	r2, [pc, #696]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80031a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031a6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80031a8:	e00e      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	3304      	adds	r3, #4
 80031ae:	2102      	movs	r1, #2
 80031b0:	4618      	mov	r0, r3
 80031b2:	f001 f80d 	bl	80041d0 <RCCEx_PLL2_Config>
 80031b6:	4603      	mov	r3, r0
 80031b8:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80031ba:	e005      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	75fb      	strb	r3, [r7, #23]
      break;
 80031c0:	e002      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 80031c2:	bf00      	nop
 80031c4:	e000      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 80031c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031c8:	7dfb      	ldrb	r3, [r7, #23]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d109      	bne.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80031ce:	4ba3      	ldr	r3, [pc, #652]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80031d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031d2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031da:	49a0      	ldr	r1, [pc, #640]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	64cb      	str	r3, [r1, #76]	; 0x4c
 80031e0:	e001      	b.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031e2:	7dfb      	ldrb	r3, [r7, #23]
 80031e4:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d042      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031fa:	d01f      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80031fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003200:	d805      	bhi.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003202:	2b00      	cmp	r3, #0
 8003204:	d00a      	beq.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x384>
 8003206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800320a:	d00e      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x392>
 800320c:	e01f      	b.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 800320e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003212:	d01f      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8003214:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003218:	d01e      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800321a:	e018      	b.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800321c:	4b8f      	ldr	r3, [pc, #572]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800321e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003220:	4a8e      	ldr	r2, [pc, #568]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003222:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003226:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003228:	e017      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	3304      	adds	r3, #4
 800322e:	2100      	movs	r1, #0
 8003230:	4618      	mov	r0, r3
 8003232:	f000 ffcd 	bl	80041d0 <RCCEx_PLL2_Config>
 8003236:	4603      	mov	r3, r0
 8003238:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800323a:	e00e      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	3324      	adds	r3, #36	; 0x24
 8003240:	2100      	movs	r1, #0
 8003242:	4618      	mov	r0, r3
 8003244:	f001 f876 	bl	8004334 <RCCEx_PLL3_Config>
 8003248:	4603      	mov	r3, r0
 800324a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800324c:	e005      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	75fb      	strb	r3, [r7, #23]
      break;
 8003252:	e002      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8003254:	bf00      	nop
 8003256:	e000      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8003258:	bf00      	nop
    }

    if(ret == HAL_OK)
 800325a:	7dfb      	ldrb	r3, [r7, #23]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d109      	bne.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003260:	4b7e      	ldr	r3, [pc, #504]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003262:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003264:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800326c:	497b      	ldr	r1, [pc, #492]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800326e:	4313      	orrs	r3, r2
 8003270:	650b      	str	r3, [r1, #80]	; 0x50
 8003272:	e001      	b.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003274:	7dfb      	ldrb	r3, [r7, #23]
 8003276:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d042      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003288:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800328c:	d01b      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800328e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003292:	d805      	bhi.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8003294:	2b00      	cmp	r3, #0
 8003296:	d022      	beq.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x446>
 8003298:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800329c:	d00a      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800329e:	e01b      	b.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x440>
 80032a0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80032a4:	d01d      	beq.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x44a>
 80032a6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032aa:	d01c      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 80032ac:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80032b0:	d01b      	beq.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x452>
 80032b2:	e011      	b.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	3304      	adds	r3, #4
 80032b8:	2101      	movs	r1, #1
 80032ba:	4618      	mov	r0, r3
 80032bc:	f000 ff88 	bl	80041d0 <RCCEx_PLL2_Config>
 80032c0:	4603      	mov	r3, r0
 80032c2:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80032c4:	e012      	b.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	3324      	adds	r3, #36	; 0x24
 80032ca:	2101      	movs	r1, #1
 80032cc:	4618      	mov	r0, r3
 80032ce:	f001 f831 	bl	8004334 <RCCEx_PLL3_Config>
 80032d2:	4603      	mov	r3, r0
 80032d4:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80032d6:	e009      	b.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	75fb      	strb	r3, [r7, #23]
      break;
 80032dc:	e006      	b.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80032de:	bf00      	nop
 80032e0:	e004      	b.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80032e2:	bf00      	nop
 80032e4:	e002      	b.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80032e6:	bf00      	nop
 80032e8:	e000      	b.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80032ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032ec:	7dfb      	ldrb	r3, [r7, #23]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d109      	bne.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80032f2:	4b5a      	ldr	r3, [pc, #360]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80032f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032f6:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032fe:	4957      	ldr	r1, [pc, #348]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003300:	4313      	orrs	r3, r2
 8003302:	650b      	str	r3, [r1, #80]	; 0x50
 8003304:	e001      	b.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003306:	7dfb      	ldrb	r3, [r7, #23]
 8003308:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d044      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800331c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003320:	d01b      	beq.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8003322:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003326:	d805      	bhi.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8003328:	2b00      	cmp	r3, #0
 800332a:	d022      	beq.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800332c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003330:	d00a      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003332:	e01b      	b.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8003334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003338:	d01d      	beq.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800333a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800333e:	d01c      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 8003340:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003344:	d01b      	beq.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003346:	e011      	b.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	3304      	adds	r3, #4
 800334c:	2101      	movs	r1, #1
 800334e:	4618      	mov	r0, r3
 8003350:	f000 ff3e 	bl	80041d0 <RCCEx_PLL2_Config>
 8003354:	4603      	mov	r3, r0
 8003356:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003358:	e012      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	3324      	adds	r3, #36	; 0x24
 800335e:	2101      	movs	r1, #1
 8003360:	4618      	mov	r0, r3
 8003362:	f000 ffe7 	bl	8004334 <RCCEx_PLL3_Config>
 8003366:	4603      	mov	r3, r0
 8003368:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800336a:	e009      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	75fb      	strb	r3, [r7, #23]
      break;
 8003370:	e006      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8003372:	bf00      	nop
 8003374:	e004      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8003376:	bf00      	nop
 8003378:	e002      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800337a:	bf00      	nop
 800337c:	e000      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800337e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003380:	7dfb      	ldrb	r3, [r7, #23]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d10a      	bne.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003386:	4b35      	ldr	r3, [pc, #212]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800338a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003394:	4931      	ldr	r1, [pc, #196]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003396:	4313      	orrs	r3, r2
 8003398:	658b      	str	r3, [r1, #88]	; 0x58
 800339a:	e001      	b.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800339c:	7dfb      	ldrb	r3, [r7, #23]
 800339e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d02d      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80033b4:	d005      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 80033b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80033ba:	d009      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x538>
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d013      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x550>
 80033c0:	e00f      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033c2:	4b26      	ldr	r3, [pc, #152]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80033c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033c6:	4a25      	ldr	r2, [pc, #148]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80033c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033cc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80033ce:	e00c      	b.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	3304      	adds	r3, #4
 80033d4:	2101      	movs	r1, #1
 80033d6:	4618      	mov	r0, r3
 80033d8:	f000 fefa 	bl	80041d0 <RCCEx_PLL2_Config>
 80033dc:	4603      	mov	r3, r0
 80033de:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80033e0:	e003      	b.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	75fb      	strb	r3, [r7, #23]
      break;
 80033e6:	e000      	b.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 80033e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033ea:	7dfb      	ldrb	r3, [r7, #23]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d109      	bne.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80033f0:	4b1a      	ldr	r3, [pc, #104]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80033f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033f4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033fc:	4917      	ldr	r1, [pc, #92]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	650b      	str	r3, [r1, #80]	; 0x50
 8003402:	e001      	b.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003404:	7dfb      	ldrb	r3, [r7, #23]
 8003406:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d035      	beq.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003418:	2b03      	cmp	r3, #3
 800341a:	d81b      	bhi.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800341c:	a201      	add	r2, pc, #4	; (adr r2, 8003424 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 800341e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003422:	bf00      	nop
 8003424:	08003461 	.word	0x08003461
 8003428:	08003435 	.word	0x08003435
 800342c:	08003443 	.word	0x08003443
 8003430:	08003461 	.word	0x08003461
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003434:	4b09      	ldr	r3, [pc, #36]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003438:	4a08      	ldr	r2, [pc, #32]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800343a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800343e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003440:	e00f      	b.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	3304      	adds	r3, #4
 8003446:	2102      	movs	r1, #2
 8003448:	4618      	mov	r0, r3
 800344a:	f000 fec1 	bl	80041d0 <RCCEx_PLL2_Config>
 800344e:	4603      	mov	r3, r0
 8003450:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003452:	e006      	b.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	75fb      	strb	r3, [r7, #23]
      break;
 8003458:	e003      	b.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 800345a:	bf00      	nop
 800345c:	58024400 	.word	0x58024400
      break;
 8003460:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003462:	7dfb      	ldrb	r3, [r7, #23]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d109      	bne.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003468:	4bba      	ldr	r3, [pc, #744]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800346a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800346c:	f023 0203 	bic.w	r2, r3, #3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003474:	49b7      	ldr	r1, [pc, #732]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003476:	4313      	orrs	r3, r2
 8003478:	64cb      	str	r3, [r1, #76]	; 0x4c
 800347a:	e001      	b.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800347c:	7dfb      	ldrb	r3, [r7, #23]
 800347e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003488:	2b00      	cmp	r3, #0
 800348a:	f000 8086 	beq.w	800359a <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800348e:	4bb2      	ldr	r3, [pc, #712]	; (8003758 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4ab1      	ldr	r2, [pc, #708]	; (8003758 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8003494:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003498:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800349a:	f7fd ff89 	bl	80013b0 <HAL_GetTick>
 800349e:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80034a0:	e009      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034a2:	f7fd ff85 	bl	80013b0 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b64      	cmp	r3, #100	; 0x64
 80034ae:	d902      	bls.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	75fb      	strb	r3, [r7, #23]
        break;
 80034b4:	e005      	b.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80034b6:	4ba8      	ldr	r3, [pc, #672]	; (8003758 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d0ef      	beq.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 80034c2:	7dfb      	ldrb	r3, [r7, #23]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d166      	bne.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80034c8:	4ba2      	ldr	r3, [pc, #648]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80034ca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80034d2:	4053      	eors	r3, r2
 80034d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d013      	beq.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80034dc:	4b9d      	ldr	r3, [pc, #628]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80034de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034e4:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80034e6:	4b9b      	ldr	r3, [pc, #620]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80034e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ea:	4a9a      	ldr	r2, [pc, #616]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80034ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034f0:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80034f2:	4b98      	ldr	r3, [pc, #608]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80034f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034f6:	4a97      	ldr	r2, [pc, #604]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80034f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034fc:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80034fe:	4a95      	ldr	r2, [pc, #596]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800350a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800350e:	d115      	bne.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003510:	f7fd ff4e 	bl	80013b0 <HAL_GetTick>
 8003514:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003516:	e00b      	b.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003518:	f7fd ff4a 	bl	80013b0 <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	f241 3288 	movw	r2, #5000	; 0x1388
 8003526:	4293      	cmp	r3, r2
 8003528:	d902      	bls.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	75fb      	strb	r3, [r7, #23]
            break;
 800352e:	e005      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003530:	4b88      	ldr	r3, [pc, #544]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d0ed      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 800353c:	7dfb      	ldrb	r3, [r7, #23]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d126      	bne.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003548:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800354c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003550:	d10d      	bne.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8003552:	4b80      	ldr	r3, [pc, #512]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003560:	0919      	lsrs	r1, r3, #4
 8003562:	4b7e      	ldr	r3, [pc, #504]	; (800375c <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8003564:	400b      	ands	r3, r1
 8003566:	497b      	ldr	r1, [pc, #492]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003568:	4313      	orrs	r3, r2
 800356a:	610b      	str	r3, [r1, #16]
 800356c:	e005      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 800356e:	4b79      	ldr	r3, [pc, #484]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	4a78      	ldr	r2, [pc, #480]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003574:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003578:	6113      	str	r3, [r2, #16]
 800357a:	4b76      	ldr	r3, [pc, #472]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800357c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003584:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003588:	4972      	ldr	r1, [pc, #456]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800358a:	4313      	orrs	r3, r2
 800358c:	670b      	str	r3, [r1, #112]	; 0x70
 800358e:	e004      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003590:	7dfb      	ldrb	r3, [r7, #23]
 8003592:	75bb      	strb	r3, [r7, #22]
 8003594:	e001      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003596:	7dfb      	ldrb	r3, [r7, #23]
 8003598:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0301 	and.w	r3, r3, #1
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d07d      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80035aa:	2b28      	cmp	r3, #40	; 0x28
 80035ac:	d866      	bhi.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 80035ae:	a201      	add	r2, pc, #4	; (adr r2, 80035b4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80035b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b4:	08003683 	.word	0x08003683
 80035b8:	0800367d 	.word	0x0800367d
 80035bc:	0800367d 	.word	0x0800367d
 80035c0:	0800367d 	.word	0x0800367d
 80035c4:	0800367d 	.word	0x0800367d
 80035c8:	0800367d 	.word	0x0800367d
 80035cc:	0800367d 	.word	0x0800367d
 80035d0:	0800367d 	.word	0x0800367d
 80035d4:	08003659 	.word	0x08003659
 80035d8:	0800367d 	.word	0x0800367d
 80035dc:	0800367d 	.word	0x0800367d
 80035e0:	0800367d 	.word	0x0800367d
 80035e4:	0800367d 	.word	0x0800367d
 80035e8:	0800367d 	.word	0x0800367d
 80035ec:	0800367d 	.word	0x0800367d
 80035f0:	0800367d 	.word	0x0800367d
 80035f4:	0800366b 	.word	0x0800366b
 80035f8:	0800367d 	.word	0x0800367d
 80035fc:	0800367d 	.word	0x0800367d
 8003600:	0800367d 	.word	0x0800367d
 8003604:	0800367d 	.word	0x0800367d
 8003608:	0800367d 	.word	0x0800367d
 800360c:	0800367d 	.word	0x0800367d
 8003610:	0800367d 	.word	0x0800367d
 8003614:	08003683 	.word	0x08003683
 8003618:	0800367d 	.word	0x0800367d
 800361c:	0800367d 	.word	0x0800367d
 8003620:	0800367d 	.word	0x0800367d
 8003624:	0800367d 	.word	0x0800367d
 8003628:	0800367d 	.word	0x0800367d
 800362c:	0800367d 	.word	0x0800367d
 8003630:	0800367d 	.word	0x0800367d
 8003634:	08003683 	.word	0x08003683
 8003638:	0800367d 	.word	0x0800367d
 800363c:	0800367d 	.word	0x0800367d
 8003640:	0800367d 	.word	0x0800367d
 8003644:	0800367d 	.word	0x0800367d
 8003648:	0800367d 	.word	0x0800367d
 800364c:	0800367d 	.word	0x0800367d
 8003650:	0800367d 	.word	0x0800367d
 8003654:	08003683 	.word	0x08003683
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	3304      	adds	r3, #4
 800365c:	2101      	movs	r1, #1
 800365e:	4618      	mov	r0, r3
 8003660:	f000 fdb6 	bl	80041d0 <RCCEx_PLL2_Config>
 8003664:	4603      	mov	r3, r0
 8003666:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003668:	e00c      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	3324      	adds	r3, #36	; 0x24
 800366e:	2101      	movs	r1, #1
 8003670:	4618      	mov	r0, r3
 8003672:	f000 fe5f 	bl	8004334 <RCCEx_PLL3_Config>
 8003676:	4603      	mov	r3, r0
 8003678:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800367a:	e003      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	75fb      	strb	r3, [r7, #23]
      break;
 8003680:	e000      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 8003682:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003684:	7dfb      	ldrb	r3, [r7, #23]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d109      	bne.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800368a:	4b32      	ldr	r3, [pc, #200]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800368c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800368e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003696:	492f      	ldr	r1, [pc, #188]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003698:	4313      	orrs	r3, r2
 800369a:	654b      	str	r3, [r1, #84]	; 0x54
 800369c:	e001      	b.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800369e:	7dfb      	ldrb	r3, [r7, #23]
 80036a0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d037      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036b2:	2b05      	cmp	r3, #5
 80036b4:	d820      	bhi.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x860>
 80036b6:	a201      	add	r2, pc, #4	; (adr r2, 80036bc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80036b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036bc:	080036ff 	.word	0x080036ff
 80036c0:	080036d5 	.word	0x080036d5
 80036c4:	080036e7 	.word	0x080036e7
 80036c8:	080036ff 	.word	0x080036ff
 80036cc:	080036ff 	.word	0x080036ff
 80036d0:	080036ff 	.word	0x080036ff
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	3304      	adds	r3, #4
 80036d8:	2101      	movs	r1, #1
 80036da:	4618      	mov	r0, r3
 80036dc:	f000 fd78 	bl	80041d0 <RCCEx_PLL2_Config>
 80036e0:	4603      	mov	r3, r0
 80036e2:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80036e4:	e00c      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	3324      	adds	r3, #36	; 0x24
 80036ea:	2101      	movs	r1, #1
 80036ec:	4618      	mov	r0, r3
 80036ee:	f000 fe21 	bl	8004334 <RCCEx_PLL3_Config>
 80036f2:	4603      	mov	r3, r0
 80036f4:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80036f6:	e003      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	75fb      	strb	r3, [r7, #23]
      break;
 80036fc:	e000      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 80036fe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003700:	7dfb      	ldrb	r3, [r7, #23]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d109      	bne.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003706:	4b13      	ldr	r3, [pc, #76]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003708:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800370a:	f023 0207 	bic.w	r2, r3, #7
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003712:	4910      	ldr	r1, [pc, #64]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003714:	4313      	orrs	r3, r2
 8003716:	654b      	str	r3, [r1, #84]	; 0x54
 8003718:	e001      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800371a:	7dfb      	ldrb	r3, [r7, #23]
 800371c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0304 	and.w	r3, r3, #4
 8003726:	2b00      	cmp	r3, #0
 8003728:	d040      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003730:	2b05      	cmp	r3, #5
 8003732:	d827      	bhi.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8003734:	a201      	add	r2, pc, #4	; (adr r2, 800373c <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8003736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800373a:	bf00      	nop
 800373c:	0800378b 	.word	0x0800378b
 8003740:	08003761 	.word	0x08003761
 8003744:	08003773 	.word	0x08003773
 8003748:	0800378b 	.word	0x0800378b
 800374c:	0800378b 	.word	0x0800378b
 8003750:	0800378b 	.word	0x0800378b
 8003754:	58024400 	.word	0x58024400
 8003758:	58024800 	.word	0x58024800
 800375c:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	3304      	adds	r3, #4
 8003764:	2101      	movs	r1, #1
 8003766:	4618      	mov	r0, r3
 8003768:	f000 fd32 	bl	80041d0 <RCCEx_PLL2_Config>
 800376c:	4603      	mov	r3, r0
 800376e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003770:	e00c      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	3324      	adds	r3, #36	; 0x24
 8003776:	2101      	movs	r1, #1
 8003778:	4618      	mov	r0, r3
 800377a:	f000 fddb 	bl	8004334 <RCCEx_PLL3_Config>
 800377e:	4603      	mov	r3, r0
 8003780:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003782:	e003      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	75fb      	strb	r3, [r7, #23]
      break;
 8003788:	e000      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 800378a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800378c:	7dfb      	ldrb	r3, [r7, #23]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d10a      	bne.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003792:	4bb2      	ldr	r3, [pc, #712]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003796:	f023 0207 	bic.w	r2, r3, #7
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037a0:	49ae      	ldr	r1, [pc, #696]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	658b      	str	r3, [r1, #88]	; 0x58
 80037a6:	e001      	b.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037a8:	7dfb      	ldrb	r3, [r7, #23]
 80037aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0320 	and.w	r3, r3, #32
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d044      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037c2:	d01b      	beq.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x964>
 80037c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037c8:	d805      	bhi.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x93e>
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d022      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 80037ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80037d2:	d00a      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x952>
 80037d4:	e01b      	b.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x976>
 80037d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037da:	d01d      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x980>
 80037dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037e0:	d01c      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x984>
 80037e2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80037e6:	d01b      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x988>
 80037e8:	e011      	b.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	3304      	adds	r3, #4
 80037ee:	2100      	movs	r1, #0
 80037f0:	4618      	mov	r0, r3
 80037f2:	f000 fced 	bl	80041d0 <RCCEx_PLL2_Config>
 80037f6:	4603      	mov	r3, r0
 80037f8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80037fa:	e012      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	3324      	adds	r3, #36	; 0x24
 8003800:	2102      	movs	r1, #2
 8003802:	4618      	mov	r0, r3
 8003804:	f000 fd96 	bl	8004334 <RCCEx_PLL3_Config>
 8003808:	4603      	mov	r3, r0
 800380a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800380c:	e009      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	75fb      	strb	r3, [r7, #23]
      break;
 8003812:	e006      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8003814:	bf00      	nop
 8003816:	e004      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8003818:	bf00      	nop
 800381a:	e002      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 800381c:	bf00      	nop
 800381e:	e000      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8003820:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003822:	7dfb      	ldrb	r3, [r7, #23]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d10a      	bne.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003828:	4b8c      	ldr	r3, [pc, #560]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800382a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800382c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003836:	4989      	ldr	r1, [pc, #548]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003838:	4313      	orrs	r3, r2
 800383a:	654b      	str	r3, [r1, #84]	; 0x54
 800383c:	e001      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383e:	7dfb      	ldrb	r3, [r7, #23]
 8003840:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800384a:	2b00      	cmp	r3, #0
 800384c:	d044      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003854:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003858:	d01b      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 800385a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800385e:	d805      	bhi.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8003860:	2b00      	cmp	r3, #0
 8003862:	d022      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8003864:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003868:	d00a      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 800386a:	e01b      	b.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 800386c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003870:	d01d      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8003872:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003876:	d01c      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8003878:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800387c:	d01b      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 800387e:	e011      	b.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	3304      	adds	r3, #4
 8003884:	2100      	movs	r1, #0
 8003886:	4618      	mov	r0, r3
 8003888:	f000 fca2 	bl	80041d0 <RCCEx_PLL2_Config>
 800388c:	4603      	mov	r3, r0
 800388e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003890:	e012      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	3324      	adds	r3, #36	; 0x24
 8003896:	2102      	movs	r1, #2
 8003898:	4618      	mov	r0, r3
 800389a:	f000 fd4b 	bl	8004334 <RCCEx_PLL3_Config>
 800389e:	4603      	mov	r3, r0
 80038a0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80038a2:	e009      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	75fb      	strb	r3, [r7, #23]
      break;
 80038a8:	e006      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80038aa:	bf00      	nop
 80038ac:	e004      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80038ae:	bf00      	nop
 80038b0:	e002      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80038b2:	bf00      	nop
 80038b4:	e000      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80038b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038b8:	7dfb      	ldrb	r3, [r7, #23]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d10a      	bne.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80038be:	4b67      	ldr	r3, [pc, #412]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80038c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80038cc:	4963      	ldr	r1, [pc, #396]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	658b      	str	r3, [r1, #88]	; 0x58
 80038d2:	e001      	b.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d4:	7dfb      	ldrb	r3, [r7, #23]
 80038d6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d044      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80038ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038ee:	d01b      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 80038f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038f4:	d805      	bhi.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d022      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80038fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038fe:	d00a      	beq.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8003900:	e01b      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 8003902:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003906:	d01d      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8003908:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800390c:	d01c      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 800390e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003912:	d01b      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8003914:	e011      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	3304      	adds	r3, #4
 800391a:	2100      	movs	r1, #0
 800391c:	4618      	mov	r0, r3
 800391e:	f000 fc57 	bl	80041d0 <RCCEx_PLL2_Config>
 8003922:	4603      	mov	r3, r0
 8003924:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003926:	e012      	b.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	3324      	adds	r3, #36	; 0x24
 800392c:	2102      	movs	r1, #2
 800392e:	4618      	mov	r0, r3
 8003930:	f000 fd00 	bl	8004334 <RCCEx_PLL3_Config>
 8003934:	4603      	mov	r3, r0
 8003936:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003938:	e009      	b.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	75fb      	strb	r3, [r7, #23]
      break;
 800393e:	e006      	b.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8003940:	bf00      	nop
 8003942:	e004      	b.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8003944:	bf00      	nop
 8003946:	e002      	b.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8003948:	bf00      	nop
 800394a:	e000      	b.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 800394c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800394e:	7dfb      	ldrb	r3, [r7, #23]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d10a      	bne.n	800396a <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003954:	4b41      	ldr	r3, [pc, #260]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003956:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003958:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003962:	493e      	ldr	r1, [pc, #248]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003964:	4313      	orrs	r3, r2
 8003966:	658b      	str	r3, [r1, #88]	; 0x58
 8003968:	e001      	b.n	800396e <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800396a:	7dfb      	ldrb	r3, [r7, #23]
 800396c:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0308 	and.w	r3, r3, #8
 8003976:	2b00      	cmp	r3, #0
 8003978:	d01a      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003980:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003984:	d10a      	bne.n	800399c <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	3324      	adds	r3, #36	; 0x24
 800398a:	2102      	movs	r1, #2
 800398c:	4618      	mov	r0, r3
 800398e:	f000 fcd1 	bl	8004334 <RCCEx_PLL3_Config>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800399c:	4b2f      	ldr	r3, [pc, #188]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800399e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039a0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039aa:	492c      	ldr	r1, [pc, #176]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80039ac:	4313      	orrs	r3, r2
 80039ae:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0310 	and.w	r3, r3, #16
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d01a      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039c6:	d10a      	bne.n	80039de <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	3324      	adds	r3, #36	; 0x24
 80039cc:	2102      	movs	r1, #2
 80039ce:	4618      	mov	r0, r3
 80039d0:	f000 fcb0 	bl	8004334 <RCCEx_PLL3_Config>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80039de:	4b1f      	ldr	r3, [pc, #124]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80039e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039ec:	491b      	ldr	r1, [pc, #108]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d032      	beq.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003a04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a08:	d00d      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 8003a0a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003a0e:	d016      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0xba6>
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d111      	bne.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	3304      	adds	r3, #4
 8003a18:	2100      	movs	r1, #0
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f000 fbd8 	bl	80041d0 <RCCEx_PLL2_Config>
 8003a20:	4603      	mov	r3, r0
 8003a22:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003a24:	e00c      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	3324      	adds	r3, #36	; 0x24
 8003a2a:	2102      	movs	r1, #2
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f000 fc81 	bl	8004334 <RCCEx_PLL3_Config>
 8003a32:	4603      	mov	r3, r0
 8003a34:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003a36:	e003      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	75fb      	strb	r3, [r7, #23]
      break;
 8003a3c:	e000      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 8003a3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a40:	7dfb      	ldrb	r3, [r7, #23]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d10c      	bne.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a46:	4b05      	ldr	r3, [pc, #20]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a4a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003a54:	4901      	ldr	r1, [pc, #4]	; (8003a5c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	658b      	str	r3, [r1, #88]	; 0x58
 8003a5a:	e003      	b.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 8003a5c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a60:	7dfb      	ldrb	r3, [r7, #23]
 8003a62:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d02f      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a76:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003a7a:	d00c      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8003a7c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003a80:	d015      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0xc16>
 8003a82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a86:	d10f      	bne.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a88:	4b79      	ldr	r3, [pc, #484]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a8c:	4a78      	ldr	r2, [pc, #480]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003a8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a92:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8003a94:	e00c      	b.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	3324      	adds	r3, #36	; 0x24
 8003a9a:	2101      	movs	r1, #1
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f000 fc49 	bl	8004334 <RCCEx_PLL3_Config>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8003aa6:	e003      	b.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	75fb      	strb	r3, [r7, #23]
      break;
 8003aac:	e000      	b.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 8003aae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ab0:	7dfb      	ldrb	r3, [r7, #23]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d10a      	bne.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ab6:	4b6e      	ldr	r3, [pc, #440]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003ab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ac4:	496a      	ldr	r1, [pc, #424]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	654b      	str	r3, [r1, #84]	; 0x54
 8003aca:	e001      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003acc:	7dfb      	ldrb	r3, [r7, #23]
 8003ace:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d029      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d003      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8003ae4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ae8:	d007      	beq.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0xc62>
 8003aea:	e00f      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003aec:	4b60      	ldr	r3, [pc, #384]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af0:	4a5f      	ldr	r2, [pc, #380]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003af2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003af6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003af8:	e00b      	b.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	3304      	adds	r3, #4
 8003afe:	2102      	movs	r1, #2
 8003b00:	4618      	mov	r0, r3
 8003b02:	f000 fb65 	bl	80041d0 <RCCEx_PLL2_Config>
 8003b06:	4603      	mov	r3, r0
 8003b08:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003b0a:	e002      	b.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	75fb      	strb	r3, [r7, #23]
      break;
 8003b10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b12:	7dfb      	ldrb	r3, [r7, #23]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d109      	bne.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003b18:	4b55      	ldr	r3, [pc, #340]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003b1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b1c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b24:	4952      	ldr	r1, [pc, #328]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003b2a:	e001      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b2c:	7dfb      	ldrb	r3, [r7, #23]
 8003b2e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d00a      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	3324      	adds	r3, #36	; 0x24
 8003b40:	2102      	movs	r1, #2
 8003b42:	4618      	mov	r0, r3
 8003b44:	f000 fbf6 	bl	8004334 <RCCEx_PLL3_Config>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d02f      	beq.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b66:	d00c      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003b68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b6c:	d802      	bhi.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d011      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 8003b72:	e00d      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 8003b74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b78:	d00f      	beq.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0xd02>
 8003b7a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b7e:	d00e      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0xd06>
 8003b80:	e006      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b82:	4b3b      	ldr	r3, [pc, #236]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b86:	4a3a      	ldr	r2, [pc, #232]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003b88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b8c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8003b8e:	e007      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	75fb      	strb	r3, [r7, #23]
      break;
 8003b94:	e004      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8003b96:	bf00      	nop
 8003b98:	e002      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8003b9a:	bf00      	nop
 8003b9c:	e000      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8003b9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ba0:	7dfb      	ldrb	r3, [r7, #23]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d109      	bne.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ba6:	4b32      	ldr	r3, [pc, #200]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003baa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bb2:	492f      	ldr	r1, [pc, #188]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	654b      	str	r3, [r1, #84]	; 0x54
 8003bb8:	e001      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bba:	7dfb      	ldrb	r3, [r7, #23]
 8003bbc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d008      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003bca:	4b29      	ldr	r3, [pc, #164]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003bcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd6:	4926      	ldr	r1, [pc, #152]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d009      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003be8:	4b21      	ldr	r3, [pc, #132]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003bea:	691b      	ldr	r3, [r3, #16]
 8003bec:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003bf6:	491e      	ldr	r1, [pc, #120]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d008      	beq.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0xd82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c08:	4b19      	ldr	r3, [pc, #100]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003c0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c0c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c14:	4916      	ldr	r1, [pc, #88]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00d      	beq.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c26:	4b12      	ldr	r3, [pc, #72]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003c28:	691b      	ldr	r3, [r3, #16]
 8003c2a:	4a11      	ldr	r2, [pc, #68]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003c2c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003c30:	6113      	str	r3, [r2, #16]
 8003c32:	4b0f      	ldr	r3, [pc, #60]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003c34:	691a      	ldr	r2, [r3, #16]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003c3c:	490c      	ldr	r1, [pc, #48]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	da08      	bge.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0xdc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003c4a:	4b09      	ldr	r3, [pc, #36]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c4e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c56:	4906      	ldr	r1, [pc, #24]	; (8003c70 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8003c5c:	7dbb      	ldrb	r3, [r7, #22]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d101      	bne.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0xdce>
  {
    return HAL_OK;
 8003c62:	2300      	movs	r3, #0
 8003c64:	e000      	b.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  }
  return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3718      	adds	r7, #24
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	58024400 	.word	0x58024400

08003c74 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003c78:	f7ff f8b2 	bl	8002de0 <HAL_RCC_GetHCLKFreq>
 8003c7c:	4601      	mov	r1, r0
 8003c7e:	4b06      	ldr	r3, [pc, #24]	; (8003c98 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	091b      	lsrs	r3, r3, #4
 8003c84:	f003 0307 	and.w	r3, r3, #7
 8003c88:	4a04      	ldr	r2, [pc, #16]	; (8003c9c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003c8a:	5cd3      	ldrb	r3, [r2, r3]
 8003c8c:	f003 031f 	and.w	r3, r3, #31
 8003c90:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	58024400 	.word	0x58024400
 8003c9c:	080088e8 	.word	0x080088e8

08003ca0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b089      	sub	sp, #36	; 0x24
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003ca8:	4b9d      	ldr	r3, [pc, #628]	; (8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cac:	f003 0303 	and.w	r3, r3, #3
 8003cb0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8003cb2:	4b9b      	ldr	r3, [pc, #620]	; (8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb6:	0b1b      	lsrs	r3, r3, #12
 8003cb8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003cbc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003cbe:	4b98      	ldr	r3, [pc, #608]	; (8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc2:	091b      	lsrs	r3, r3, #4
 8003cc4:	f003 0301 	and.w	r3, r3, #1
 8003cc8:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8003cca:	4b95      	ldr	r3, [pc, #596]	; (8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003ccc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cce:	08db      	lsrs	r3, r3, #3
 8003cd0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	fb02 f303 	mul.w	r3, r2, r3
 8003cda:	ee07 3a90 	vmov	s15, r3
 8003cde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ce2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	f000 810a 	beq.w	8003f02 <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d05a      	beq.n	8003daa <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d302      	bcc.n	8003cfe <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d078      	beq.n	8003dee <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8003cfc:	e099      	b.n	8003e32 <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003cfe:	4b88      	ldr	r3, [pc, #544]	; (8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0320 	and.w	r3, r3, #32
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d02d      	beq.n	8003d66 <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003d0a:	4b85      	ldr	r3, [pc, #532]	; (8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	08db      	lsrs	r3, r3, #3
 8003d10:	f003 0303 	and.w	r3, r3, #3
 8003d14:	4a83      	ldr	r2, [pc, #524]	; (8003f24 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8003d16:	fa22 f303 	lsr.w	r3, r2, r3
 8003d1a:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	ee07 3a90 	vmov	s15, r3
 8003d22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	ee07 3a90 	vmov	s15, r3
 8003d2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d30:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d34:	4b7a      	ldr	r3, [pc, #488]	; (8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d3c:	ee07 3a90 	vmov	s15, r3
 8003d40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d44:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d48:	eddf 5a77 	vldr	s11, [pc, #476]	; 8003f28 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8003d4c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d50:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d54:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d58:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d60:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003d64:	e087      	b.n	8003e76 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	ee07 3a90 	vmov	s15, r3
 8003d6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d70:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8003f2c <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8003d74:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d78:	4b69      	ldr	r3, [pc, #420]	; (8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d80:	ee07 3a90 	vmov	s15, r3
 8003d84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d88:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d8c:	eddf 5a66 	vldr	s11, [pc, #408]	; 8003f28 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8003d90:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d94:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d98:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d9c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003da0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003da4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003da8:	e065      	b.n	8003e76 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	ee07 3a90 	vmov	s15, r3
 8003db0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003db4:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8003f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8003db8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dbc:	4b58      	ldr	r3, [pc, #352]	; (8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003dbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dc4:	ee07 3a90 	vmov	s15, r3
 8003dc8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dcc:	ed97 6a03 	vldr	s12, [r7, #12]
 8003dd0:	eddf 5a55 	vldr	s11, [pc, #340]	; 8003f28 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8003dd4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003dd8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ddc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003de0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003de4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003de8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003dec:	e043      	b.n	8003e76 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	ee07 3a90 	vmov	s15, r3
 8003df4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003df8:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8003f34 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8003dfc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e00:	4b47      	ldr	r3, [pc, #284]	; (8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e08:	ee07 3a90 	vmov	s15, r3
 8003e0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e10:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e14:	eddf 5a44 	vldr	s11, [pc, #272]	; 8003f28 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8003e18:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e1c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e20:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003e24:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e2c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003e30:	e021      	b.n	8003e76 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	ee07 3a90 	vmov	s15, r3
 8003e38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e3c:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8003f30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8003e40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e44:	4b36      	ldr	r3, [pc, #216]	; (8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e4c:	ee07 3a90 	vmov	s15, r3
 8003e50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e54:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e58:	eddf 5a33 	vldr	s11, [pc, #204]	; 8003f28 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8003e5c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e64:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003e68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e70:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003e74:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8003e76:	4b2a      	ldr	r3, [pc, #168]	; (8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e7a:	0a5b      	lsrs	r3, r3, #9
 8003e7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e80:	ee07 3a90 	vmov	s15, r3
 8003e84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e88:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003e8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e90:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e9c:	ee17 2a90 	vmov	r2, s15
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8003ea4:	4b1e      	ldr	r3, [pc, #120]	; (8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ea8:	0c1b      	lsrs	r3, r3, #16
 8003eaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003eae:	ee07 3a90 	vmov	s15, r3
 8003eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eb6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003eba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003ebe:	edd7 6a07 	vldr	s13, [r7, #28]
 8003ec2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ec6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003eca:	ee17 2a90 	vmov	r2, s15
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8003ed2:	4b13      	ldr	r3, [pc, #76]	; (8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8003ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ed6:	0e1b      	lsrs	r3, r3, #24
 8003ed8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003edc:	ee07 3a90 	vmov	s15, r3
 8003ee0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ee4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003ee8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003eec:	edd7 6a07 	vldr	s13, [r7, #28]
 8003ef0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ef4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ef8:	ee17 2a90 	vmov	r2, s15
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003f00:	e008      	b.n	8003f14 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	609a      	str	r2, [r3, #8]
}
 8003f14:	bf00      	nop
 8003f16:	3724      	adds	r7, #36	; 0x24
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr
 8003f20:	58024400 	.word	0x58024400
 8003f24:	03d09000 	.word	0x03d09000
 8003f28:	46000000 	.word	0x46000000
 8003f2c:	4c742400 	.word	0x4c742400
 8003f30:	4a742400 	.word	0x4a742400
 8003f34:	4c189680 	.word	0x4c189680

08003f38 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b089      	sub	sp, #36	; 0x24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003f40:	4b9d      	ldr	r3, [pc, #628]	; (80041b8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f44:	f003 0303 	and.w	r3, r3, #3
 8003f48:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8003f4a:	4b9b      	ldr	r3, [pc, #620]	; (80041b8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f4e:	0d1b      	lsrs	r3, r3, #20
 8003f50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f54:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003f56:	4b98      	ldr	r3, [pc, #608]	; (80041b8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f5a:	0a1b      	lsrs	r3, r3, #8
 8003f5c:	f003 0301 	and.w	r3, r3, #1
 8003f60:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8003f62:	4b95      	ldr	r3, [pc, #596]	; (80041b8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f66:	08db      	lsrs	r3, r3, #3
 8003f68:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	fb02 f303 	mul.w	r3, r2, r3
 8003f72:	ee07 3a90 	vmov	s15, r3
 8003f76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f7a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	f000 810a 	beq.w	800419a <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d05a      	beq.n	8004042 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d302      	bcc.n	8003f96 <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d078      	beq.n	8004086 <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8003f94:	e099      	b.n	80040ca <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f96:	4b88      	ldr	r3, [pc, #544]	; (80041b8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0320 	and.w	r3, r3, #32
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d02d      	beq.n	8003ffe <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003fa2:	4b85      	ldr	r3, [pc, #532]	; (80041b8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	08db      	lsrs	r3, r3, #3
 8003fa8:	f003 0303 	and.w	r3, r3, #3
 8003fac:	4a83      	ldr	r2, [pc, #524]	; (80041bc <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8003fae:	fa22 f303 	lsr.w	r3, r2, r3
 8003fb2:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	ee07 3a90 	vmov	s15, r3
 8003fba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	ee07 3a90 	vmov	s15, r3
 8003fc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fcc:	4b7a      	ldr	r3, [pc, #488]	; (80041b8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8003fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fd4:	ee07 3a90 	vmov	s15, r3
 8003fd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fdc:	ed97 6a03 	vldr	s12, [r7, #12]
 8003fe0:	eddf 5a77 	vldr	s11, [pc, #476]	; 80041c0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8003fe4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fe8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003ff0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ff4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ff8:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003ffc:	e087      	b.n	800410e <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	ee07 3a90 	vmov	s15, r3
 8004004:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004008:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80041c4 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 800400c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004010:	4b69      	ldr	r3, [pc, #420]	; (80041b8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004014:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004018:	ee07 3a90 	vmov	s15, r3
 800401c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004020:	ed97 6a03 	vldr	s12, [r7, #12]
 8004024:	eddf 5a66 	vldr	s11, [pc, #408]	; 80041c0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004028:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800402c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004030:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004034:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004038:	ee67 7a27 	vmul.f32	s15, s14, s15
 800403c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004040:	e065      	b.n	800410e <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	ee07 3a90 	vmov	s15, r3
 8004048:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800404c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80041c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8004050:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004054:	4b58      	ldr	r3, [pc, #352]	; (80041b8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004058:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800405c:	ee07 3a90 	vmov	s15, r3
 8004060:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004064:	ed97 6a03 	vldr	s12, [r7, #12]
 8004068:	eddf 5a55 	vldr	s11, [pc, #340]	; 80041c0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800406c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004070:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004074:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004078:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800407c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004080:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004084:	e043      	b.n	800410e <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	ee07 3a90 	vmov	s15, r3
 800408c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004090:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80041cc <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8004094:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004098:	4b47      	ldr	r3, [pc, #284]	; (80041b8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800409a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040a0:	ee07 3a90 	vmov	s15, r3
 80040a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040a8:	ed97 6a03 	vldr	s12, [r7, #12]
 80040ac:	eddf 5a44 	vldr	s11, [pc, #272]	; 80041c0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80040b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040b8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80040bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040c4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80040c8:	e021      	b.n	800410e <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	ee07 3a90 	vmov	s15, r3
 80040d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040d4:	eddf 6a3c 	vldr	s13, [pc, #240]	; 80041c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 80040d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040dc:	4b36      	ldr	r3, [pc, #216]	; (80041b8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80040de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040e4:	ee07 3a90 	vmov	s15, r3
 80040e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040ec:	ed97 6a03 	vldr	s12, [r7, #12]
 80040f0:	eddf 5a33 	vldr	s11, [pc, #204]	; 80041c0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80040f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040fc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004100:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004104:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004108:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800410c:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800410e:	4b2a      	ldr	r3, [pc, #168]	; (80041b8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004112:	0a5b      	lsrs	r3, r3, #9
 8004114:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004118:	ee07 3a90 	vmov	s15, r3
 800411c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004120:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004124:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004128:	edd7 6a07 	vldr	s13, [r7, #28]
 800412c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004130:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004134:	ee17 2a90 	vmov	r2, s15
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800413c:	4b1e      	ldr	r3, [pc, #120]	; (80041b8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800413e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004140:	0c1b      	lsrs	r3, r3, #16
 8004142:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004146:	ee07 3a90 	vmov	s15, r3
 800414a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800414e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004152:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004156:	edd7 6a07 	vldr	s13, [r7, #28]
 800415a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800415e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004162:	ee17 2a90 	vmov	r2, s15
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800416a:	4b13      	ldr	r3, [pc, #76]	; (80041b8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800416c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416e:	0e1b      	lsrs	r3, r3, #24
 8004170:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004174:	ee07 3a90 	vmov	s15, r3
 8004178:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800417c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004180:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004184:	edd7 6a07 	vldr	s13, [r7, #28]
 8004188:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800418c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004190:	ee17 2a90 	vmov	r2, s15
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004198:	e008      	b.n	80041ac <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	609a      	str	r2, [r3, #8]
}
 80041ac:	bf00      	nop
 80041ae:	3724      	adds	r7, #36	; 0x24
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr
 80041b8:	58024400 	.word	0x58024400
 80041bc:	03d09000 	.word	0x03d09000
 80041c0:	46000000 	.word	0x46000000
 80041c4:	4c742400 	.word	0x4c742400
 80041c8:	4a742400 	.word	0x4a742400
 80041cc:	4c189680 	.word	0x4c189680

080041d0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80041da:	2300      	movs	r3, #0
 80041dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80041de:	4b53      	ldr	r3, [pc, #332]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 80041e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041e2:	f003 0303 	and.w	r3, r3, #3
 80041e6:	2b03      	cmp	r3, #3
 80041e8:	d101      	bne.n	80041ee <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e099      	b.n	8004322 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80041ee:	4b4f      	ldr	r3, [pc, #316]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a4e      	ldr	r2, [pc, #312]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 80041f4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80041f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041fa:	f7fd f8d9 	bl	80013b0 <HAL_GetTick>
 80041fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004200:	e008      	b.n	8004214 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004202:	f7fd f8d5 	bl	80013b0 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	2b02      	cmp	r3, #2
 800420e:	d901      	bls.n	8004214 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e086      	b.n	8004322 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004214:	4b45      	ldr	r3, [pc, #276]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d1f0      	bne.n	8004202 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004220:	4b42      	ldr	r3, [pc, #264]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 8004222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004224:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	031b      	lsls	r3, r3, #12
 800422e:	493f      	ldr	r1, [pc, #252]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 8004230:	4313      	orrs	r3, r2
 8004232:	628b      	str	r3, [r1, #40]	; 0x28
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	3b01      	subs	r3, #1
 800423a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	3b01      	subs	r3, #1
 8004244:	025b      	lsls	r3, r3, #9
 8004246:	b29b      	uxth	r3, r3
 8004248:	431a      	orrs	r2, r3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	3b01      	subs	r3, #1
 8004250:	041b      	lsls	r3, r3, #16
 8004252:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004256:	431a      	orrs	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	3b01      	subs	r3, #1
 800425e:	061b      	lsls	r3, r3, #24
 8004260:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004264:	4931      	ldr	r1, [pc, #196]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 8004266:	4313      	orrs	r3, r2
 8004268:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800426a:	4b30      	ldr	r3, [pc, #192]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 800426c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800426e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	695b      	ldr	r3, [r3, #20]
 8004276:	492d      	ldr	r1, [pc, #180]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 8004278:	4313      	orrs	r3, r2
 800427a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800427c:	4b2b      	ldr	r3, [pc, #172]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 800427e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004280:	f023 0220 	bic.w	r2, r3, #32
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	4928      	ldr	r1, [pc, #160]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 800428a:	4313      	orrs	r3, r2
 800428c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800428e:	4b27      	ldr	r3, [pc, #156]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 8004290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004292:	4a26      	ldr	r2, [pc, #152]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 8004294:	f023 0310 	bic.w	r3, r3, #16
 8004298:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800429a:	4b24      	ldr	r3, [pc, #144]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 800429c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800429e:	4b24      	ldr	r3, [pc, #144]	; (8004330 <RCCEx_PLL2_Config+0x160>)
 80042a0:	4013      	ands	r3, r2
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	69d2      	ldr	r2, [r2, #28]
 80042a6:	00d2      	lsls	r2, r2, #3
 80042a8:	4920      	ldr	r1, [pc, #128]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 80042aa:	4313      	orrs	r3, r2
 80042ac:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80042ae:	4b1f      	ldr	r3, [pc, #124]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 80042b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b2:	4a1e      	ldr	r2, [pc, #120]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 80042b4:	f043 0310 	orr.w	r3, r3, #16
 80042b8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d106      	bne.n	80042ce <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80042c0:	4b1a      	ldr	r3, [pc, #104]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 80042c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c4:	4a19      	ldr	r2, [pc, #100]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 80042c6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80042ca:	62d3      	str	r3, [r2, #44]	; 0x2c
 80042cc:	e00f      	b.n	80042ee <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d106      	bne.n	80042e2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80042d4:	4b15      	ldr	r3, [pc, #84]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 80042d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042d8:	4a14      	ldr	r2, [pc, #80]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 80042da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042de:	62d3      	str	r3, [r2, #44]	; 0x2c
 80042e0:	e005      	b.n	80042ee <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80042e2:	4b12      	ldr	r3, [pc, #72]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 80042e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e6:	4a11      	ldr	r2, [pc, #68]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 80042e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80042ec:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80042ee:	4b0f      	ldr	r3, [pc, #60]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a0e      	ldr	r2, [pc, #56]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 80042f4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80042f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042fa:	f7fd f859 	bl	80013b0 <HAL_GetTick>
 80042fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004300:	e008      	b.n	8004314 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004302:	f7fd f855 	bl	80013b0 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	2b02      	cmp	r3, #2
 800430e:	d901      	bls.n	8004314 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e006      	b.n	8004322 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004314:	4b05      	ldr	r3, [pc, #20]	; (800432c <RCCEx_PLL2_Config+0x15c>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d0f0      	beq.n	8004302 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004320:	7bfb      	ldrb	r3, [r7, #15]
}
 8004322:	4618      	mov	r0, r3
 8004324:	3710      	adds	r7, #16
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	58024400 	.word	0x58024400
 8004330:	ffff0007 	.word	0xffff0007

08004334 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800433e:	2300      	movs	r3, #0
 8004340:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004342:	4b53      	ldr	r3, [pc, #332]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 8004344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004346:	f003 0303 	and.w	r3, r3, #3
 800434a:	2b03      	cmp	r3, #3
 800434c:	d101      	bne.n	8004352 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e099      	b.n	8004486 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004352:	4b4f      	ldr	r3, [pc, #316]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a4e      	ldr	r2, [pc, #312]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 8004358:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800435c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800435e:	f7fd f827 	bl	80013b0 <HAL_GetTick>
 8004362:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004364:	e008      	b.n	8004378 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004366:	f7fd f823 	bl	80013b0 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b02      	cmp	r3, #2
 8004372:	d901      	bls.n	8004378 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e086      	b.n	8004486 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004378:	4b45      	ldr	r3, [pc, #276]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1f0      	bne.n	8004366 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004384:	4b42      	ldr	r3, [pc, #264]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 8004386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004388:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	051b      	lsls	r3, r3, #20
 8004392:	493f      	ldr	r1, [pc, #252]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 8004394:	4313      	orrs	r3, r2
 8004396:	628b      	str	r3, [r1, #40]	; 0x28
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	3b01      	subs	r3, #1
 800439e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	3b01      	subs	r3, #1
 80043a8:	025b      	lsls	r3, r3, #9
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	431a      	orrs	r2, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	3b01      	subs	r3, #1
 80043b4:	041b      	lsls	r3, r3, #16
 80043b6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80043ba:	431a      	orrs	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	3b01      	subs	r3, #1
 80043c2:	061b      	lsls	r3, r3, #24
 80043c4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80043c8:	4931      	ldr	r1, [pc, #196]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80043ce:	4b30      	ldr	r3, [pc, #192]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 80043d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	695b      	ldr	r3, [r3, #20]
 80043da:	492d      	ldr	r1, [pc, #180]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80043e0:	4b2b      	ldr	r3, [pc, #172]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 80043e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	699b      	ldr	r3, [r3, #24]
 80043ec:	4928      	ldr	r1, [pc, #160]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 80043ee:	4313      	orrs	r3, r2
 80043f0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80043f2:	4b27      	ldr	r3, [pc, #156]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 80043f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f6:	4a26      	ldr	r2, [pc, #152]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 80043f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043fc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80043fe:	4b24      	ldr	r3, [pc, #144]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 8004400:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004402:	4b24      	ldr	r3, [pc, #144]	; (8004494 <RCCEx_PLL3_Config+0x160>)
 8004404:	4013      	ands	r3, r2
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	69d2      	ldr	r2, [r2, #28]
 800440a:	00d2      	lsls	r2, r2, #3
 800440c:	4920      	ldr	r1, [pc, #128]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 800440e:	4313      	orrs	r3, r2
 8004410:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004412:	4b1f      	ldr	r3, [pc, #124]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 8004414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004416:	4a1e      	ldr	r2, [pc, #120]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 8004418:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800441c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d106      	bne.n	8004432 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004424:	4b1a      	ldr	r3, [pc, #104]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 8004426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004428:	4a19      	ldr	r2, [pc, #100]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 800442a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800442e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004430:	e00f      	b.n	8004452 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d106      	bne.n	8004446 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004438:	4b15      	ldr	r3, [pc, #84]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 800443a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800443c:	4a14      	ldr	r2, [pc, #80]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 800443e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004442:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004444:	e005      	b.n	8004452 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004446:	4b12      	ldr	r3, [pc, #72]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 8004448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800444a:	4a11      	ldr	r2, [pc, #68]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 800444c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004450:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004452:	4b0f      	ldr	r3, [pc, #60]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a0e      	ldr	r2, [pc, #56]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 8004458:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800445c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800445e:	f7fc ffa7 	bl	80013b0 <HAL_GetTick>
 8004462:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004464:	e008      	b.n	8004478 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004466:	f7fc ffa3 	bl	80013b0 <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	2b02      	cmp	r3, #2
 8004472:	d901      	bls.n	8004478 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e006      	b.n	8004486 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004478:	4b05      	ldr	r3, [pc, #20]	; (8004490 <RCCEx_PLL3_Config+0x15c>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d0f0      	beq.n	8004466 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004484:	7bfb      	ldrb	r3, [r7, #15]
}
 8004486:	4618      	mov	r0, r3
 8004488:	3710      	adds	r7, #16
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	58024400 	.word	0x58024400
 8004494:	ffff0007 	.word	0xffff0007

08004498 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d101      	bne.n	80044aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	e049      	b.n	800453e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d106      	bne.n	80044c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f7fc fe08 	bl	80010d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2202      	movs	r2, #2
 80044c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	3304      	adds	r3, #4
 80044d4:	4619      	mov	r1, r3
 80044d6:	4610      	mov	r0, r2
 80044d8:	f000 f934 	bl	8004744 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3708      	adds	r7, #8
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
	...

08004548 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004548:	b480      	push	{r7}
 800454a:	b085      	sub	sp, #20
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004556:	b2db      	uxtb	r3, r3
 8004558:	2b01      	cmp	r3, #1
 800455a:	d001      	beq.n	8004560 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e019      	b.n	8004594 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2202      	movs	r2, #2
 8004564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	689a      	ldr	r2, [r3, #8]
 800456e:	4b0c      	ldr	r3, [pc, #48]	; (80045a0 <HAL_TIM_Base_Start+0x58>)
 8004570:	4013      	ands	r3, r2
 8004572:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2b06      	cmp	r3, #6
 8004578:	d00b      	beq.n	8004592 <HAL_TIM_Base_Start+0x4a>
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004580:	d007      	beq.n	8004592 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f042 0201 	orr.w	r2, r2, #1
 8004590:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3714      	adds	r7, #20
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr
 80045a0:	00010007 	.word	0x00010007

080045a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d101      	bne.n	80045bc <HAL_TIM_ConfigClockSource+0x18>
 80045b8:	2302      	movs	r3, #2
 80045ba:	e0b7      	b.n	800472c <HAL_TIM_ConfigClockSource+0x188>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2202      	movs	r2, #2
 80045c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045d4:	68fa      	ldr	r2, [r7, #12]
 80045d6:	4b57      	ldr	r3, [pc, #348]	; (8004734 <HAL_TIM_ConfigClockSource+0x190>)
 80045d8:	4013      	ands	r3, r2
 80045da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045e2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68fa      	ldr	r2, [r7, #12]
 80045ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2b70      	cmp	r3, #112	; 0x70
 80045f2:	d02e      	beq.n	8004652 <HAL_TIM_ConfigClockSource+0xae>
 80045f4:	2b70      	cmp	r3, #112	; 0x70
 80045f6:	d812      	bhi.n	800461e <HAL_TIM_ConfigClockSource+0x7a>
 80045f8:	2b30      	cmp	r3, #48	; 0x30
 80045fa:	f000 8084 	beq.w	8004706 <HAL_TIM_ConfigClockSource+0x162>
 80045fe:	2b30      	cmp	r3, #48	; 0x30
 8004600:	d806      	bhi.n	8004610 <HAL_TIM_ConfigClockSource+0x6c>
 8004602:	2b10      	cmp	r3, #16
 8004604:	d07f      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x162>
 8004606:	2b20      	cmp	r3, #32
 8004608:	d07d      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x162>
 800460a:	2b00      	cmp	r3, #0
 800460c:	d07b      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x162>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800460e:	e084      	b.n	800471a <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 8004610:	2b50      	cmp	r3, #80	; 0x50
 8004612:	d048      	beq.n	80046a6 <HAL_TIM_ConfigClockSource+0x102>
 8004614:	2b60      	cmp	r3, #96	; 0x60
 8004616:	d056      	beq.n	80046c6 <HAL_TIM_ConfigClockSource+0x122>
 8004618:	2b40      	cmp	r3, #64	; 0x40
 800461a:	d064      	beq.n	80046e6 <HAL_TIM_ConfigClockSource+0x142>
      break;
 800461c:	e07d      	b.n	800471a <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 800461e:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004622:	d070      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x162>
 8004624:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004628:	d809      	bhi.n	800463e <HAL_TIM_ConfigClockSource+0x9a>
 800462a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800462e:	d027      	beq.n	8004680 <HAL_TIM_ConfigClockSource+0xdc>
 8004630:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004634:	d067      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x162>
 8004636:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800463a:	d06d      	beq.n	8004718 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800463c:	e06d      	b.n	800471a <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 800463e:	4a3e      	ldr	r2, [pc, #248]	; (8004738 <HAL_TIM_ConfigClockSource+0x194>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d060      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x162>
 8004644:	4a3d      	ldr	r2, [pc, #244]	; (800473c <HAL_TIM_ConfigClockSource+0x198>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d05d      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x162>
 800464a:	4a3d      	ldr	r2, [pc, #244]	; (8004740 <HAL_TIM_ConfigClockSource+0x19c>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d05a      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x162>
      break;
 8004650:	e063      	b.n	800471a <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6818      	ldr	r0, [r3, #0]
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	6899      	ldr	r1, [r3, #8]
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	685a      	ldr	r2, [r3, #4]
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	f000 f987 	bl	8004974 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004674:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68fa      	ldr	r2, [r7, #12]
 800467c:	609a      	str	r2, [r3, #8]
      break;
 800467e:	e04c      	b.n	800471a <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6818      	ldr	r0, [r3, #0]
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	6899      	ldr	r1, [r3, #8]
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	685a      	ldr	r2, [r3, #4]
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	f000 f970 	bl	8004974 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	689a      	ldr	r2, [r3, #8]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046a2:	609a      	str	r2, [r3, #8]
      break;
 80046a4:	e039      	b.n	800471a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6818      	ldr	r0, [r3, #0]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	6859      	ldr	r1, [r3, #4]
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	461a      	mov	r2, r3
 80046b4:	f000 f8e0 	bl	8004878 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2150      	movs	r1, #80	; 0x50
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 f93a 	bl	8004938 <TIM_ITRx_SetConfig>
      break;
 80046c4:	e029      	b.n	800471a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6818      	ldr	r0, [r3, #0]
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	6859      	ldr	r1, [r3, #4]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	461a      	mov	r2, r3
 80046d4:	f000 f8ff 	bl	80048d6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2160      	movs	r1, #96	; 0x60
 80046de:	4618      	mov	r0, r3
 80046e0:	f000 f92a 	bl	8004938 <TIM_ITRx_SetConfig>
      break;
 80046e4:	e019      	b.n	800471a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6818      	ldr	r0, [r3, #0]
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	6859      	ldr	r1, [r3, #4]
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	461a      	mov	r2, r3
 80046f4:	f000 f8c0 	bl	8004878 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2140      	movs	r1, #64	; 0x40
 80046fe:	4618      	mov	r0, r3
 8004700:	f000 f91a 	bl	8004938 <TIM_ITRx_SetConfig>
      break;
 8004704:	e009      	b.n	800471a <HAL_TIM_ConfigClockSource+0x176>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4619      	mov	r1, r3
 8004710:	4610      	mov	r0, r2
 8004712:	f000 f911 	bl	8004938 <TIM_ITRx_SetConfig>
      break;
 8004716:	e000      	b.n	800471a <HAL_TIM_ConfigClockSource+0x176>
      break;
 8004718:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	4618      	mov	r0, r3
 800472e:	3710      	adds	r7, #16
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	ffceff88 	.word	0xffceff88
 8004738:	00100030 	.word	0x00100030
 800473c:	00100040 	.word	0x00100040
 8004740:	00100020 	.word	0x00100020

08004744 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004744:	b480      	push	{r7}
 8004746:	b085      	sub	sp, #20
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	4a40      	ldr	r2, [pc, #256]	; (8004858 <TIM_Base_SetConfig+0x114>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d013      	beq.n	8004784 <TIM_Base_SetConfig+0x40>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004762:	d00f      	beq.n	8004784 <TIM_Base_SetConfig+0x40>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	4a3d      	ldr	r2, [pc, #244]	; (800485c <TIM_Base_SetConfig+0x118>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d00b      	beq.n	8004784 <TIM_Base_SetConfig+0x40>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a3c      	ldr	r2, [pc, #240]	; (8004860 <TIM_Base_SetConfig+0x11c>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d007      	beq.n	8004784 <TIM_Base_SetConfig+0x40>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	4a3b      	ldr	r2, [pc, #236]	; (8004864 <TIM_Base_SetConfig+0x120>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d003      	beq.n	8004784 <TIM_Base_SetConfig+0x40>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	4a3a      	ldr	r2, [pc, #232]	; (8004868 <TIM_Base_SetConfig+0x124>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d108      	bne.n	8004796 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800478a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	68fa      	ldr	r2, [r7, #12]
 8004792:	4313      	orrs	r3, r2
 8004794:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a2f      	ldr	r2, [pc, #188]	; (8004858 <TIM_Base_SetConfig+0x114>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d01f      	beq.n	80047de <TIM_Base_SetConfig+0x9a>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047a4:	d01b      	beq.n	80047de <TIM_Base_SetConfig+0x9a>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a2c      	ldr	r2, [pc, #176]	; (800485c <TIM_Base_SetConfig+0x118>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d017      	beq.n	80047de <TIM_Base_SetConfig+0x9a>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4a2b      	ldr	r2, [pc, #172]	; (8004860 <TIM_Base_SetConfig+0x11c>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d013      	beq.n	80047de <TIM_Base_SetConfig+0x9a>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	4a2a      	ldr	r2, [pc, #168]	; (8004864 <TIM_Base_SetConfig+0x120>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d00f      	beq.n	80047de <TIM_Base_SetConfig+0x9a>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a29      	ldr	r2, [pc, #164]	; (8004868 <TIM_Base_SetConfig+0x124>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d00b      	beq.n	80047de <TIM_Base_SetConfig+0x9a>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	4a28      	ldr	r2, [pc, #160]	; (800486c <TIM_Base_SetConfig+0x128>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d007      	beq.n	80047de <TIM_Base_SetConfig+0x9a>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a27      	ldr	r2, [pc, #156]	; (8004870 <TIM_Base_SetConfig+0x12c>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d003      	beq.n	80047de <TIM_Base_SetConfig+0x9a>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a26      	ldr	r2, [pc, #152]	; (8004874 <TIM_Base_SetConfig+0x130>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d108      	bne.n	80047f0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	68fa      	ldr	r2, [r7, #12]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	695b      	ldr	r3, [r3, #20]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	68fa      	ldr	r2, [r7, #12]
 8004802:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	689a      	ldr	r2, [r3, #8]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a10      	ldr	r2, [pc, #64]	; (8004858 <TIM_Base_SetConfig+0x114>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d00f      	beq.n	800483c <TIM_Base_SetConfig+0xf8>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	4a12      	ldr	r2, [pc, #72]	; (8004868 <TIM_Base_SetConfig+0x124>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d00b      	beq.n	800483c <TIM_Base_SetConfig+0xf8>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4a11      	ldr	r2, [pc, #68]	; (800486c <TIM_Base_SetConfig+0x128>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d007      	beq.n	800483c <TIM_Base_SetConfig+0xf8>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a10      	ldr	r2, [pc, #64]	; (8004870 <TIM_Base_SetConfig+0x12c>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d003      	beq.n	800483c <TIM_Base_SetConfig+0xf8>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a0f      	ldr	r2, [pc, #60]	; (8004874 <TIM_Base_SetConfig+0x130>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d103      	bne.n	8004844 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	691a      	ldr	r2, [r3, #16]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	615a      	str	r2, [r3, #20]
}
 800484a:	bf00      	nop
 800484c:	3714      	adds	r7, #20
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop
 8004858:	40010000 	.word	0x40010000
 800485c:	40000400 	.word	0x40000400
 8004860:	40000800 	.word	0x40000800
 8004864:	40000c00 	.word	0x40000c00
 8004868:	40010400 	.word	0x40010400
 800486c:	40014000 	.word	0x40014000
 8004870:	40014400 	.word	0x40014400
 8004874:	40014800 	.word	0x40014800

08004878 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004878:	b480      	push	{r7}
 800487a:	b087      	sub	sp, #28
 800487c:	af00      	add	r7, sp, #0
 800487e:	60f8      	str	r0, [r7, #12]
 8004880:	60b9      	str	r1, [r7, #8]
 8004882:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	f023 0201 	bic.w	r2, r3, #1
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	699b      	ldr	r3, [r3, #24]
 800489a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	011b      	lsls	r3, r3, #4
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	f023 030a 	bic.w	r3, r3, #10
 80048b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80048b6:	697a      	ldr	r2, [r7, #20]
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	697a      	ldr	r2, [r7, #20]
 80048c8:	621a      	str	r2, [r3, #32]
}
 80048ca:	bf00      	nop
 80048cc:	371c      	adds	r7, #28
 80048ce:	46bd      	mov	sp, r7
 80048d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d4:	4770      	bx	lr

080048d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048d6:	b480      	push	{r7}
 80048d8:	b087      	sub	sp, #28
 80048da:	af00      	add	r7, sp, #0
 80048dc:	60f8      	str	r0, [r7, #12]
 80048de:	60b9      	str	r1, [r7, #8]
 80048e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	f023 0210 	bic.w	r2, r3, #16
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6a1b      	ldr	r3, [r3, #32]
 80048f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004900:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	031b      	lsls	r3, r3, #12
 8004906:	697a      	ldr	r2, [r7, #20]
 8004908:	4313      	orrs	r3, r2
 800490a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004912:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	011b      	lsls	r3, r3, #4
 8004918:	693a      	ldr	r2, [r7, #16]
 800491a:	4313      	orrs	r3, r2
 800491c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	697a      	ldr	r2, [r7, #20]
 8004922:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	693a      	ldr	r2, [r7, #16]
 8004928:	621a      	str	r2, [r3, #32]
}
 800492a:	bf00      	nop
 800492c:	371c      	adds	r7, #28
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
	...

08004938 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004938:	b480      	push	{r7}
 800493a:	b085      	sub	sp, #20
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	4b09      	ldr	r3, [pc, #36]	; (8004970 <TIM_ITRx_SetConfig+0x38>)
 800494c:	4013      	ands	r3, r2
 800494e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	4313      	orrs	r3, r2
 8004956:	f043 0307 	orr.w	r3, r3, #7
 800495a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	609a      	str	r2, [r3, #8]
}
 8004962:	bf00      	nop
 8004964:	3714      	adds	r7, #20
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	ffcfff8f 	.word	0xffcfff8f

08004974 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004974:	b480      	push	{r7}
 8004976:	b087      	sub	sp, #28
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
 8004980:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800498e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	021a      	lsls	r2, r3, #8
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	431a      	orrs	r2, r3
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	4313      	orrs	r3, r2
 800499c:	697a      	ldr	r2, [r7, #20]
 800499e:	4313      	orrs	r3, r2
 80049a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	697a      	ldr	r2, [r7, #20]
 80049a6:	609a      	str	r2, [r3, #8]
}
 80049a8:	bf00      	nop
 80049aa:	371c      	adds	r7, #28
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b085      	sub	sp, #20
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d101      	bne.n	80049cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049c8:	2302      	movs	r3, #2
 80049ca:	e068      	b.n	8004a9e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2202      	movs	r2, #2
 80049d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a2e      	ldr	r2, [pc, #184]	; (8004aac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d004      	beq.n	8004a00 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a2d      	ldr	r2, [pc, #180]	; (8004ab0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d108      	bne.n	8004a12 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004a06:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a18:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68fa      	ldr	r2, [r7, #12]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a1e      	ldr	r2, [pc, #120]	; (8004aac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d01d      	beq.n	8004a72 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a3e:	d018      	beq.n	8004a72 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a1b      	ldr	r2, [pc, #108]	; (8004ab4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d013      	beq.n	8004a72 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a1a      	ldr	r2, [pc, #104]	; (8004ab8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d00e      	beq.n	8004a72 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a18      	ldr	r2, [pc, #96]	; (8004abc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d009      	beq.n	8004a72 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a13      	ldr	r2, [pc, #76]	; (8004ab0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d004      	beq.n	8004a72 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a14      	ldr	r2, [pc, #80]	; (8004ac0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d10c      	bne.n	8004a8c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	68ba      	ldr	r2, [r7, #8]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a9c:	2300      	movs	r3, #0
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3714      	adds	r7, #20
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	40010000 	.word	0x40010000
 8004ab0:	40010400 	.word	0x40010400
 8004ab4:	40000400 	.word	0x40000400
 8004ab8:	40000800 	.word	0x40000800
 8004abc:	40000c00 	.word	0x40000c00
 8004ac0:	40001800 	.word	0x40001800

08004ac4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b082      	sub	sp, #8
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d101      	bne.n	8004ad6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e042      	b.n	8004b5c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d106      	bne.n	8004aee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f7fc fb5f 	bl	80011ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2224      	movs	r2, #36	; 0x24
 8004af2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f022 0201 	bic.w	r2, r2, #1
 8004b04:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 fb12 	bl	8005130 <UART_SetConfig>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d101      	bne.n	8004b16 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e022      	b.n	8004b5c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d002      	beq.n	8004b24 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f001 f8b6 	bl	8005c90 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	685a      	ldr	r2, [r3, #4]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689a      	ldr	r2, [r3, #8]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f042 0201 	orr.w	r2, r2, #1
 8004b52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f001 f93d 	bl	8005dd4 <UART_CheckIdleState>
 8004b5a:	4603      	mov	r3, r0
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3708      	adds	r7, #8
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b085      	sub	sp, #20
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	4613      	mov	r3, r2
 8004b70:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b78:	2b20      	cmp	r3, #32
 8004b7a:	d168      	bne.n	8004c4e <HAL_UART_Transmit_IT+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d002      	beq.n	8004b88 <HAL_UART_Transmit_IT+0x24>
 8004b82:	88fb      	ldrh	r3, [r7, #6]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d101      	bne.n	8004b8c <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e061      	b.n	8004c50 <HAL_UART_Transmit_IT+0xec>
    }

    __HAL_LOCK(huart);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d101      	bne.n	8004b9a <HAL_UART_Transmit_IT+0x36>
 8004b96:	2302      	movs	r3, #2
 8004b98:	e05a      	b.n	8004c50 <HAL_UART_Transmit_IT+0xec>
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pTxBuffPtr  = pData;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	68ba      	ldr	r2, [r7, #8]
 8004ba6:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	88fa      	ldrh	r2, [r7, #6]
 8004bac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	88fa      	ldrh	r2, [r7, #6]
 8004bb4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	671a      	str	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2221      	movs	r2, #33	; 0x21
 8004bca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004bd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004bd6:	d11c      	bne.n	8004c12 <HAL_UART_Transmit_IT+0xae>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004be0:	d107      	bne.n	8004bf2 <HAL_UART_Transmit_IT+0x8e>
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d103      	bne.n	8004bf2 <HAL_UART_Transmit_IT+0x8e>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	4a1b      	ldr	r2, [pc, #108]	; (8004c5c <HAL_UART_Transmit_IT+0xf8>)
 8004bee:	671a      	str	r2, [r3, #112]	; 0x70
 8004bf0:	e002      	b.n	8004bf8 <HAL_UART_Transmit_IT+0x94>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	4a1a      	ldr	r2, [pc, #104]	; (8004c60 <HAL_UART_Transmit_IT+0xfc>)
 8004bf6:	671a      	str	r2, [r3, #112]	; 0x70
      }

      __HAL_UNLOCK(huart);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the TX FIFO threshold interrupt */
      SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	689a      	ldr	r2, [r3, #8]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004c0e:	609a      	str	r2, [r3, #8]
 8004c10:	e01b      	b.n	8004c4a <HAL_UART_Transmit_IT+0xe6>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c1a:	d107      	bne.n	8004c2c <HAL_UART_Transmit_IT+0xc8>
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	691b      	ldr	r3, [r3, #16]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d103      	bne.n	8004c2c <HAL_UART_Transmit_IT+0xc8>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	4a0f      	ldr	r2, [pc, #60]	; (8004c64 <HAL_UART_Transmit_IT+0x100>)
 8004c28:	671a      	str	r2, [r3, #112]	; 0x70
 8004c2a:	e002      	b.n	8004c32 <HAL_UART_Transmit_IT+0xce>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	4a0e      	ldr	r2, [pc, #56]	; (8004c68 <HAL_UART_Transmit_IT+0x104>)
 8004c30:	671a      	str	r2, [r3, #112]	; 0x70
      }

      __HAL_UNLOCK(huart);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004c48:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	e000      	b.n	8004c50 <HAL_UART_Transmit_IT+0xec>
  }
  else
  {
    return HAL_BUSY;
 8004c4e:	2302      	movs	r3, #2
  }
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3714      	adds	r7, #20
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr
 8004c5c:	08006165 	.word	0x08006165
 8004c60:	080060cb 	.word	0x080060cb
 8004c64:	0800604d 	.word	0x0800604d
 8004c68:	08005fd9 	.word	0x08005fd9

08004c6c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b085      	sub	sp, #20
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	4613      	mov	r3, r2
 8004c78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c80:	2b20      	cmp	r3, #32
 8004c82:	f040 80bc 	bne.w	8004dfe <HAL_UART_Receive_IT+0x192>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d002      	beq.n	8004c92 <HAL_UART_Receive_IT+0x26>
 8004c8c:	88fb      	ldrh	r3, [r7, #6]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e0b4      	b.n	8004e00 <HAL_UART_Receive_IT+0x194>
    }

    __HAL_LOCK(huart);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d101      	bne.n	8004ca4 <HAL_UART_Receive_IT+0x38>
 8004ca0:	2302      	movs	r3, #2
 8004ca2:	e0ad      	b.n	8004e00 <HAL_UART_Receive_IT+0x194>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr  = pData;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize  = Size;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	88fa      	ldrh	r2, [r7, #6]
 8004cb6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	88fa      	ldrh	r2, [r7, #6]
 8004cbe:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    huart->RxISR       = NULL;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cd0:	d10e      	bne.n	8004cf0 <HAL_UART_Receive_IT+0x84>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d105      	bne.n	8004ce6 <HAL_UART_Receive_IT+0x7a>
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004ce0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004ce4:	e02d      	b.n	8004d42 <HAL_UART_Receive_IT+0xd6>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	22ff      	movs	r2, #255	; 0xff
 8004cea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004cee:	e028      	b.n	8004d42 <HAL_UART_Receive_IT+0xd6>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d10d      	bne.n	8004d14 <HAL_UART_Receive_IT+0xa8>
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d104      	bne.n	8004d0a <HAL_UART_Receive_IT+0x9e>
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	22ff      	movs	r2, #255	; 0xff
 8004d04:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004d08:	e01b      	b.n	8004d42 <HAL_UART_Receive_IT+0xd6>
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	227f      	movs	r2, #127	; 0x7f
 8004d0e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004d12:	e016      	b.n	8004d42 <HAL_UART_Receive_IT+0xd6>
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d1c:	d10d      	bne.n	8004d3a <HAL_UART_Receive_IT+0xce>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d104      	bne.n	8004d30 <HAL_UART_Receive_IT+0xc4>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	227f      	movs	r2, #127	; 0x7f
 8004d2a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004d2e:	e008      	b.n	8004d42 <HAL_UART_Receive_IT+0xd6>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	223f      	movs	r2, #63	; 0x3f
 8004d34:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004d38:	e003      	b.n	8004d42 <HAL_UART_Receive_IT+0xd6>
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2222      	movs	r2, #34	; 0x22
 8004d4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	689a      	ldr	r2, [r3, #8]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f042 0201 	orr.w	r2, r2, #1
 8004d60:	609a      	str	r2, [r3, #8]

    /* Configure Rx interrupt processing*/
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d66:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d6a:	d12a      	bne.n	8004dc2 <HAL_UART_Receive_IT+0x156>
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004d72:	88fa      	ldrh	r2, [r7, #6]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d324      	bcc.n	8004dc2 <HAL_UART_Receive_IT+0x156>
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d80:	d107      	bne.n	8004d92 <HAL_UART_Receive_IT+0x126>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d103      	bne.n	8004d92 <HAL_UART_Receive_IT+0x126>
      {
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	4a1f      	ldr	r2, [pc, #124]	; (8004e0c <HAL_UART_Receive_IT+0x1a0>)
 8004d8e:	66da      	str	r2, [r3, #108]	; 0x6c
 8004d90:	e002      	b.n	8004d98 <HAL_UART_Receive_IT+0x12c>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	4a1e      	ldr	r2, [pc, #120]	; (8004e10 <HAL_UART_Receive_IT+0x1a4>)
 8004d96:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dae:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	689a      	ldr	r2, [r3, #8]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004dbe:	609a      	str	r2, [r3, #8]
 8004dc0:	e01b      	b.n	8004dfa <HAL_UART_Receive_IT+0x18e>
    }
    else
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dca:	d107      	bne.n	8004ddc <HAL_UART_Receive_IT+0x170>
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	691b      	ldr	r3, [r3, #16]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d103      	bne.n	8004ddc <HAL_UART_Receive_IT+0x170>
      {
        huart->RxISR = UART_RxISR_16BIT;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	4a0f      	ldr	r2, [pc, #60]	; (8004e14 <HAL_UART_Receive_IT+0x1a8>)
 8004dd8:	66da      	str	r2, [r3, #108]	; 0x6c
 8004dda:	e002      	b.n	8004de2 <HAL_UART_Receive_IT+0x176>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	4a0e      	ldr	r2, [pc, #56]	; (8004e18 <HAL_UART_Receive_IT+0x1ac>)
 8004de0:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8004df8:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	e000      	b.n	8004e00 <HAL_UART_Receive_IT+0x194>
  }
  else
  {
    return HAL_BUSY;
 8004dfe:	2302      	movs	r3, #2
  }
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3714      	adds	r7, #20
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr
 8004e0c:	08006499 	.word	0x08006499
 8004e10:	08006391 	.word	0x08006391
 8004e14:	080062e7 	.word	0x080062e7
 8004e18:	0800623d 	.word	0x0800623d

08004e1c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b088      	sub	sp, #32
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	69db      	ldr	r3, [r3, #28]
 8004e2a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004e3c:	69fa      	ldr	r2, [r7, #28]
 8004e3e:	f640 030f 	movw	r3, #2063	; 0x80f
 8004e42:	4013      	ands	r3, r2
 8004e44:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d118      	bne.n	8004e7e <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	f003 0320 	and.w	r3, r3, #32
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d013      	beq.n	8004e7e <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	f003 0320 	and.w	r3, r3, #32
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d104      	bne.n	8004e6a <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d009      	beq.n	8004e7e <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	f000 8145 	beq.w	80050fe <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	4798      	blx	r3
      }
      return;
 8004e7c:	e13f      	b.n	80050fe <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	f000 80e8 	beq.w	8005056 <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	4ba1      	ldr	r3, [pc, #644]	; (8005110 <HAL_UART_IRQHandler+0x2f4>)
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d105      	bne.n	8004e9c <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004e90:	69ba      	ldr	r2, [r7, #24]
 8004e92:	4ba0      	ldr	r3, [pc, #640]	; (8005114 <HAL_UART_IRQHandler+0x2f8>)
 8004e94:	4013      	ands	r3, r2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	f000 80dd 	beq.w	8005056 <HAL_UART_IRQHandler+0x23a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d010      	beq.n	8004ec8 <HAL_UART_IRQHandler+0xac>
 8004ea6:	69bb      	ldr	r3, [r7, #24]
 8004ea8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d00b      	beq.n	8004ec8 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ebe:	f043 0201 	orr.w	r2, r3, #1
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ec8:	69fb      	ldr	r3, [r7, #28]
 8004eca:	f003 0302 	and.w	r3, r3, #2
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d010      	beq.n	8004ef4 <HAL_UART_IRQHandler+0xd8>
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	f003 0301 	and.w	r3, r3, #1
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d00b      	beq.n	8004ef4 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2202      	movs	r2, #2
 8004ee2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eea:	f043 0204 	orr.w	r2, r3, #4
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	f003 0304 	and.w	r3, r3, #4
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d010      	beq.n	8004f20 <HAL_UART_IRQHandler+0x104>
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	f003 0301 	and.w	r3, r3, #1
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d00b      	beq.n	8004f20 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2204      	movs	r2, #4
 8004f0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f16:	f043 0202 	orr.w	r2, r3, #2
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	f003 0308 	and.w	r3, r3, #8
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d015      	beq.n	8004f56 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	f003 0320 	and.w	r3, r3, #32
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d104      	bne.n	8004f3e <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004f34:	697a      	ldr	r2, [r7, #20]
 8004f36:	4b76      	ldr	r3, [pc, #472]	; (8005110 <HAL_UART_IRQHandler+0x2f4>)
 8004f38:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00b      	beq.n	8004f56 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	2208      	movs	r2, #8
 8004f44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f4c:	f043 0208 	orr.w	r2, r3, #8
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004f56:	69fb      	ldr	r3, [r7, #28]
 8004f58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d011      	beq.n	8004f84 <HAL_UART_IRQHandler+0x168>
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00c      	beq.n	8004f84 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f7a:	f043 0220 	orr.w	r2, r3, #32
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f000 80b9 	beq.w	8005102 <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	f003 0320 	and.w	r3, r3, #32
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d011      	beq.n	8004fbe <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	f003 0320 	and.w	r3, r3, #32
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d104      	bne.n	8004fae <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d007      	beq.n	8004fbe <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d003      	beq.n	8004fbe <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fc4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fd0:	2b40      	cmp	r3, #64	; 0x40
 8004fd2:	d004      	beq.n	8004fde <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d031      	beq.n	8005042 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 ffc0 	bl	8005f64 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fee:	2b40      	cmp	r3, #64	; 0x40
 8004ff0:	d123      	bne.n	800503a <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	689a      	ldr	r2, [r3, #8]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005000:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005006:	2b00      	cmp	r3, #0
 8005008:	d013      	beq.n	8005032 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800500e:	4a42      	ldr	r2, [pc, #264]	; (8005118 <HAL_UART_IRQHandler+0x2fc>)
 8005010:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005016:	4618      	mov	r0, r3
 8005018:	f7fc fb14 	bl	8001644 <HAL_DMA_Abort_IT>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d017      	beq.n	8005052 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005026:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	6f92      	ldr	r2, [r2, #120]	; 0x78
 800502c:	4610      	mov	r0, r2
 800502e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005030:	e00f      	b.n	8005052 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 f872 	bl	800511c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005038:	e00b      	b.n	8005052 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f000 f86e 	bl	800511c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005040:	e007      	b.n	8005052 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 f86a 	bl	800511c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8005050:	e057      	b.n	8005102 <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005052:	bf00      	nop
    return;
 8005054:	e055      	b.n	8005102 <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005056:	69fb      	ldr	r3, [r7, #28]
 8005058:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800505c:	2b00      	cmp	r3, #0
 800505e:	d00d      	beq.n	800507c <HAL_UART_IRQHandler+0x260>
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d008      	beq.n	800507c <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005072:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f001 fa93 	bl	80065a0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800507a:	e045      	b.n	8005108 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005082:	2b00      	cmp	r3, #0
 8005084:	d012      	beq.n	80050ac <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800508c:	2b00      	cmp	r3, #0
 800508e:	d104      	bne.n	800509a <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d008      	beq.n	80050ac <HAL_UART_IRQHandler+0x290>
  {
    if (huart->TxISR != NULL)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d031      	beq.n	8005106 <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	4798      	blx	r3
    }
    return;
 80050aa:	e02c      	b.n	8005106 <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80050ac:	69fb      	ldr	r3, [r7, #28]
 80050ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d008      	beq.n	80050c8 <HAL_UART_IRQHandler+0x2ac>
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d003      	beq.n	80050c8 <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f001 f8a1 	bl	8006208 <UART_EndTransmit_IT>
    return;
 80050c6:	e01f      	b.n	8005108 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d008      	beq.n	80050e4 <HAL_UART_IRQHandler+0x2c8>
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f001 fa73 	bl	80065c8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80050e2:	e011      	b.n	8005108 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d00c      	beq.n	8005108 <HAL_UART_IRQHandler+0x2ec>
 80050ee:	69bb      	ldr	r3, [r7, #24]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	da09      	bge.n	8005108 <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f001 fa5d 	bl	80065b4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80050fa:	bf00      	nop
 80050fc:	e004      	b.n	8005108 <HAL_UART_IRQHandler+0x2ec>
      return;
 80050fe:	bf00      	nop
 8005100:	e002      	b.n	8005108 <HAL_UART_IRQHandler+0x2ec>
    return;
 8005102:	bf00      	nop
 8005104:	e000      	b.n	8005108 <HAL_UART_IRQHandler+0x2ec>
    return;
 8005106:	bf00      	nop
  }
}
 8005108:	3720      	adds	r7, #32
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	10000001 	.word	0x10000001
 8005114:	04000120 	.word	0x04000120
 8005118:	08005fad 	.word	0x08005fad

0800511c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800511c:	b480      	push	{r7}
 800511e:	b083      	sub	sp, #12
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005124:	bf00      	nop
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005130:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8005134:	b08e      	sub	sp, #56	; 0x38
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800513a:	2300      	movs	r3, #0
 800513c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	689a      	ldr	r2, [r3, #8]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	431a      	orrs	r2, r3
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	69db      	ldr	r3, [r3, #28]
 8005154:	4313      	orrs	r3, r2
 8005156:	637b      	str	r3, [r7, #52]	; 0x34
  tmpreg |= (uint32_t)huart->FifoMode;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800515c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800515e:	4313      	orrs	r3, r2
 8005160:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	4bc1      	ldr	r3, [pc, #772]	; (8005470 <UART_SetConfig+0x340>)
 800516a:	4013      	ands	r3, r2
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	6812      	ldr	r2, [r2, #0]
 8005170:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005172:	430b      	orrs	r3, r1
 8005174:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	68da      	ldr	r2, [r3, #12]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	430a      	orrs	r2, r1
 800518a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	699b      	ldr	r3, [r3, #24]
 8005190:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4ab7      	ldr	r2, [pc, #732]	; (8005474 <UART_SetConfig+0x344>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d004      	beq.n	80051a6 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a1b      	ldr	r3, [r3, #32]
 80051a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80051a2:	4313      	orrs	r3, r2
 80051a4:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	689a      	ldr	r2, [r3, #8]
 80051ac:	4bb2      	ldr	r3, [pc, #712]	; (8005478 <UART_SetConfig+0x348>)
 80051ae:	4013      	ands	r3, r2
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	6812      	ldr	r2, [r2, #0]
 80051b4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80051b6:	430b      	orrs	r3, r1
 80051b8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c0:	f023 010f 	bic.w	r1, r3, #15
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	430a      	orrs	r2, r1
 80051ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4aa9      	ldr	r2, [pc, #676]	; (800547c <UART_SetConfig+0x34c>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d177      	bne.n	80052ca <UART_SetConfig+0x19a>
 80051da:	4ba9      	ldr	r3, [pc, #676]	; (8005480 <UART_SetConfig+0x350>)
 80051dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80051e2:	2b28      	cmp	r3, #40	; 0x28
 80051e4:	d86c      	bhi.n	80052c0 <UART_SetConfig+0x190>
 80051e6:	a201      	add	r2, pc, #4	; (adr r2, 80051ec <UART_SetConfig+0xbc>)
 80051e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ec:	08005291 	.word	0x08005291
 80051f0:	080052c1 	.word	0x080052c1
 80051f4:	080052c1 	.word	0x080052c1
 80051f8:	080052c1 	.word	0x080052c1
 80051fc:	080052c1 	.word	0x080052c1
 8005200:	080052c1 	.word	0x080052c1
 8005204:	080052c1 	.word	0x080052c1
 8005208:	080052c1 	.word	0x080052c1
 800520c:	08005299 	.word	0x08005299
 8005210:	080052c1 	.word	0x080052c1
 8005214:	080052c1 	.word	0x080052c1
 8005218:	080052c1 	.word	0x080052c1
 800521c:	080052c1 	.word	0x080052c1
 8005220:	080052c1 	.word	0x080052c1
 8005224:	080052c1 	.word	0x080052c1
 8005228:	080052c1 	.word	0x080052c1
 800522c:	080052a1 	.word	0x080052a1
 8005230:	080052c1 	.word	0x080052c1
 8005234:	080052c1 	.word	0x080052c1
 8005238:	080052c1 	.word	0x080052c1
 800523c:	080052c1 	.word	0x080052c1
 8005240:	080052c1 	.word	0x080052c1
 8005244:	080052c1 	.word	0x080052c1
 8005248:	080052c1 	.word	0x080052c1
 800524c:	080052a9 	.word	0x080052a9
 8005250:	080052c1 	.word	0x080052c1
 8005254:	080052c1 	.word	0x080052c1
 8005258:	080052c1 	.word	0x080052c1
 800525c:	080052c1 	.word	0x080052c1
 8005260:	080052c1 	.word	0x080052c1
 8005264:	080052c1 	.word	0x080052c1
 8005268:	080052c1 	.word	0x080052c1
 800526c:	080052b1 	.word	0x080052b1
 8005270:	080052c1 	.word	0x080052c1
 8005274:	080052c1 	.word	0x080052c1
 8005278:	080052c1 	.word	0x080052c1
 800527c:	080052c1 	.word	0x080052c1
 8005280:	080052c1 	.word	0x080052c1
 8005284:	080052c1 	.word	0x080052c1
 8005288:	080052c1 	.word	0x080052c1
 800528c:	080052b9 	.word	0x080052b9
 8005290:	2301      	movs	r3, #1
 8005292:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005296:	e233      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005298:	2304      	movs	r3, #4
 800529a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800529e:	e22f      	b.n	8005700 <UART_SetConfig+0x5d0>
 80052a0:	2308      	movs	r3, #8
 80052a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80052a6:	e22b      	b.n	8005700 <UART_SetConfig+0x5d0>
 80052a8:	2310      	movs	r3, #16
 80052aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80052ae:	e227      	b.n	8005700 <UART_SetConfig+0x5d0>
 80052b0:	2320      	movs	r3, #32
 80052b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80052b6:	e223      	b.n	8005700 <UART_SetConfig+0x5d0>
 80052b8:	2340      	movs	r3, #64	; 0x40
 80052ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80052be:	e21f      	b.n	8005700 <UART_SetConfig+0x5d0>
 80052c0:	2380      	movs	r3, #128	; 0x80
 80052c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80052c6:	bf00      	nop
 80052c8:	e21a      	b.n	8005700 <UART_SetConfig+0x5d0>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a6d      	ldr	r2, [pc, #436]	; (8005484 <UART_SetConfig+0x354>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d132      	bne.n	800533a <UART_SetConfig+0x20a>
 80052d4:	4b6a      	ldr	r3, [pc, #424]	; (8005480 <UART_SetConfig+0x350>)
 80052d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052d8:	f003 0307 	and.w	r3, r3, #7
 80052dc:	2b05      	cmp	r3, #5
 80052de:	d827      	bhi.n	8005330 <UART_SetConfig+0x200>
 80052e0:	a201      	add	r2, pc, #4	; (adr r2, 80052e8 <UART_SetConfig+0x1b8>)
 80052e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052e6:	bf00      	nop
 80052e8:	08005301 	.word	0x08005301
 80052ec:	08005309 	.word	0x08005309
 80052f0:	08005311 	.word	0x08005311
 80052f4:	08005319 	.word	0x08005319
 80052f8:	08005321 	.word	0x08005321
 80052fc:	08005329 	.word	0x08005329
 8005300:	2300      	movs	r3, #0
 8005302:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005306:	e1fb      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005308:	2304      	movs	r3, #4
 800530a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800530e:	e1f7      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005310:	2308      	movs	r3, #8
 8005312:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005316:	e1f3      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005318:	2310      	movs	r3, #16
 800531a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800531e:	e1ef      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005320:	2320      	movs	r3, #32
 8005322:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005326:	e1eb      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005328:	2340      	movs	r3, #64	; 0x40
 800532a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800532e:	e1e7      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005330:	2380      	movs	r3, #128	; 0x80
 8005332:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005336:	bf00      	nop
 8005338:	e1e2      	b.n	8005700 <UART_SetConfig+0x5d0>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a52      	ldr	r2, [pc, #328]	; (8005488 <UART_SetConfig+0x358>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d132      	bne.n	80053aa <UART_SetConfig+0x27a>
 8005344:	4b4e      	ldr	r3, [pc, #312]	; (8005480 <UART_SetConfig+0x350>)
 8005346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005348:	f003 0307 	and.w	r3, r3, #7
 800534c:	2b05      	cmp	r3, #5
 800534e:	d827      	bhi.n	80053a0 <UART_SetConfig+0x270>
 8005350:	a201      	add	r2, pc, #4	; (adr r2, 8005358 <UART_SetConfig+0x228>)
 8005352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005356:	bf00      	nop
 8005358:	08005371 	.word	0x08005371
 800535c:	08005379 	.word	0x08005379
 8005360:	08005381 	.word	0x08005381
 8005364:	08005389 	.word	0x08005389
 8005368:	08005391 	.word	0x08005391
 800536c:	08005399 	.word	0x08005399
 8005370:	2300      	movs	r3, #0
 8005372:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005376:	e1c3      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005378:	2304      	movs	r3, #4
 800537a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800537e:	e1bf      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005380:	2308      	movs	r3, #8
 8005382:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005386:	e1bb      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005388:	2310      	movs	r3, #16
 800538a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800538e:	e1b7      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005390:	2320      	movs	r3, #32
 8005392:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005396:	e1b3      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005398:	2340      	movs	r3, #64	; 0x40
 800539a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800539e:	e1af      	b.n	8005700 <UART_SetConfig+0x5d0>
 80053a0:	2380      	movs	r3, #128	; 0x80
 80053a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80053a6:	bf00      	nop
 80053a8:	e1aa      	b.n	8005700 <UART_SetConfig+0x5d0>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a37      	ldr	r2, [pc, #220]	; (800548c <UART_SetConfig+0x35c>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d132      	bne.n	800541a <UART_SetConfig+0x2ea>
 80053b4:	4b32      	ldr	r3, [pc, #200]	; (8005480 <UART_SetConfig+0x350>)
 80053b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053b8:	f003 0307 	and.w	r3, r3, #7
 80053bc:	2b05      	cmp	r3, #5
 80053be:	d827      	bhi.n	8005410 <UART_SetConfig+0x2e0>
 80053c0:	a201      	add	r2, pc, #4	; (adr r2, 80053c8 <UART_SetConfig+0x298>)
 80053c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053c6:	bf00      	nop
 80053c8:	080053e1 	.word	0x080053e1
 80053cc:	080053e9 	.word	0x080053e9
 80053d0:	080053f1 	.word	0x080053f1
 80053d4:	080053f9 	.word	0x080053f9
 80053d8:	08005401 	.word	0x08005401
 80053dc:	08005409 	.word	0x08005409
 80053e0:	2300      	movs	r3, #0
 80053e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80053e6:	e18b      	b.n	8005700 <UART_SetConfig+0x5d0>
 80053e8:	2304      	movs	r3, #4
 80053ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80053ee:	e187      	b.n	8005700 <UART_SetConfig+0x5d0>
 80053f0:	2308      	movs	r3, #8
 80053f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80053f6:	e183      	b.n	8005700 <UART_SetConfig+0x5d0>
 80053f8:	2310      	movs	r3, #16
 80053fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80053fe:	e17f      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005400:	2320      	movs	r3, #32
 8005402:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005406:	e17b      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005408:	2340      	movs	r3, #64	; 0x40
 800540a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800540e:	e177      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005410:	2380      	movs	r3, #128	; 0x80
 8005412:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005416:	bf00      	nop
 8005418:	e172      	b.n	8005700 <UART_SetConfig+0x5d0>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a1c      	ldr	r2, [pc, #112]	; (8005490 <UART_SetConfig+0x360>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d144      	bne.n	80054ae <UART_SetConfig+0x37e>
 8005424:	4b16      	ldr	r3, [pc, #88]	; (8005480 <UART_SetConfig+0x350>)
 8005426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005428:	f003 0307 	and.w	r3, r3, #7
 800542c:	2b05      	cmp	r3, #5
 800542e:	d839      	bhi.n	80054a4 <UART_SetConfig+0x374>
 8005430:	a201      	add	r2, pc, #4	; (adr r2, 8005438 <UART_SetConfig+0x308>)
 8005432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005436:	bf00      	nop
 8005438:	08005451 	.word	0x08005451
 800543c:	08005459 	.word	0x08005459
 8005440:	08005461 	.word	0x08005461
 8005444:	08005469 	.word	0x08005469
 8005448:	08005495 	.word	0x08005495
 800544c:	0800549d 	.word	0x0800549d
 8005450:	2300      	movs	r3, #0
 8005452:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005456:	e153      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005458:	2304      	movs	r3, #4
 800545a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800545e:	e14f      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005460:	2308      	movs	r3, #8
 8005462:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005466:	e14b      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005468:	2310      	movs	r3, #16
 800546a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800546e:	e147      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005470:	cfff69f3 	.word	0xcfff69f3
 8005474:	58000c00 	.word	0x58000c00
 8005478:	11fff4ff 	.word	0x11fff4ff
 800547c:	40011000 	.word	0x40011000
 8005480:	58024400 	.word	0x58024400
 8005484:	40004400 	.word	0x40004400
 8005488:	40004800 	.word	0x40004800
 800548c:	40004c00 	.word	0x40004c00
 8005490:	40005000 	.word	0x40005000
 8005494:	2320      	movs	r3, #32
 8005496:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800549a:	e131      	b.n	8005700 <UART_SetConfig+0x5d0>
 800549c:	2340      	movs	r3, #64	; 0x40
 800549e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80054a2:	e12d      	b.n	8005700 <UART_SetConfig+0x5d0>
 80054a4:	2380      	movs	r3, #128	; 0x80
 80054a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80054aa:	bf00      	nop
 80054ac:	e128      	b.n	8005700 <UART_SetConfig+0x5d0>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4ab6      	ldr	r2, [pc, #728]	; (800578c <UART_SetConfig+0x65c>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d178      	bne.n	80055aa <UART_SetConfig+0x47a>
 80054b8:	4bb5      	ldr	r3, [pc, #724]	; (8005790 <UART_SetConfig+0x660>)
 80054ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054bc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80054c0:	2b28      	cmp	r3, #40	; 0x28
 80054c2:	d86d      	bhi.n	80055a0 <UART_SetConfig+0x470>
 80054c4:	a201      	add	r2, pc, #4	; (adr r2, 80054cc <UART_SetConfig+0x39c>)
 80054c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ca:	bf00      	nop
 80054cc:	08005571 	.word	0x08005571
 80054d0:	080055a1 	.word	0x080055a1
 80054d4:	080055a1 	.word	0x080055a1
 80054d8:	080055a1 	.word	0x080055a1
 80054dc:	080055a1 	.word	0x080055a1
 80054e0:	080055a1 	.word	0x080055a1
 80054e4:	080055a1 	.word	0x080055a1
 80054e8:	080055a1 	.word	0x080055a1
 80054ec:	08005579 	.word	0x08005579
 80054f0:	080055a1 	.word	0x080055a1
 80054f4:	080055a1 	.word	0x080055a1
 80054f8:	080055a1 	.word	0x080055a1
 80054fc:	080055a1 	.word	0x080055a1
 8005500:	080055a1 	.word	0x080055a1
 8005504:	080055a1 	.word	0x080055a1
 8005508:	080055a1 	.word	0x080055a1
 800550c:	08005581 	.word	0x08005581
 8005510:	080055a1 	.word	0x080055a1
 8005514:	080055a1 	.word	0x080055a1
 8005518:	080055a1 	.word	0x080055a1
 800551c:	080055a1 	.word	0x080055a1
 8005520:	080055a1 	.word	0x080055a1
 8005524:	080055a1 	.word	0x080055a1
 8005528:	080055a1 	.word	0x080055a1
 800552c:	08005589 	.word	0x08005589
 8005530:	080055a1 	.word	0x080055a1
 8005534:	080055a1 	.word	0x080055a1
 8005538:	080055a1 	.word	0x080055a1
 800553c:	080055a1 	.word	0x080055a1
 8005540:	080055a1 	.word	0x080055a1
 8005544:	080055a1 	.word	0x080055a1
 8005548:	080055a1 	.word	0x080055a1
 800554c:	08005591 	.word	0x08005591
 8005550:	080055a1 	.word	0x080055a1
 8005554:	080055a1 	.word	0x080055a1
 8005558:	080055a1 	.word	0x080055a1
 800555c:	080055a1 	.word	0x080055a1
 8005560:	080055a1 	.word	0x080055a1
 8005564:	080055a1 	.word	0x080055a1
 8005568:	080055a1 	.word	0x080055a1
 800556c:	08005599 	.word	0x08005599
 8005570:	2301      	movs	r3, #1
 8005572:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005576:	e0c3      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005578:	2304      	movs	r3, #4
 800557a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800557e:	e0bf      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005580:	2308      	movs	r3, #8
 8005582:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005586:	e0bb      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005588:	2310      	movs	r3, #16
 800558a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800558e:	e0b7      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005590:	2320      	movs	r3, #32
 8005592:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005596:	e0b3      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005598:	2340      	movs	r3, #64	; 0x40
 800559a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800559e:	e0af      	b.n	8005700 <UART_SetConfig+0x5d0>
 80055a0:	2380      	movs	r3, #128	; 0x80
 80055a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80055a6:	bf00      	nop
 80055a8:	e0aa      	b.n	8005700 <UART_SetConfig+0x5d0>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a79      	ldr	r2, [pc, #484]	; (8005794 <UART_SetConfig+0x664>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d132      	bne.n	800561a <UART_SetConfig+0x4ea>
 80055b4:	4b76      	ldr	r3, [pc, #472]	; (8005790 <UART_SetConfig+0x660>)
 80055b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055b8:	f003 0307 	and.w	r3, r3, #7
 80055bc:	2b05      	cmp	r3, #5
 80055be:	d827      	bhi.n	8005610 <UART_SetConfig+0x4e0>
 80055c0:	a201      	add	r2, pc, #4	; (adr r2, 80055c8 <UART_SetConfig+0x498>)
 80055c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055c6:	bf00      	nop
 80055c8:	080055e1 	.word	0x080055e1
 80055cc:	080055e9 	.word	0x080055e9
 80055d0:	080055f1 	.word	0x080055f1
 80055d4:	080055f9 	.word	0x080055f9
 80055d8:	08005601 	.word	0x08005601
 80055dc:	08005609 	.word	0x08005609
 80055e0:	2300      	movs	r3, #0
 80055e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80055e6:	e08b      	b.n	8005700 <UART_SetConfig+0x5d0>
 80055e8:	2304      	movs	r3, #4
 80055ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80055ee:	e087      	b.n	8005700 <UART_SetConfig+0x5d0>
 80055f0:	2308      	movs	r3, #8
 80055f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80055f6:	e083      	b.n	8005700 <UART_SetConfig+0x5d0>
 80055f8:	2310      	movs	r3, #16
 80055fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80055fe:	e07f      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005600:	2320      	movs	r3, #32
 8005602:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005606:	e07b      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005608:	2340      	movs	r3, #64	; 0x40
 800560a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800560e:	e077      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005610:	2380      	movs	r3, #128	; 0x80
 8005612:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005616:	bf00      	nop
 8005618:	e072      	b.n	8005700 <UART_SetConfig+0x5d0>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a5e      	ldr	r2, [pc, #376]	; (8005798 <UART_SetConfig+0x668>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d132      	bne.n	800568a <UART_SetConfig+0x55a>
 8005624:	4b5a      	ldr	r3, [pc, #360]	; (8005790 <UART_SetConfig+0x660>)
 8005626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005628:	f003 0307 	and.w	r3, r3, #7
 800562c:	2b05      	cmp	r3, #5
 800562e:	d827      	bhi.n	8005680 <UART_SetConfig+0x550>
 8005630:	a201      	add	r2, pc, #4	; (adr r2, 8005638 <UART_SetConfig+0x508>)
 8005632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005636:	bf00      	nop
 8005638:	08005651 	.word	0x08005651
 800563c:	08005659 	.word	0x08005659
 8005640:	08005661 	.word	0x08005661
 8005644:	08005669 	.word	0x08005669
 8005648:	08005671 	.word	0x08005671
 800564c:	08005679 	.word	0x08005679
 8005650:	2300      	movs	r3, #0
 8005652:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005656:	e053      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005658:	2304      	movs	r3, #4
 800565a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800565e:	e04f      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005660:	2308      	movs	r3, #8
 8005662:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005666:	e04b      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005668:	2310      	movs	r3, #16
 800566a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800566e:	e047      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005670:	2320      	movs	r3, #32
 8005672:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005676:	e043      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005678:	2340      	movs	r3, #64	; 0x40
 800567a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800567e:	e03f      	b.n	8005700 <UART_SetConfig+0x5d0>
 8005680:	2380      	movs	r3, #128	; 0x80
 8005682:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005686:	bf00      	nop
 8005688:	e03a      	b.n	8005700 <UART_SetConfig+0x5d0>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a43      	ldr	r2, [pc, #268]	; (800579c <UART_SetConfig+0x66c>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d132      	bne.n	80056fa <UART_SetConfig+0x5ca>
 8005694:	4b3e      	ldr	r3, [pc, #248]	; (8005790 <UART_SetConfig+0x660>)
 8005696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005698:	f003 0307 	and.w	r3, r3, #7
 800569c:	2b05      	cmp	r3, #5
 800569e:	d827      	bhi.n	80056f0 <UART_SetConfig+0x5c0>
 80056a0:	a201      	add	r2, pc, #4	; (adr r2, 80056a8 <UART_SetConfig+0x578>)
 80056a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056a6:	bf00      	nop
 80056a8:	080056c1 	.word	0x080056c1
 80056ac:	080056c9 	.word	0x080056c9
 80056b0:	080056d1 	.word	0x080056d1
 80056b4:	080056d9 	.word	0x080056d9
 80056b8:	080056e1 	.word	0x080056e1
 80056bc:	080056e9 	.word	0x080056e9
 80056c0:	2302      	movs	r3, #2
 80056c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80056c6:	e01b      	b.n	8005700 <UART_SetConfig+0x5d0>
 80056c8:	2304      	movs	r3, #4
 80056ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80056ce:	e017      	b.n	8005700 <UART_SetConfig+0x5d0>
 80056d0:	2308      	movs	r3, #8
 80056d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80056d6:	e013      	b.n	8005700 <UART_SetConfig+0x5d0>
 80056d8:	2310      	movs	r3, #16
 80056da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80056de:	e00f      	b.n	8005700 <UART_SetConfig+0x5d0>
 80056e0:	2320      	movs	r3, #32
 80056e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80056e6:	e00b      	b.n	8005700 <UART_SetConfig+0x5d0>
 80056e8:	2340      	movs	r3, #64	; 0x40
 80056ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80056ee:	e007      	b.n	8005700 <UART_SetConfig+0x5d0>
 80056f0:	2380      	movs	r3, #128	; 0x80
 80056f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80056f6:	bf00      	nop
 80056f8:	e002      	b.n	8005700 <UART_SetConfig+0x5d0>
 80056fa:	2380      	movs	r3, #128	; 0x80
 80056fc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a25      	ldr	r2, [pc, #148]	; (800579c <UART_SetConfig+0x66c>)
 8005706:	4293      	cmp	r3, r2
 8005708:	f040 80b8 	bne.w	800587c <UART_SetConfig+0x74c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800570c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005710:	2b08      	cmp	r3, #8
 8005712:	d019      	beq.n	8005748 <UART_SetConfig+0x618>
 8005714:	2b08      	cmp	r3, #8
 8005716:	dc04      	bgt.n	8005722 <UART_SetConfig+0x5f2>
 8005718:	2b02      	cmp	r3, #2
 800571a:	d009      	beq.n	8005730 <UART_SetConfig+0x600>
 800571c:	2b04      	cmp	r3, #4
 800571e:	d00b      	beq.n	8005738 <UART_SetConfig+0x608>
 8005720:	e042      	b.n	80057a8 <UART_SetConfig+0x678>
 8005722:	2b20      	cmp	r3, #32
 8005724:	d02b      	beq.n	800577e <UART_SetConfig+0x64e>
 8005726:	2b40      	cmp	r3, #64	; 0x40
 8005728:	d02c      	beq.n	8005784 <UART_SetConfig+0x654>
 800572a:	2b10      	cmp	r3, #16
 800572c:	d014      	beq.n	8005758 <UART_SetConfig+0x628>
 800572e:	e03b      	b.n	80057a8 <UART_SetConfig+0x678>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005730:	f7fe faa0 	bl	8003c74 <HAL_RCCEx_GetD3PCLK1Freq>
 8005734:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005736:	e03d      	b.n	80057b4 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005738:	f107 0314 	add.w	r3, r7, #20
 800573c:	4618      	mov	r0, r3
 800573e:	f7fe faaf 	bl	8003ca0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005742:	69bb      	ldr	r3, [r7, #24]
 8005744:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005746:	e035      	b.n	80057b4 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005748:	f107 0308 	add.w	r3, r7, #8
 800574c:	4618      	mov	r0, r3
 800574e:	f7fe fbf3 	bl	8003f38 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005756:	e02d      	b.n	80057b4 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005758:	4b0d      	ldr	r3, [pc, #52]	; (8005790 <UART_SetConfig+0x660>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 0320 	and.w	r3, r3, #32
 8005760:	2b00      	cmp	r3, #0
 8005762:	d009      	beq.n	8005778 <UART_SetConfig+0x648>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005764:	4b0a      	ldr	r3, [pc, #40]	; (8005790 <UART_SetConfig+0x660>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	08db      	lsrs	r3, r3, #3
 800576a:	f003 0303 	and.w	r3, r3, #3
 800576e:	4a0c      	ldr	r2, [pc, #48]	; (80057a0 <UART_SetConfig+0x670>)
 8005770:	fa22 f303 	lsr.w	r3, r2, r3
 8005774:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005776:	e01d      	b.n	80057b4 <UART_SetConfig+0x684>
          pclk = (uint32_t) HSI_VALUE;
 8005778:	4b09      	ldr	r3, [pc, #36]	; (80057a0 <UART_SetConfig+0x670>)
 800577a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800577c:	e01a      	b.n	80057b4 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800577e:	4b09      	ldr	r3, [pc, #36]	; (80057a4 <UART_SetConfig+0x674>)
 8005780:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005782:	e017      	b.n	80057b4 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005784:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005788:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800578a:	e013      	b.n	80057b4 <UART_SetConfig+0x684>
 800578c:	40011400 	.word	0x40011400
 8005790:	58024400 	.word	0x58024400
 8005794:	40007800 	.word	0x40007800
 8005798:	40007c00 	.word	0x40007c00
 800579c:	58000c00 	.word	0x58000c00
 80057a0:	03d09000 	.word	0x03d09000
 80057a4:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 80057a8:	2300      	movs	r3, #0
 80057aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80057b2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80057b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	f000 824d 	beq.w	8005c56 <UART_SetConfig+0xb26>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c0:	4aad      	ldr	r2, [pc, #692]	; (8005a78 <UART_SetConfig+0x948>)
 80057c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057c6:	461a      	mov	r2, r3
 80057c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80057ce:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	685a      	ldr	r2, [r3, #4]
 80057d4:	4613      	mov	r3, r2
 80057d6:	005b      	lsls	r3, r3, #1
 80057d8:	4413      	add	r3, r2
 80057da:	6a3a      	ldr	r2, [r7, #32]
 80057dc:	429a      	cmp	r2, r3
 80057de:	d305      	bcc.n	80057ec <UART_SetConfig+0x6bc>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80057e6:	6a3a      	ldr	r2, [r7, #32]
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d903      	bls.n	80057f4 <UART_SetConfig+0x6c4>
      {
        ret = HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80057f2:	e230      	b.n	8005c56 <UART_SetConfig+0xb26>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057f6:	4618      	mov	r0, r3
 80057f8:	f04f 0100 	mov.w	r1, #0
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005800:	4a9d      	ldr	r2, [pc, #628]	; (8005a78 <UART_SetConfig+0x948>)
 8005802:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005806:	b29b      	uxth	r3, r3
 8005808:	f04f 0400 	mov.w	r4, #0
 800580c:	461a      	mov	r2, r3
 800580e:	4623      	mov	r3, r4
 8005810:	f7fa fdbe 	bl	8000390 <__aeabi_uldivmod>
 8005814:	4603      	mov	r3, r0
 8005816:	460c      	mov	r4, r1
 8005818:	4619      	mov	r1, r3
 800581a:	4622      	mov	r2, r4
 800581c:	f04f 0300 	mov.w	r3, #0
 8005820:	f04f 0400 	mov.w	r4, #0
 8005824:	0214      	lsls	r4, r2, #8
 8005826:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800582a:	020b      	lsls	r3, r1, #8
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	6852      	ldr	r2, [r2, #4]
 8005830:	0852      	lsrs	r2, r2, #1
 8005832:	4611      	mov	r1, r2
 8005834:	f04f 0200 	mov.w	r2, #0
 8005838:	eb13 0b01 	adds.w	fp, r3, r1
 800583c:	eb44 0c02 	adc.w	ip, r4, r2
 8005840:	4658      	mov	r0, fp
 8005842:	4661      	mov	r1, ip
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f04f 0400 	mov.w	r4, #0
 800584c:	461a      	mov	r2, r3
 800584e:	4623      	mov	r3, r4
 8005850:	f7fa fd9e 	bl	8000390 <__aeabi_uldivmod>
 8005854:	4603      	mov	r3, r0
 8005856:	460c      	mov	r4, r1
 8005858:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800585a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800585c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005860:	d308      	bcc.n	8005874 <UART_SetConfig+0x744>
 8005862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005864:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005868:	d204      	bcs.n	8005874 <UART_SetConfig+0x744>
        {
          huart->Instance->BRR = usartdiv;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005870:	60da      	str	r2, [r3, #12]
 8005872:	e1f0      	b.n	8005c56 <UART_SetConfig+0xb26>
        }
        else
        {
          ret = HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800587a:	e1ec      	b.n	8005c56 <UART_SetConfig+0xb26>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	69db      	ldr	r3, [r3, #28]
 8005880:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005884:	f040 8100 	bne.w	8005a88 <UART_SetConfig+0x958>
  {
    switch (clocksource)
 8005888:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800588c:	2b40      	cmp	r3, #64	; 0x40
 800588e:	f200 80b7 	bhi.w	8005a00 <UART_SetConfig+0x8d0>
 8005892:	a201      	add	r2, pc, #4	; (adr r2, 8005898 <UART_SetConfig+0x768>)
 8005894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005898:	0800599d 	.word	0x0800599d
 800589c:	080059a5 	.word	0x080059a5
 80058a0:	08005a01 	.word	0x08005a01
 80058a4:	08005a01 	.word	0x08005a01
 80058a8:	080059ad 	.word	0x080059ad
 80058ac:	08005a01 	.word	0x08005a01
 80058b0:	08005a01 	.word	0x08005a01
 80058b4:	08005a01 	.word	0x08005a01
 80058b8:	080059bd 	.word	0x080059bd
 80058bc:	08005a01 	.word	0x08005a01
 80058c0:	08005a01 	.word	0x08005a01
 80058c4:	08005a01 	.word	0x08005a01
 80058c8:	08005a01 	.word	0x08005a01
 80058cc:	08005a01 	.word	0x08005a01
 80058d0:	08005a01 	.word	0x08005a01
 80058d4:	08005a01 	.word	0x08005a01
 80058d8:	080059cd 	.word	0x080059cd
 80058dc:	08005a01 	.word	0x08005a01
 80058e0:	08005a01 	.word	0x08005a01
 80058e4:	08005a01 	.word	0x08005a01
 80058e8:	08005a01 	.word	0x08005a01
 80058ec:	08005a01 	.word	0x08005a01
 80058f0:	08005a01 	.word	0x08005a01
 80058f4:	08005a01 	.word	0x08005a01
 80058f8:	08005a01 	.word	0x08005a01
 80058fc:	08005a01 	.word	0x08005a01
 8005900:	08005a01 	.word	0x08005a01
 8005904:	08005a01 	.word	0x08005a01
 8005908:	08005a01 	.word	0x08005a01
 800590c:	08005a01 	.word	0x08005a01
 8005910:	08005a01 	.word	0x08005a01
 8005914:	08005a01 	.word	0x08005a01
 8005918:	080059f3 	.word	0x080059f3
 800591c:	08005a01 	.word	0x08005a01
 8005920:	08005a01 	.word	0x08005a01
 8005924:	08005a01 	.word	0x08005a01
 8005928:	08005a01 	.word	0x08005a01
 800592c:	08005a01 	.word	0x08005a01
 8005930:	08005a01 	.word	0x08005a01
 8005934:	08005a01 	.word	0x08005a01
 8005938:	08005a01 	.word	0x08005a01
 800593c:	08005a01 	.word	0x08005a01
 8005940:	08005a01 	.word	0x08005a01
 8005944:	08005a01 	.word	0x08005a01
 8005948:	08005a01 	.word	0x08005a01
 800594c:	08005a01 	.word	0x08005a01
 8005950:	08005a01 	.word	0x08005a01
 8005954:	08005a01 	.word	0x08005a01
 8005958:	08005a01 	.word	0x08005a01
 800595c:	08005a01 	.word	0x08005a01
 8005960:	08005a01 	.word	0x08005a01
 8005964:	08005a01 	.word	0x08005a01
 8005968:	08005a01 	.word	0x08005a01
 800596c:	08005a01 	.word	0x08005a01
 8005970:	08005a01 	.word	0x08005a01
 8005974:	08005a01 	.word	0x08005a01
 8005978:	08005a01 	.word	0x08005a01
 800597c:	08005a01 	.word	0x08005a01
 8005980:	08005a01 	.word	0x08005a01
 8005984:	08005a01 	.word	0x08005a01
 8005988:	08005a01 	.word	0x08005a01
 800598c:	08005a01 	.word	0x08005a01
 8005990:	08005a01 	.word	0x08005a01
 8005994:	08005a01 	.word	0x08005a01
 8005998:	080059f9 	.word	0x080059f9
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800599c:	f7fd fa50 	bl	8002e40 <HAL_RCC_GetPCLK1Freq>
 80059a0:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80059a2:	e033      	b.n	8005a0c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059a4:	f7fd fa62 	bl	8002e6c <HAL_RCC_GetPCLK2Freq>
 80059a8:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80059aa:	e02f      	b.n	8005a0c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80059ac:	f107 0314 	add.w	r3, r7, #20
 80059b0:	4618      	mov	r0, r3
 80059b2:	f7fe f975 	bl	8003ca0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80059ba:	e027      	b.n	8005a0c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80059bc:	f107 0308 	add.w	r3, r7, #8
 80059c0:	4618      	mov	r0, r3
 80059c2:	f7fe fab9 	bl	8003f38 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80059ca:	e01f      	b.n	8005a0c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80059cc:	4b2b      	ldr	r3, [pc, #172]	; (8005a7c <UART_SetConfig+0x94c>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 0320 	and.w	r3, r3, #32
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d009      	beq.n	80059ec <UART_SetConfig+0x8bc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80059d8:	4b28      	ldr	r3, [pc, #160]	; (8005a7c <UART_SetConfig+0x94c>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	08db      	lsrs	r3, r3, #3
 80059de:	f003 0303 	and.w	r3, r3, #3
 80059e2:	4a27      	ldr	r2, [pc, #156]	; (8005a80 <UART_SetConfig+0x950>)
 80059e4:	fa22 f303 	lsr.w	r3, r2, r3
 80059e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80059ea:	e00f      	b.n	8005a0c <UART_SetConfig+0x8dc>
          pclk = (uint32_t) HSI_VALUE;
 80059ec:	4b24      	ldr	r3, [pc, #144]	; (8005a80 <UART_SetConfig+0x950>)
 80059ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80059f0:	e00c      	b.n	8005a0c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80059f2:	4b24      	ldr	r3, [pc, #144]	; (8005a84 <UART_SetConfig+0x954>)
 80059f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80059f6:	e009      	b.n	8005a0c <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80059fe:	e005      	b.n	8005a0c <UART_SetConfig+0x8dc>
      default:
        pclk = 0U;
 8005a00:	2300      	movs	r3, #0
 8005a02:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8005a0a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f000 8121 	beq.w	8005c56 <UART_SetConfig+0xb26>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a18:	4a17      	ldr	r2, [pc, #92]	; (8005a78 <UART_SetConfig+0x948>)
 8005a1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a1e:	461a      	mov	r2, r3
 8005a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a22:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a26:	005a      	lsls	r2, r3, #1
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	085b      	lsrs	r3, r3, #1
 8005a2e:	441a      	add	r2, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a3e:	2b0f      	cmp	r3, #15
 8005a40:	d916      	bls.n	8005a70 <UART_SetConfig+0x940>
 8005a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a48:	d212      	bcs.n	8005a70 <UART_SetConfig+0x940>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	f023 030f 	bic.w	r3, r3, #15
 8005a52:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a56:	085b      	lsrs	r3, r3, #1
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	f003 0307 	and.w	r3, r3, #7
 8005a5e:	b29a      	uxth	r2, r3
 8005a60:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005a62:	4313      	orrs	r3, r2
 8005a64:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005a6c:	60da      	str	r2, [r3, #12]
 8005a6e:	e0f2      	b.n	8005c56 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005a76:	e0ee      	b.n	8005c56 <UART_SetConfig+0xb26>
 8005a78:	08008904 	.word	0x08008904
 8005a7c:	58024400 	.word	0x58024400
 8005a80:	03d09000 	.word	0x03d09000
 8005a84:	003d0900 	.word	0x003d0900
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a88:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005a8c:	2b40      	cmp	r3, #64	; 0x40
 8005a8e:	f200 80b7 	bhi.w	8005c00 <UART_SetConfig+0xad0>
 8005a92:	a201      	add	r2, pc, #4	; (adr r2, 8005a98 <UART_SetConfig+0x968>)
 8005a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a98:	08005b9d 	.word	0x08005b9d
 8005a9c:	08005ba5 	.word	0x08005ba5
 8005aa0:	08005c01 	.word	0x08005c01
 8005aa4:	08005c01 	.word	0x08005c01
 8005aa8:	08005bad 	.word	0x08005bad
 8005aac:	08005c01 	.word	0x08005c01
 8005ab0:	08005c01 	.word	0x08005c01
 8005ab4:	08005c01 	.word	0x08005c01
 8005ab8:	08005bbd 	.word	0x08005bbd
 8005abc:	08005c01 	.word	0x08005c01
 8005ac0:	08005c01 	.word	0x08005c01
 8005ac4:	08005c01 	.word	0x08005c01
 8005ac8:	08005c01 	.word	0x08005c01
 8005acc:	08005c01 	.word	0x08005c01
 8005ad0:	08005c01 	.word	0x08005c01
 8005ad4:	08005c01 	.word	0x08005c01
 8005ad8:	08005bcd 	.word	0x08005bcd
 8005adc:	08005c01 	.word	0x08005c01
 8005ae0:	08005c01 	.word	0x08005c01
 8005ae4:	08005c01 	.word	0x08005c01
 8005ae8:	08005c01 	.word	0x08005c01
 8005aec:	08005c01 	.word	0x08005c01
 8005af0:	08005c01 	.word	0x08005c01
 8005af4:	08005c01 	.word	0x08005c01
 8005af8:	08005c01 	.word	0x08005c01
 8005afc:	08005c01 	.word	0x08005c01
 8005b00:	08005c01 	.word	0x08005c01
 8005b04:	08005c01 	.word	0x08005c01
 8005b08:	08005c01 	.word	0x08005c01
 8005b0c:	08005c01 	.word	0x08005c01
 8005b10:	08005c01 	.word	0x08005c01
 8005b14:	08005c01 	.word	0x08005c01
 8005b18:	08005bf3 	.word	0x08005bf3
 8005b1c:	08005c01 	.word	0x08005c01
 8005b20:	08005c01 	.word	0x08005c01
 8005b24:	08005c01 	.word	0x08005c01
 8005b28:	08005c01 	.word	0x08005c01
 8005b2c:	08005c01 	.word	0x08005c01
 8005b30:	08005c01 	.word	0x08005c01
 8005b34:	08005c01 	.word	0x08005c01
 8005b38:	08005c01 	.word	0x08005c01
 8005b3c:	08005c01 	.word	0x08005c01
 8005b40:	08005c01 	.word	0x08005c01
 8005b44:	08005c01 	.word	0x08005c01
 8005b48:	08005c01 	.word	0x08005c01
 8005b4c:	08005c01 	.word	0x08005c01
 8005b50:	08005c01 	.word	0x08005c01
 8005b54:	08005c01 	.word	0x08005c01
 8005b58:	08005c01 	.word	0x08005c01
 8005b5c:	08005c01 	.word	0x08005c01
 8005b60:	08005c01 	.word	0x08005c01
 8005b64:	08005c01 	.word	0x08005c01
 8005b68:	08005c01 	.word	0x08005c01
 8005b6c:	08005c01 	.word	0x08005c01
 8005b70:	08005c01 	.word	0x08005c01
 8005b74:	08005c01 	.word	0x08005c01
 8005b78:	08005c01 	.word	0x08005c01
 8005b7c:	08005c01 	.word	0x08005c01
 8005b80:	08005c01 	.word	0x08005c01
 8005b84:	08005c01 	.word	0x08005c01
 8005b88:	08005c01 	.word	0x08005c01
 8005b8c:	08005c01 	.word	0x08005c01
 8005b90:	08005c01 	.word	0x08005c01
 8005b94:	08005c01 	.word	0x08005c01
 8005b98:	08005bf9 	.word	0x08005bf9
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b9c:	f7fd f950 	bl	8002e40 <HAL_RCC_GetPCLK1Freq>
 8005ba0:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005ba2:	e033      	b.n	8005c0c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ba4:	f7fd f962 	bl	8002e6c <HAL_RCC_GetPCLK2Freq>
 8005ba8:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005baa:	e02f      	b.n	8005c0c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005bac:	f107 0314 	add.w	r3, r7, #20
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f7fe f875 	bl	8003ca0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005bba:	e027      	b.n	8005c0c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005bbc:	f107 0308 	add.w	r3, r7, #8
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f7fe f9b9 	bl	8003f38 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005bca:	e01f      	b.n	8005c0c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005bcc:	4b2c      	ldr	r3, [pc, #176]	; (8005c80 <UART_SetConfig+0xb50>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0320 	and.w	r3, r3, #32
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d009      	beq.n	8005bec <UART_SetConfig+0xabc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005bd8:	4b29      	ldr	r3, [pc, #164]	; (8005c80 <UART_SetConfig+0xb50>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	08db      	lsrs	r3, r3, #3
 8005bde:	f003 0303 	and.w	r3, r3, #3
 8005be2:	4a28      	ldr	r2, [pc, #160]	; (8005c84 <UART_SetConfig+0xb54>)
 8005be4:	fa22 f303 	lsr.w	r3, r2, r3
 8005be8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005bea:	e00f      	b.n	8005c0c <UART_SetConfig+0xadc>
          pclk = (uint32_t) HSI_VALUE;
 8005bec:	4b25      	ldr	r3, [pc, #148]	; (8005c84 <UART_SetConfig+0xb54>)
 8005bee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005bf0:	e00c      	b.n	8005c0c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005bf2:	4b25      	ldr	r3, [pc, #148]	; (8005c88 <UART_SetConfig+0xb58>)
 8005bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005bf6:	e009      	b.n	8005c0c <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bf8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005bfe:	e005      	b.n	8005c0c <UART_SetConfig+0xadc>
      default:
        pclk = 0U;
 8005c00:	2300      	movs	r3, #0
 8005c02:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8005c0a:	bf00      	nop
    }

    if (pclk != 0U)
 8005c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d021      	beq.n	8005c56 <UART_SetConfig+0xb26>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c16:	4a1d      	ldr	r2, [pc, #116]	; (8005c8c <UART_SetConfig+0xb5c>)
 8005c18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c20:	fbb3 f2f2 	udiv	r2, r3, r2
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	085b      	lsrs	r3, r3, #1
 8005c2a:	441a      	add	r2, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c3a:	2b0f      	cmp	r3, #15
 8005c3c:	d908      	bls.n	8005c50 <UART_SetConfig+0xb20>
 8005c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c44:	d204      	bcs.n	8005c50 <UART_SetConfig+0xb20>
      {
        huart->Instance->BRR = usartdiv;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c4c:	60da      	str	r2, [r3, #12]
 8005c4e:	e002      	b.n	8005c56 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2201      	movs	r2, #1
 8005c62:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8005c72:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3738      	adds	r7, #56	; 0x38
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8005c80:	58024400 	.word	0x58024400
 8005c84:	03d09000 	.word	0x03d09000
 8005c88:	003d0900 	.word	0x003d0900
 8005c8c:	08008904 	.word	0x08008904

08005c90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c9c:	f003 0301 	and.w	r3, r3, #1
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d00a      	beq.n	8005cba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	430a      	orrs	r2, r1
 8005cb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cbe:	f003 0302 	and.w	r3, r3, #2
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d00a      	beq.n	8005cdc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	430a      	orrs	r2, r1
 8005cda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ce0:	f003 0304 	and.w	r3, r3, #4
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d00a      	beq.n	8005cfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	430a      	orrs	r2, r1
 8005cfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d02:	f003 0308 	and.w	r3, r3, #8
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d00a      	beq.n	8005d20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	430a      	orrs	r2, r1
 8005d1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d24:	f003 0310 	and.w	r3, r3, #16
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00a      	beq.n	8005d42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	430a      	orrs	r2, r1
 8005d40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d46:	f003 0320 	and.w	r3, r3, #32
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00a      	beq.n	8005d64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	430a      	orrs	r2, r1
 8005d62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d01a      	beq.n	8005da6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	430a      	orrs	r2, r1
 8005d84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d8e:	d10a      	bne.n	8005da6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	430a      	orrs	r2, r1
 8005da4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005daa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00a      	beq.n	8005dc8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	430a      	orrs	r2, r1
 8005dc6:	605a      	str	r2, [r3, #4]
  }
}
 8005dc8:	bf00      	nop
 8005dca:	370c      	adds	r7, #12
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	af02      	add	r7, sp, #8
 8005dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005de4:	f7fb fae4 	bl	80013b0 <HAL_GetTick>
 8005de8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f003 0308 	and.w	r3, r3, #8
 8005df4:	2b08      	cmp	r3, #8
 8005df6:	d10e      	bne.n	8005e16 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005df8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005dfc:	9300      	str	r3, [sp, #0]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f000 f82c 	bl	8005e64 <UART_WaitOnFlagUntilTimeout>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d001      	beq.n	8005e16 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e022      	b.n	8005e5c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 0304 	and.w	r3, r3, #4
 8005e20:	2b04      	cmp	r3, #4
 8005e22:	d10e      	bne.n	8005e42 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e24:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e28:	9300      	str	r3, [sp, #0]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 f816 	bl	8005e64 <UART_WaitOnFlagUntilTimeout>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d001      	beq.n	8005e42 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e00c      	b.n	8005e5c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2220      	movs	r2, #32
 8005e46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2220      	movs	r2, #32
 8005e4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	603b      	str	r3, [r7, #0]
 8005e70:	4613      	mov	r3, r2
 8005e72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e74:	e062      	b.n	8005f3c <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e7c:	d05e      	beq.n	8005f3c <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e7e:	f7fb fa97 	bl	80013b0 <HAL_GetTick>
 8005e82:	4602      	mov	r2, r0
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	1ad3      	subs	r3, r2, r3
 8005e88:	69ba      	ldr	r2, [r7, #24]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d302      	bcc.n	8005e94 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e8e:	69bb      	ldr	r3, [r7, #24]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d11d      	bne.n	8005ed0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005ea2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	689a      	ldr	r2, [r3, #8]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f022 0201 	bic.w	r2, r2, #1
 8005eb2:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2220      	movs	r2, #32
 8005eb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2220      	movs	r2, #32
 8005ec0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	e045      	b.n	8005f5c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0304 	and.w	r3, r3, #4
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d02e      	beq.n	8005f3c <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	69db      	ldr	r3, [r3, #28]
 8005ee4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ee8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005eec:	d126      	bne.n	8005f3c <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ef6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005f06:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	689a      	ldr	r2, [r3, #8]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f022 0201 	bic.w	r2, r2, #1
 8005f16:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2220      	movs	r2, #32
 8005f1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2220      	movs	r2, #32
 8005f24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2200      	movs	r2, #0
 8005f34:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8005f38:	2303      	movs	r3, #3
 8005f3a:	e00f      	b.n	8005f5c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	69da      	ldr	r2, [r3, #28]
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	4013      	ands	r3, r2
 8005f46:	68ba      	ldr	r2, [r7, #8]
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	bf0c      	ite	eq
 8005f4c:	2301      	moveq	r3, #1
 8005f4e:	2300      	movne	r3, #0
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	461a      	mov	r2, r3
 8005f54:	79fb      	ldrb	r3, [r7, #7]
 8005f56:	429a      	cmp	r2, r3
 8005f58:	d08d      	beq.n	8005e76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3710      	adds	r7, #16
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005f7a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	6899      	ldr	r1, [r3, #8]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	4b08      	ldr	r3, [pc, #32]	; (8005fa8 <UART_EndRxTransfer+0x44>)
 8005f88:	400b      	ands	r3, r1
 8005f8a:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2220      	movs	r2, #32
 8005f90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8005f9a:	bf00      	nop
 8005f9c:	370c      	adds	r7, #12
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr
 8005fa6:	bf00      	nop
 8005fa8:	effffffe 	.word	0xeffffffe

08005fac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b084      	sub	sp, #16
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fb8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fca:	68f8      	ldr	r0, [r7, #12]
 8005fcc:	f7ff f8a6 	bl	800511c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fd0:	bf00      	nop
 8005fd2:	3710      	adds	r7, #16
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b083      	sub	sp, #12
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005fe6:	2b21      	cmp	r3, #33	; 0x21
 8005fe8:	d12a      	bne.n	8006040 <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d110      	bne.n	8006018 <UART_TxISR_8BIT+0x40>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006004:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006014:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8006016:	e013      	b.n	8006040 <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800601c:	781a      	ldrb	r2, [r3, #0]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006028:	1c5a      	adds	r2, r3, #1
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006034:	b29b      	uxth	r3, r3
 8006036:	3b01      	subs	r3, #1
 8006038:	b29a      	uxth	r2, r3
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800604c:	b480      	push	{r7}
 800604e:	b085      	sub	sp, #20
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800605a:	2b21      	cmp	r3, #33	; 0x21
 800605c:	d12f      	bne.n	80060be <UART_TxISR_16BIT+0x72>
  {
    if (huart->TxXferCount == 0U)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006064:	b29b      	uxth	r3, r3
 8006066:	2b00      	cmp	r3, #0
 8006068:	d110      	bne.n	800608c <UART_TxISR_16BIT+0x40>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006078:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006088:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800608a:	e018      	b.n	80060be <UART_TxISR_16BIT+0x72>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006090:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	881b      	ldrh	r3, [r3, #0]
 8006096:	461a      	mov	r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060a0:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060a6:	1c9a      	adds	r2, r3, #2
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	3b01      	subs	r3, #1
 80060b6:	b29a      	uxth	r2, r3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 80060be:	bf00      	nop
 80060c0:	3714      	adds	r7, #20
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr

080060ca <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80060ca:	b480      	push	{r7}
 80060cc:	b085      	sub	sp, #20
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80060d8:	2b21      	cmp	r3, #33	; 0x21
 80060da:	d13d      	bne.n	8006158 <UART_TxISR_8BIT_FIFOEN+0x8e>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80060e2:	81fb      	strh	r3, [r7, #14]
 80060e4:	e035      	b.n	8006152 <UART_TxISR_8BIT_FIFOEN+0x88>
    {
      if (huart->TxXferCount == 0U)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d111      	bne.n	8006116 <UART_TxISR_8BIT_FIFOEN+0x4c>
      {
        /* Disable the TX FIFO threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	689a      	ldr	r2, [r3, #8]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8006100:	609a      	str	r2, [r3, #8]

        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006110:	601a      	str	r2, [r3, #0]

        break; /* force exit loop */
 8006112:	bf00      	nop
      {
        /* Nothing to do */
      }
    }
  }
}
 8006114:	e020      	b.n	8006158 <UART_TxISR_8BIT_FIFOEN+0x8e>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	69db      	ldr	r3, [r3, #28]
 800611c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006120:	2b00      	cmp	r3, #0
 8006122:	d013      	beq.n	800614c <UART_TxISR_8BIT_FIFOEN+0x82>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006128:	781a      	ldrb	r2, [r3, #0]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006134:	1c5a      	adds	r2, r3, #1
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006140:	b29b      	uxth	r3, r3
 8006142:	3b01      	subs	r3, #1
 8006144:	b29a      	uxth	r2, r3
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800614c:	89fb      	ldrh	r3, [r7, #14]
 800614e:	3b01      	subs	r3, #1
 8006150:	81fb      	strh	r3, [r7, #14]
 8006152:	89fb      	ldrh	r3, [r7, #14]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d1c6      	bne.n	80060e6 <UART_TxISR_8BIT_FIFOEN+0x1c>
}
 8006158:	bf00      	nop
 800615a:	3714      	adds	r7, #20
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006164:	b480      	push	{r7}
 8006166:	b085      	sub	sp, #20
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006172:	2b21      	cmp	r3, #33	; 0x21
 8006174:	d142      	bne.n	80061fc <UART_TxISR_16BIT_FIFOEN+0x98>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800617c:	81fb      	strh	r3, [r7, #14]
 800617e:	e03a      	b.n	80061f6 <UART_TxISR_16BIT_FIFOEN+0x92>
    {
      if (huart->TxXferCount == 0U)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006186:	b29b      	uxth	r3, r3
 8006188:	2b00      	cmp	r3, #0
 800618a:	d111      	bne.n	80061b0 <UART_TxISR_16BIT_FIFOEN+0x4c>
      {
        /* Disable the TX FIFO threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	689a      	ldr	r2, [r3, #8]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800619a:	609a      	str	r2, [r3, #8]

        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	681a      	ldr	r2, [r3, #0]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061aa:	601a      	str	r2, [r3, #0]

        break; /* force exit loop */
 80061ac:	bf00      	nop
      {
        /* Nothing to do */
      }
    }
  }
}
 80061ae:	e025      	b.n	80061fc <UART_TxISR_16BIT_FIFOEN+0x98>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	69db      	ldr	r3, [r3, #28]
 80061b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d018      	beq.n	80061f0 <UART_TxISR_16BIT_FIFOEN+0x8c>
        tmp = (uint16_t *) huart->pTxBuffPtr;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061c2:	60bb      	str	r3, [r7, #8]
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	881b      	ldrh	r3, [r3, #0]
 80061c8:	461a      	mov	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061d2:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061d8:	1c9a      	adds	r2, r3, #2
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	3b01      	subs	r3, #1
 80061e8:	b29a      	uxth	r2, r3
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80061f0:	89fb      	ldrh	r3, [r7, #14]
 80061f2:	3b01      	subs	r3, #1
 80061f4:	81fb      	strh	r3, [r7, #14]
 80061f6:	89fb      	ldrh	r3, [r7, #14]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d1c1      	bne.n	8006180 <UART_TxISR_16BIT_FIFOEN+0x1c>
}
 80061fc:	bf00      	nop
 80061fe:	3714      	adds	r7, #20
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr

08006208 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800621e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2220      	movs	r2, #32
 8006224:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f7fa fe5c 	bl	8000eec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006234:	bf00      	nop
 8006236:	3708      	adds	r7, #8
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800624a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006252:	2b22      	cmp	r3, #34	; 0x22
 8006254:	d13b      	bne.n	80062ce <UART_RxISR_8BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800625c:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800625e:	89bb      	ldrh	r3, [r7, #12]
 8006260:	b2d9      	uxtb	r1, r3
 8006262:	89fb      	ldrh	r3, [r7, #14]
 8006264:	b2da      	uxtb	r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800626a:	400a      	ands	r2, r1
 800626c:	b2d2      	uxtb	r2, r2
 800626e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006274:	1c5a      	adds	r2, r3, #1
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006280:	b29b      	uxth	r3, r3
 8006282:	3b01      	subs	r3, #1
 8006284:	b29a      	uxth	r2, r3
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006292:	b29b      	uxth	r3, r3
 8006294:	2b00      	cmp	r3, #0
 8006296:	d122      	bne.n	80062de <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80062a6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	689a      	ldr	r2, [r3, #8]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f022 0201 	bic.w	r2, r2, #1
 80062b6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2220      	movs	r2, #32
 80062bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f7fa fe20 	bl	8000f0c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80062cc:	e007      	b.n	80062de <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	699a      	ldr	r2, [r3, #24]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f042 0208 	orr.w	r2, r2, #8
 80062dc:	619a      	str	r2, [r3, #24]
}
 80062de:	bf00      	nop
 80062e0:	3710      	adds	r7, #16
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}

080062e6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80062e6:	b580      	push	{r7, lr}
 80062e8:	b084      	sub	sp, #16
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80062f4:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062fc:	2b22      	cmp	r3, #34	; 0x22
 80062fe:	d13b      	bne.n	8006378 <UART_RxISR_16BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006306:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800630c:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800630e:	89ba      	ldrh	r2, [r7, #12]
 8006310:	89fb      	ldrh	r3, [r7, #14]
 8006312:	4013      	ands	r3, r2
 8006314:	b29a      	uxth	r2, r3
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800631e:	1c9a      	adds	r2, r3, #2
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800632a:	b29b      	uxth	r3, r3
 800632c:	3b01      	subs	r3, #1
 800632e:	b29a      	uxth	r2, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800633c:	b29b      	uxth	r3, r3
 800633e:	2b00      	cmp	r3, #0
 8006340:	d122      	bne.n	8006388 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006350:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	689a      	ldr	r2, [r3, #8]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f022 0201 	bic.w	r2, r2, #1
 8006360:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2220      	movs	r2, #32
 8006366:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f7fa fdcb 	bl	8000f0c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006376:	e007      	b.n	8006388 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	699a      	ldr	r2, [r3, #24]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f042 0208 	orr.w	r2, r2, #8
 8006386:	619a      	str	r2, [r3, #24]
}
 8006388:	bf00      	nop
 800638a:	3710      	adds	r7, #16
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}

08006390 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800639e:	81bb      	strh	r3, [r7, #12]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063a6:	2b22      	cmp	r3, #34	; 0x22
 80063a8:	d166      	bne.n	8006478 <UART_RxISR_8BIT_FIFOEN+0xe8>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80063b0:	81fb      	strh	r3, [r7, #14]
 80063b2:	e03d      	b.n	8006430 <UART_RxISR_8BIT_FIFOEN+0xa0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ba:	813b      	strh	r3, [r7, #8]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80063bc:	893b      	ldrh	r3, [r7, #8]
 80063be:	b2d9      	uxtb	r1, r3
 80063c0:	89bb      	ldrh	r3, [r7, #12]
 80063c2:	b2da      	uxtb	r2, r3
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063c8:	400a      	ands	r2, r1
 80063ca:	b2d2      	uxtb	r2, r2
 80063cc:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063d2:	1c5a      	adds	r2, r3, #1
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80063de:	b29b      	uxth	r3, r3
 80063e0:	3b01      	subs	r3, #1
 80063e2:	b29a      	uxth	r2, r3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d119      	bne.n	800642a <UART_RxISR_8BIT_FIFOEN+0x9a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006404:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	6899      	ldr	r1, [r3, #8]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	4b1f      	ldr	r3, [pc, #124]	; (8006490 <UART_RxISR_8BIT_FIFOEN+0x100>)
 8006412:	400b      	ands	r3, r1
 8006414:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2220      	movs	r2, #32
 800641a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f7fa fd71 	bl	8000f0c <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800642a:	89fb      	ldrh	r3, [r7, #14]
 800642c:	3b01      	subs	r3, #1
 800642e:	81fb      	strh	r3, [r7, #14]
 8006430:	89fb      	ldrh	r3, [r7, #14]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d1be      	bne.n	80063b4 <UART_RxISR_8BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800643c:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800643e:	897b      	ldrh	r3, [r7, #10]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d021      	beq.n	8006488 <UART_RxISR_8BIT_FIFOEN+0xf8>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800644a:	897a      	ldrh	r2, [r7, #10]
 800644c:	429a      	cmp	r2, r3
 800644e:	d21b      	bcs.n	8006488 <UART_RxISR_8BIT_FIFOEN+0xf8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	689a      	ldr	r2, [r3, #8]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800645e:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4a0c      	ldr	r2, [pc, #48]	; (8006494 <UART_RxISR_8BIT_FIFOEN+0x104>)
 8006464:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f042 0220 	orr.w	r2, r2, #32
 8006474:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006476:	e007      	b.n	8006488 <UART_RxISR_8BIT_FIFOEN+0xf8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	699a      	ldr	r2, [r3, #24]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f042 0208 	orr.w	r2, r2, #8
 8006486:	619a      	str	r2, [r3, #24]
}
 8006488:	bf00      	nop
 800648a:	3710      	adds	r7, #16
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}
 8006490:	effffffe 	.word	0xeffffffe
 8006494:	0800623d 	.word	0x0800623d

08006498 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b086      	sub	sp, #24
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80064a6:	82bb      	strh	r3, [r7, #20]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80064ae:	2b22      	cmp	r3, #34	; 0x22
 80064b0:	d166      	bne.n	8006580 <UART_RxISR_16BIT_FIFOEN+0xe8>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80064b8:	82fb      	strh	r3, [r7, #22]
 80064ba:	e03d      	b.n	8006538 <UART_RxISR_16BIT_FIFOEN+0xa0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c2:	823b      	strh	r3, [r7, #16]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064c8:	60fb      	str	r3, [r7, #12]
      *tmp = (uint16_t)(uhdata & uhMask);
 80064ca:	8a3a      	ldrh	r2, [r7, #16]
 80064cc:	8abb      	ldrh	r3, [r7, #20]
 80064ce:	4013      	ands	r3, r2
 80064d0:	b29a      	uxth	r2, r3
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064da:	1c9a      	adds	r2, r3, #2
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80064e6:	b29b      	uxth	r3, r3
 80064e8:	3b01      	subs	r3, #1
 80064ea:	b29a      	uxth	r2, r3
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d119      	bne.n	8006532 <UART_RxISR_16BIT_FIFOEN+0x9a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	681a      	ldr	r2, [r3, #0]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800650c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	6899      	ldr	r1, [r3, #8]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	4b1f      	ldr	r3, [pc, #124]	; (8006598 <UART_RxISR_16BIT_FIFOEN+0x100>)
 800651a:	400b      	ands	r3, r1
 800651c:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2220      	movs	r2, #32
 8006522:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2200      	movs	r2, #0
 800652a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f7fa fced 	bl	8000f0c <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006532:	8afb      	ldrh	r3, [r7, #22]
 8006534:	3b01      	subs	r3, #1
 8006536:	82fb      	strh	r3, [r7, #22]
 8006538:	8afb      	ldrh	r3, [r7, #22]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d1be      	bne.n	80064bc <UART_RxISR_16BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006544:	827b      	strh	r3, [r7, #18]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006546:	8a7b      	ldrh	r3, [r7, #18]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d021      	beq.n	8006590 <UART_RxISR_16BIT_FIFOEN+0xf8>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006552:	8a7a      	ldrh	r2, [r7, #18]
 8006554:	429a      	cmp	r2, r3
 8006556:	d21b      	bcs.n	8006590 <UART_RxISR_16BIT_FIFOEN+0xf8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689a      	ldr	r2, [r3, #8]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006566:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a0c      	ldr	r2, [pc, #48]	; (800659c <UART_RxISR_16BIT_FIFOEN+0x104>)
 800656c:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f042 0220 	orr.w	r2, r2, #32
 800657c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800657e:	e007      	b.n	8006590 <UART_RxISR_16BIT_FIFOEN+0xf8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	699a      	ldr	r2, [r3, #24]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f042 0208 	orr.w	r2, r2, #8
 800658e:	619a      	str	r2, [r3, #24]
}
 8006590:	bf00      	nop
 8006592:	3718      	adds	r7, #24
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}
 8006598:	effffffe 	.word	0xeffffffe
 800659c:	080062e7 	.word	0x080062e7

080065a0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80065a8:	bf00      	nop
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80065bc:	bf00      	nop
 80065be:	370c      	adds	r7, #12
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b083      	sub	sp, #12
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr

080065dc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80065dc:	b480      	push	{r7}
 80065de:	b085      	sub	sp, #20
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d101      	bne.n	80065f2 <HAL_UARTEx_DisableFifoMode+0x16>
 80065ee:	2302      	movs	r3, #2
 80065f0:	e027      	b.n	8006642 <HAL_UARTEx_DisableFifoMode+0x66>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2201      	movs	r2, #1
 80065f6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2224      	movs	r2, #36	; 0x24
 80065fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f022 0201 	bic.w	r2, r2, #1
 8006618:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006620:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2220      	movs	r2, #32
 8006634:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2200      	movs	r2, #0
 800663c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006640:	2300      	movs	r3, #0
}
 8006642:	4618      	mov	r0, r3
 8006644:	3714      	adds	r7, #20
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr

0800664e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800664e:	b580      	push	{r7, lr}
 8006650:	b084      	sub	sp, #16
 8006652:	af00      	add	r7, sp, #0
 8006654:	6078      	str	r0, [r7, #4]
 8006656:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800665e:	2b01      	cmp	r3, #1
 8006660:	d101      	bne.n	8006666 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006662:	2302      	movs	r3, #2
 8006664:	e02d      	b.n	80066c2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2201      	movs	r2, #1
 800666a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2224      	movs	r2, #36	; 0x24
 8006672:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f022 0201 	bic.w	r2, r2, #1
 800668c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	689b      	ldr	r3, [r3, #8]
 8006694:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	683a      	ldr	r2, [r7, #0]
 800669e:	430a      	orrs	r2, r1
 80066a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 f850 	bl	8006748 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68fa      	ldr	r2, [r7, #12]
 80066ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2220      	movs	r2, #32
 80066b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80066c0:	2300      	movs	r3, #0
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3710      	adds	r7, #16
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}

080066ca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80066ca:	b580      	push	{r7, lr}
 80066cc:	b084      	sub	sp, #16
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	6078      	str	r0, [r7, #4]
 80066d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d101      	bne.n	80066e2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80066de:	2302      	movs	r3, #2
 80066e0:	e02d      	b.n	800673e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2201      	movs	r2, #1
 80066e6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2224      	movs	r2, #36	; 0x24
 80066ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f022 0201 	bic.w	r2, r2, #1
 8006708:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	683a      	ldr	r2, [r7, #0]
 800671a:	430a      	orrs	r2, r1
 800671c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 f812 	bl	8006748 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	68fa      	ldr	r2, [r7, #12]
 800672a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2220      	movs	r2, #32
 8006730:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800673c:	2300      	movs	r3, #0
}
 800673e:	4618      	mov	r0, r3
 8006740:	3710      	adds	r7, #16
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
	...

08006748 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006748:	b480      	push	{r7}
 800674a:	b089      	sub	sp, #36	; 0x24
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8006750:	4a2f      	ldr	r2, [pc, #188]	; (8006810 <UARTEx_SetNbDataToProcess+0xc8>)
 8006752:	f107 0314 	add.w	r3, r7, #20
 8006756:	e892 0003 	ldmia.w	r2, {r0, r1}
 800675a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800675e:	4a2d      	ldr	r2, [pc, #180]	; (8006814 <UARTEx_SetNbDataToProcess+0xcc>)
 8006760:	f107 030c 	add.w	r3, r7, #12
 8006764:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006768:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006770:	2b00      	cmp	r3, #0
 8006772:	d108      	bne.n	8006786 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2201      	movs	r2, #1
 8006780:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006784:	e03d      	b.n	8006802 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006786:	2310      	movs	r3, #16
 8006788:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800678a:	2310      	movs	r3, #16
 800678c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	0e5b      	lsrs	r3, r3, #25
 8006796:	b2db      	uxtb	r3, r3
 8006798:	f003 0307 	and.w	r3, r3, #7
 800679c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	0f5b      	lsrs	r3, r3, #29
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	f003 0307 	and.w	r3, r3, #7
 80067ac:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80067ae:	7fbb      	ldrb	r3, [r7, #30]
 80067b0:	7f3a      	ldrb	r2, [r7, #28]
 80067b2:	f107 0120 	add.w	r1, r7, #32
 80067b6:	440a      	add	r2, r1
 80067b8:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80067bc:	fb02 f303 	mul.w	r3, r2, r3
 80067c0:	7f3a      	ldrb	r2, [r7, #28]
 80067c2:	f107 0120 	add.w	r1, r7, #32
 80067c6:	440a      	add	r2, r1
 80067c8:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80067cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80067d0:	b29a      	uxth	r2, r3
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80067d8:	7ffb      	ldrb	r3, [r7, #31]
 80067da:	7f7a      	ldrb	r2, [r7, #29]
 80067dc:	f107 0120 	add.w	r1, r7, #32
 80067e0:	440a      	add	r2, r1
 80067e2:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80067e6:	fb02 f303 	mul.w	r3, r2, r3
 80067ea:	7f7a      	ldrb	r2, [r7, #29]
 80067ec:	f107 0120 	add.w	r1, r7, #32
 80067f0:	440a      	add	r2, r1
 80067f2:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80067f6:	fb93 f3f2 	sdiv	r3, r3, r2
 80067fa:	b29a      	uxth	r2, r3
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006802:	bf00      	nop
 8006804:	3724      	adds	r7, #36	; 0x24
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	080088d8 	.word	0x080088d8
 8006814:	080088e0 	.word	0x080088e0

08006818 <__errno>:
 8006818:	4b01      	ldr	r3, [pc, #4]	; (8006820 <__errno+0x8>)
 800681a:	6818      	ldr	r0, [r3, #0]
 800681c:	4770      	bx	lr
 800681e:	bf00      	nop
 8006820:	20000010 	.word	0x20000010

08006824 <__libc_init_array>:
 8006824:	b570      	push	{r4, r5, r6, lr}
 8006826:	4e0d      	ldr	r6, [pc, #52]	; (800685c <__libc_init_array+0x38>)
 8006828:	4c0d      	ldr	r4, [pc, #52]	; (8006860 <__libc_init_array+0x3c>)
 800682a:	1ba4      	subs	r4, r4, r6
 800682c:	10a4      	asrs	r4, r4, #2
 800682e:	2500      	movs	r5, #0
 8006830:	42a5      	cmp	r5, r4
 8006832:	d109      	bne.n	8006848 <__libc_init_array+0x24>
 8006834:	4e0b      	ldr	r6, [pc, #44]	; (8006864 <__libc_init_array+0x40>)
 8006836:	4c0c      	ldr	r4, [pc, #48]	; (8006868 <__libc_init_array+0x44>)
 8006838:	f002 f824 	bl	8008884 <_init>
 800683c:	1ba4      	subs	r4, r4, r6
 800683e:	10a4      	asrs	r4, r4, #2
 8006840:	2500      	movs	r5, #0
 8006842:	42a5      	cmp	r5, r4
 8006844:	d105      	bne.n	8006852 <__libc_init_array+0x2e>
 8006846:	bd70      	pop	{r4, r5, r6, pc}
 8006848:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800684c:	4798      	blx	r3
 800684e:	3501      	adds	r5, #1
 8006850:	e7ee      	b.n	8006830 <__libc_init_array+0xc>
 8006852:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006856:	4798      	blx	r3
 8006858:	3501      	adds	r5, #1
 800685a:	e7f2      	b.n	8006842 <__libc_init_array+0x1e>
 800685c:	08008b88 	.word	0x08008b88
 8006860:	08008b88 	.word	0x08008b88
 8006864:	08008b88 	.word	0x08008b88
 8006868:	08008b8c 	.word	0x08008b8c

0800686c <malloc>:
 800686c:	4b02      	ldr	r3, [pc, #8]	; (8006878 <malloc+0xc>)
 800686e:	4601      	mov	r1, r0
 8006870:	6818      	ldr	r0, [r3, #0]
 8006872:	f000 b859 	b.w	8006928 <_malloc_r>
 8006876:	bf00      	nop
 8006878:	20000010 	.word	0x20000010

0800687c <memset>:
 800687c:	4402      	add	r2, r0
 800687e:	4603      	mov	r3, r0
 8006880:	4293      	cmp	r3, r2
 8006882:	d100      	bne.n	8006886 <memset+0xa>
 8006884:	4770      	bx	lr
 8006886:	f803 1b01 	strb.w	r1, [r3], #1
 800688a:	e7f9      	b.n	8006880 <memset+0x4>

0800688c <_free_r>:
 800688c:	b538      	push	{r3, r4, r5, lr}
 800688e:	4605      	mov	r5, r0
 8006890:	2900      	cmp	r1, #0
 8006892:	d045      	beq.n	8006920 <_free_r+0x94>
 8006894:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006898:	1f0c      	subs	r4, r1, #4
 800689a:	2b00      	cmp	r3, #0
 800689c:	bfb8      	it	lt
 800689e:	18e4      	addlt	r4, r4, r3
 80068a0:	f001 faf7 	bl	8007e92 <__malloc_lock>
 80068a4:	4a1f      	ldr	r2, [pc, #124]	; (8006924 <_free_r+0x98>)
 80068a6:	6813      	ldr	r3, [r2, #0]
 80068a8:	4610      	mov	r0, r2
 80068aa:	b933      	cbnz	r3, 80068ba <_free_r+0x2e>
 80068ac:	6063      	str	r3, [r4, #4]
 80068ae:	6014      	str	r4, [r2, #0]
 80068b0:	4628      	mov	r0, r5
 80068b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068b6:	f001 baed 	b.w	8007e94 <__malloc_unlock>
 80068ba:	42a3      	cmp	r3, r4
 80068bc:	d90c      	bls.n	80068d8 <_free_r+0x4c>
 80068be:	6821      	ldr	r1, [r4, #0]
 80068c0:	1862      	adds	r2, r4, r1
 80068c2:	4293      	cmp	r3, r2
 80068c4:	bf04      	itt	eq
 80068c6:	681a      	ldreq	r2, [r3, #0]
 80068c8:	685b      	ldreq	r3, [r3, #4]
 80068ca:	6063      	str	r3, [r4, #4]
 80068cc:	bf04      	itt	eq
 80068ce:	1852      	addeq	r2, r2, r1
 80068d0:	6022      	streq	r2, [r4, #0]
 80068d2:	6004      	str	r4, [r0, #0]
 80068d4:	e7ec      	b.n	80068b0 <_free_r+0x24>
 80068d6:	4613      	mov	r3, r2
 80068d8:	685a      	ldr	r2, [r3, #4]
 80068da:	b10a      	cbz	r2, 80068e0 <_free_r+0x54>
 80068dc:	42a2      	cmp	r2, r4
 80068de:	d9fa      	bls.n	80068d6 <_free_r+0x4a>
 80068e0:	6819      	ldr	r1, [r3, #0]
 80068e2:	1858      	adds	r0, r3, r1
 80068e4:	42a0      	cmp	r0, r4
 80068e6:	d10b      	bne.n	8006900 <_free_r+0x74>
 80068e8:	6820      	ldr	r0, [r4, #0]
 80068ea:	4401      	add	r1, r0
 80068ec:	1858      	adds	r0, r3, r1
 80068ee:	4282      	cmp	r2, r0
 80068f0:	6019      	str	r1, [r3, #0]
 80068f2:	d1dd      	bne.n	80068b0 <_free_r+0x24>
 80068f4:	6810      	ldr	r0, [r2, #0]
 80068f6:	6852      	ldr	r2, [r2, #4]
 80068f8:	605a      	str	r2, [r3, #4]
 80068fa:	4401      	add	r1, r0
 80068fc:	6019      	str	r1, [r3, #0]
 80068fe:	e7d7      	b.n	80068b0 <_free_r+0x24>
 8006900:	d902      	bls.n	8006908 <_free_r+0x7c>
 8006902:	230c      	movs	r3, #12
 8006904:	602b      	str	r3, [r5, #0]
 8006906:	e7d3      	b.n	80068b0 <_free_r+0x24>
 8006908:	6820      	ldr	r0, [r4, #0]
 800690a:	1821      	adds	r1, r4, r0
 800690c:	428a      	cmp	r2, r1
 800690e:	bf04      	itt	eq
 8006910:	6811      	ldreq	r1, [r2, #0]
 8006912:	6852      	ldreq	r2, [r2, #4]
 8006914:	6062      	str	r2, [r4, #4]
 8006916:	bf04      	itt	eq
 8006918:	1809      	addeq	r1, r1, r0
 800691a:	6021      	streq	r1, [r4, #0]
 800691c:	605c      	str	r4, [r3, #4]
 800691e:	e7c7      	b.n	80068b0 <_free_r+0x24>
 8006920:	bd38      	pop	{r3, r4, r5, pc}
 8006922:	bf00      	nop
 8006924:	2000023c 	.word	0x2000023c

08006928 <_malloc_r>:
 8006928:	b570      	push	{r4, r5, r6, lr}
 800692a:	1ccd      	adds	r5, r1, #3
 800692c:	f025 0503 	bic.w	r5, r5, #3
 8006930:	3508      	adds	r5, #8
 8006932:	2d0c      	cmp	r5, #12
 8006934:	bf38      	it	cc
 8006936:	250c      	movcc	r5, #12
 8006938:	2d00      	cmp	r5, #0
 800693a:	4606      	mov	r6, r0
 800693c:	db01      	blt.n	8006942 <_malloc_r+0x1a>
 800693e:	42a9      	cmp	r1, r5
 8006940:	d903      	bls.n	800694a <_malloc_r+0x22>
 8006942:	230c      	movs	r3, #12
 8006944:	6033      	str	r3, [r6, #0]
 8006946:	2000      	movs	r0, #0
 8006948:	bd70      	pop	{r4, r5, r6, pc}
 800694a:	f001 faa2 	bl	8007e92 <__malloc_lock>
 800694e:	4a21      	ldr	r2, [pc, #132]	; (80069d4 <_malloc_r+0xac>)
 8006950:	6814      	ldr	r4, [r2, #0]
 8006952:	4621      	mov	r1, r4
 8006954:	b991      	cbnz	r1, 800697c <_malloc_r+0x54>
 8006956:	4c20      	ldr	r4, [pc, #128]	; (80069d8 <_malloc_r+0xb0>)
 8006958:	6823      	ldr	r3, [r4, #0]
 800695a:	b91b      	cbnz	r3, 8006964 <_malloc_r+0x3c>
 800695c:	4630      	mov	r0, r6
 800695e:	f000 fc77 	bl	8007250 <_sbrk_r>
 8006962:	6020      	str	r0, [r4, #0]
 8006964:	4629      	mov	r1, r5
 8006966:	4630      	mov	r0, r6
 8006968:	f000 fc72 	bl	8007250 <_sbrk_r>
 800696c:	1c43      	adds	r3, r0, #1
 800696e:	d124      	bne.n	80069ba <_malloc_r+0x92>
 8006970:	230c      	movs	r3, #12
 8006972:	6033      	str	r3, [r6, #0]
 8006974:	4630      	mov	r0, r6
 8006976:	f001 fa8d 	bl	8007e94 <__malloc_unlock>
 800697a:	e7e4      	b.n	8006946 <_malloc_r+0x1e>
 800697c:	680b      	ldr	r3, [r1, #0]
 800697e:	1b5b      	subs	r3, r3, r5
 8006980:	d418      	bmi.n	80069b4 <_malloc_r+0x8c>
 8006982:	2b0b      	cmp	r3, #11
 8006984:	d90f      	bls.n	80069a6 <_malloc_r+0x7e>
 8006986:	600b      	str	r3, [r1, #0]
 8006988:	50cd      	str	r5, [r1, r3]
 800698a:	18cc      	adds	r4, r1, r3
 800698c:	4630      	mov	r0, r6
 800698e:	f001 fa81 	bl	8007e94 <__malloc_unlock>
 8006992:	f104 000b 	add.w	r0, r4, #11
 8006996:	1d23      	adds	r3, r4, #4
 8006998:	f020 0007 	bic.w	r0, r0, #7
 800699c:	1ac3      	subs	r3, r0, r3
 800699e:	d0d3      	beq.n	8006948 <_malloc_r+0x20>
 80069a0:	425a      	negs	r2, r3
 80069a2:	50e2      	str	r2, [r4, r3]
 80069a4:	e7d0      	b.n	8006948 <_malloc_r+0x20>
 80069a6:	428c      	cmp	r4, r1
 80069a8:	684b      	ldr	r3, [r1, #4]
 80069aa:	bf16      	itet	ne
 80069ac:	6063      	strne	r3, [r4, #4]
 80069ae:	6013      	streq	r3, [r2, #0]
 80069b0:	460c      	movne	r4, r1
 80069b2:	e7eb      	b.n	800698c <_malloc_r+0x64>
 80069b4:	460c      	mov	r4, r1
 80069b6:	6849      	ldr	r1, [r1, #4]
 80069b8:	e7cc      	b.n	8006954 <_malloc_r+0x2c>
 80069ba:	1cc4      	adds	r4, r0, #3
 80069bc:	f024 0403 	bic.w	r4, r4, #3
 80069c0:	42a0      	cmp	r0, r4
 80069c2:	d005      	beq.n	80069d0 <_malloc_r+0xa8>
 80069c4:	1a21      	subs	r1, r4, r0
 80069c6:	4630      	mov	r0, r6
 80069c8:	f000 fc42 	bl	8007250 <_sbrk_r>
 80069cc:	3001      	adds	r0, #1
 80069ce:	d0cf      	beq.n	8006970 <_malloc_r+0x48>
 80069d0:	6025      	str	r5, [r4, #0]
 80069d2:	e7db      	b.n	800698c <_malloc_r+0x64>
 80069d4:	2000023c 	.word	0x2000023c
 80069d8:	20000240 	.word	0x20000240

080069dc <__cvt>:
 80069dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069de:	ed2d 8b02 	vpush	{d8}
 80069e2:	eeb0 8b40 	vmov.f64	d8, d0
 80069e6:	b085      	sub	sp, #20
 80069e8:	4617      	mov	r7, r2
 80069ea:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80069ec:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80069ee:	ee18 2a90 	vmov	r2, s17
 80069f2:	f025 0520 	bic.w	r5, r5, #32
 80069f6:	2a00      	cmp	r2, #0
 80069f8:	bfb6      	itet	lt
 80069fa:	222d      	movlt	r2, #45	; 0x2d
 80069fc:	2200      	movge	r2, #0
 80069fe:	eeb1 8b40 	vneglt.f64	d8, d0
 8006a02:	2d46      	cmp	r5, #70	; 0x46
 8006a04:	460c      	mov	r4, r1
 8006a06:	701a      	strb	r2, [r3, #0]
 8006a08:	d004      	beq.n	8006a14 <__cvt+0x38>
 8006a0a:	2d45      	cmp	r5, #69	; 0x45
 8006a0c:	d100      	bne.n	8006a10 <__cvt+0x34>
 8006a0e:	3401      	adds	r4, #1
 8006a10:	2102      	movs	r1, #2
 8006a12:	e000      	b.n	8006a16 <__cvt+0x3a>
 8006a14:	2103      	movs	r1, #3
 8006a16:	ab03      	add	r3, sp, #12
 8006a18:	9301      	str	r3, [sp, #4]
 8006a1a:	ab02      	add	r3, sp, #8
 8006a1c:	9300      	str	r3, [sp, #0]
 8006a1e:	4622      	mov	r2, r4
 8006a20:	4633      	mov	r3, r6
 8006a22:	eeb0 0b48 	vmov.f64	d0, d8
 8006a26:	f000 fccf 	bl	80073c8 <_dtoa_r>
 8006a2a:	2d47      	cmp	r5, #71	; 0x47
 8006a2c:	d101      	bne.n	8006a32 <__cvt+0x56>
 8006a2e:	07fb      	lsls	r3, r7, #31
 8006a30:	d51e      	bpl.n	8006a70 <__cvt+0x94>
 8006a32:	2d46      	cmp	r5, #70	; 0x46
 8006a34:	eb00 0304 	add.w	r3, r0, r4
 8006a38:	d10c      	bne.n	8006a54 <__cvt+0x78>
 8006a3a:	7802      	ldrb	r2, [r0, #0]
 8006a3c:	2a30      	cmp	r2, #48	; 0x30
 8006a3e:	d107      	bne.n	8006a50 <__cvt+0x74>
 8006a40:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a48:	bf1c      	itt	ne
 8006a4a:	f1c4 0401 	rsbne	r4, r4, #1
 8006a4e:	6034      	strne	r4, [r6, #0]
 8006a50:	6832      	ldr	r2, [r6, #0]
 8006a52:	4413      	add	r3, r2
 8006a54:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a5c:	d007      	beq.n	8006a6e <__cvt+0x92>
 8006a5e:	2130      	movs	r1, #48	; 0x30
 8006a60:	9a03      	ldr	r2, [sp, #12]
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d204      	bcs.n	8006a70 <__cvt+0x94>
 8006a66:	1c54      	adds	r4, r2, #1
 8006a68:	9403      	str	r4, [sp, #12]
 8006a6a:	7011      	strb	r1, [r2, #0]
 8006a6c:	e7f8      	b.n	8006a60 <__cvt+0x84>
 8006a6e:	9303      	str	r3, [sp, #12]
 8006a70:	9b03      	ldr	r3, [sp, #12]
 8006a72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a74:	1a1b      	subs	r3, r3, r0
 8006a76:	6013      	str	r3, [r2, #0]
 8006a78:	b005      	add	sp, #20
 8006a7a:	ecbd 8b02 	vpop	{d8}
 8006a7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006a80 <__exponent>:
 8006a80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a82:	2900      	cmp	r1, #0
 8006a84:	4604      	mov	r4, r0
 8006a86:	bfba      	itte	lt
 8006a88:	4249      	neglt	r1, r1
 8006a8a:	232d      	movlt	r3, #45	; 0x2d
 8006a8c:	232b      	movge	r3, #43	; 0x2b
 8006a8e:	2909      	cmp	r1, #9
 8006a90:	f804 2b02 	strb.w	r2, [r4], #2
 8006a94:	7043      	strb	r3, [r0, #1]
 8006a96:	dd20      	ble.n	8006ada <__exponent+0x5a>
 8006a98:	f10d 0307 	add.w	r3, sp, #7
 8006a9c:	461f      	mov	r7, r3
 8006a9e:	260a      	movs	r6, #10
 8006aa0:	fb91 f5f6 	sdiv	r5, r1, r6
 8006aa4:	fb06 1115 	mls	r1, r6, r5, r1
 8006aa8:	3130      	adds	r1, #48	; 0x30
 8006aaa:	2d09      	cmp	r5, #9
 8006aac:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006ab0:	f103 32ff 	add.w	r2, r3, #4294967295
 8006ab4:	4629      	mov	r1, r5
 8006ab6:	dc09      	bgt.n	8006acc <__exponent+0x4c>
 8006ab8:	3130      	adds	r1, #48	; 0x30
 8006aba:	3b02      	subs	r3, #2
 8006abc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006ac0:	42bb      	cmp	r3, r7
 8006ac2:	4622      	mov	r2, r4
 8006ac4:	d304      	bcc.n	8006ad0 <__exponent+0x50>
 8006ac6:	1a10      	subs	r0, r2, r0
 8006ac8:	b003      	add	sp, #12
 8006aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006acc:	4613      	mov	r3, r2
 8006ace:	e7e7      	b.n	8006aa0 <__exponent+0x20>
 8006ad0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ad4:	f804 2b01 	strb.w	r2, [r4], #1
 8006ad8:	e7f2      	b.n	8006ac0 <__exponent+0x40>
 8006ada:	2330      	movs	r3, #48	; 0x30
 8006adc:	4419      	add	r1, r3
 8006ade:	7083      	strb	r3, [r0, #2]
 8006ae0:	1d02      	adds	r2, r0, #4
 8006ae2:	70c1      	strb	r1, [r0, #3]
 8006ae4:	e7ef      	b.n	8006ac6 <__exponent+0x46>
	...

08006ae8 <_printf_float>:
 8006ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aec:	b08d      	sub	sp, #52	; 0x34
 8006aee:	460c      	mov	r4, r1
 8006af0:	4616      	mov	r6, r2
 8006af2:	461f      	mov	r7, r3
 8006af4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006af8:	4605      	mov	r5, r0
 8006afa:	f001 f9b1 	bl	8007e60 <_localeconv_r>
 8006afe:	f8d0 b000 	ldr.w	fp, [r0]
 8006b02:	4658      	mov	r0, fp
 8006b04:	f7f9 fbec 	bl	80002e0 <strlen>
 8006b08:	2300      	movs	r3, #0
 8006b0a:	930a      	str	r3, [sp, #40]	; 0x28
 8006b0c:	f8d8 3000 	ldr.w	r3, [r8]
 8006b10:	9005      	str	r0, [sp, #20]
 8006b12:	3307      	adds	r3, #7
 8006b14:	f023 0307 	bic.w	r3, r3, #7
 8006b18:	f103 0108 	add.w	r1, r3, #8
 8006b1c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006b20:	6822      	ldr	r2, [r4, #0]
 8006b22:	f8c8 1000 	str.w	r1, [r8]
 8006b26:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006b2a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8006b2e:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 8006db8 <_printf_float+0x2d0>
 8006b32:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8006b36:	eeb0 6bc0 	vabs.f64	d6, d0
 8006b3a:	eeb4 6b47 	vcmp.f64	d6, d7
 8006b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b42:	dd24      	ble.n	8006b8e <_printf_float+0xa6>
 8006b44:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b4c:	d502      	bpl.n	8006b54 <_printf_float+0x6c>
 8006b4e:	232d      	movs	r3, #45	; 0x2d
 8006b50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b54:	499a      	ldr	r1, [pc, #616]	; (8006dc0 <_printf_float+0x2d8>)
 8006b56:	4b9b      	ldr	r3, [pc, #620]	; (8006dc4 <_printf_float+0x2dc>)
 8006b58:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006b5c:	bf8c      	ite	hi
 8006b5e:	4688      	movhi	r8, r1
 8006b60:	4698      	movls	r8, r3
 8006b62:	f022 0204 	bic.w	r2, r2, #4
 8006b66:	2303      	movs	r3, #3
 8006b68:	6123      	str	r3, [r4, #16]
 8006b6a:	6022      	str	r2, [r4, #0]
 8006b6c:	f04f 0a00 	mov.w	sl, #0
 8006b70:	9700      	str	r7, [sp, #0]
 8006b72:	4633      	mov	r3, r6
 8006b74:	aa0b      	add	r2, sp, #44	; 0x2c
 8006b76:	4621      	mov	r1, r4
 8006b78:	4628      	mov	r0, r5
 8006b7a:	f000 f9e1 	bl	8006f40 <_printf_common>
 8006b7e:	3001      	adds	r0, #1
 8006b80:	f040 8089 	bne.w	8006c96 <_printf_float+0x1ae>
 8006b84:	f04f 30ff 	mov.w	r0, #4294967295
 8006b88:	b00d      	add	sp, #52	; 0x34
 8006b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b8e:	eeb4 0b40 	vcmp.f64	d0, d0
 8006b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b96:	d702      	bvc.n	8006b9e <_printf_float+0xb6>
 8006b98:	498b      	ldr	r1, [pc, #556]	; (8006dc8 <_printf_float+0x2e0>)
 8006b9a:	4b8c      	ldr	r3, [pc, #560]	; (8006dcc <_printf_float+0x2e4>)
 8006b9c:	e7dc      	b.n	8006b58 <_printf_float+0x70>
 8006b9e:	6861      	ldr	r1, [r4, #4]
 8006ba0:	1c4b      	adds	r3, r1, #1
 8006ba2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006ba6:	ab0a      	add	r3, sp, #40	; 0x28
 8006ba8:	a809      	add	r0, sp, #36	; 0x24
 8006baa:	d13b      	bne.n	8006c24 <_printf_float+0x13c>
 8006bac:	2106      	movs	r1, #6
 8006bae:	6061      	str	r1, [r4, #4]
 8006bb0:	f04f 0c00 	mov.w	ip, #0
 8006bb4:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8006bb8:	e9cd 0900 	strd	r0, r9, [sp]
 8006bbc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006bc0:	6022      	str	r2, [r4, #0]
 8006bc2:	6861      	ldr	r1, [r4, #4]
 8006bc4:	4628      	mov	r0, r5
 8006bc6:	f7ff ff09 	bl	80069dc <__cvt>
 8006bca:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 8006bce:	2b47      	cmp	r3, #71	; 0x47
 8006bd0:	4680      	mov	r8, r0
 8006bd2:	d109      	bne.n	8006be8 <_printf_float+0x100>
 8006bd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bd6:	1cd8      	adds	r0, r3, #3
 8006bd8:	db02      	blt.n	8006be0 <_printf_float+0xf8>
 8006bda:	6862      	ldr	r2, [r4, #4]
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	dd47      	ble.n	8006c70 <_printf_float+0x188>
 8006be0:	f1a9 0902 	sub.w	r9, r9, #2
 8006be4:	fa5f f989 	uxtb.w	r9, r9
 8006be8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006bec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006bee:	d824      	bhi.n	8006c3a <_printf_float+0x152>
 8006bf0:	3901      	subs	r1, #1
 8006bf2:	464a      	mov	r2, r9
 8006bf4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006bf8:	9109      	str	r1, [sp, #36]	; 0x24
 8006bfa:	f7ff ff41 	bl	8006a80 <__exponent>
 8006bfe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c00:	1813      	adds	r3, r2, r0
 8006c02:	2a01      	cmp	r2, #1
 8006c04:	4682      	mov	sl, r0
 8006c06:	6123      	str	r3, [r4, #16]
 8006c08:	dc02      	bgt.n	8006c10 <_printf_float+0x128>
 8006c0a:	6822      	ldr	r2, [r4, #0]
 8006c0c:	07d1      	lsls	r1, r2, #31
 8006c0e:	d501      	bpl.n	8006c14 <_printf_float+0x12c>
 8006c10:	3301      	adds	r3, #1
 8006c12:	6123      	str	r3, [r4, #16]
 8006c14:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d0a9      	beq.n	8006b70 <_printf_float+0x88>
 8006c1c:	232d      	movs	r3, #45	; 0x2d
 8006c1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c22:	e7a5      	b.n	8006b70 <_printf_float+0x88>
 8006c24:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 8006c28:	f000 8178 	beq.w	8006f1c <_printf_float+0x434>
 8006c2c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006c30:	d1be      	bne.n	8006bb0 <_printf_float+0xc8>
 8006c32:	2900      	cmp	r1, #0
 8006c34:	d1bc      	bne.n	8006bb0 <_printf_float+0xc8>
 8006c36:	2101      	movs	r1, #1
 8006c38:	e7b9      	b.n	8006bae <_printf_float+0xc6>
 8006c3a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006c3e:	d119      	bne.n	8006c74 <_printf_float+0x18c>
 8006c40:	2900      	cmp	r1, #0
 8006c42:	6863      	ldr	r3, [r4, #4]
 8006c44:	dd0c      	ble.n	8006c60 <_printf_float+0x178>
 8006c46:	6121      	str	r1, [r4, #16]
 8006c48:	b913      	cbnz	r3, 8006c50 <_printf_float+0x168>
 8006c4a:	6822      	ldr	r2, [r4, #0]
 8006c4c:	07d2      	lsls	r2, r2, #31
 8006c4e:	d502      	bpl.n	8006c56 <_printf_float+0x16e>
 8006c50:	3301      	adds	r3, #1
 8006c52:	440b      	add	r3, r1
 8006c54:	6123      	str	r3, [r4, #16]
 8006c56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c58:	65a3      	str	r3, [r4, #88]	; 0x58
 8006c5a:	f04f 0a00 	mov.w	sl, #0
 8006c5e:	e7d9      	b.n	8006c14 <_printf_float+0x12c>
 8006c60:	b913      	cbnz	r3, 8006c68 <_printf_float+0x180>
 8006c62:	6822      	ldr	r2, [r4, #0]
 8006c64:	07d0      	lsls	r0, r2, #31
 8006c66:	d501      	bpl.n	8006c6c <_printf_float+0x184>
 8006c68:	3302      	adds	r3, #2
 8006c6a:	e7f3      	b.n	8006c54 <_printf_float+0x16c>
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	e7f1      	b.n	8006c54 <_printf_float+0x16c>
 8006c70:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006c74:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	db05      	blt.n	8006c88 <_printf_float+0x1a0>
 8006c7c:	6822      	ldr	r2, [r4, #0]
 8006c7e:	6123      	str	r3, [r4, #16]
 8006c80:	07d1      	lsls	r1, r2, #31
 8006c82:	d5e8      	bpl.n	8006c56 <_printf_float+0x16e>
 8006c84:	3301      	adds	r3, #1
 8006c86:	e7e5      	b.n	8006c54 <_printf_float+0x16c>
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	bfd4      	ite	le
 8006c8c:	f1c3 0302 	rsble	r3, r3, #2
 8006c90:	2301      	movgt	r3, #1
 8006c92:	4413      	add	r3, r2
 8006c94:	e7de      	b.n	8006c54 <_printf_float+0x16c>
 8006c96:	6823      	ldr	r3, [r4, #0]
 8006c98:	055a      	lsls	r2, r3, #21
 8006c9a:	d407      	bmi.n	8006cac <_printf_float+0x1c4>
 8006c9c:	6923      	ldr	r3, [r4, #16]
 8006c9e:	4642      	mov	r2, r8
 8006ca0:	4631      	mov	r1, r6
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	47b8      	blx	r7
 8006ca6:	3001      	adds	r0, #1
 8006ca8:	d12a      	bne.n	8006d00 <_printf_float+0x218>
 8006caa:	e76b      	b.n	8006b84 <_printf_float+0x9c>
 8006cac:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006cb0:	f240 80de 	bls.w	8006e70 <_printf_float+0x388>
 8006cb4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006cb8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cc0:	d133      	bne.n	8006d2a <_printf_float+0x242>
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	4a42      	ldr	r2, [pc, #264]	; (8006dd0 <_printf_float+0x2e8>)
 8006cc6:	4631      	mov	r1, r6
 8006cc8:	4628      	mov	r0, r5
 8006cca:	47b8      	blx	r7
 8006ccc:	3001      	adds	r0, #1
 8006cce:	f43f af59 	beq.w	8006b84 <_printf_float+0x9c>
 8006cd2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	db02      	blt.n	8006ce0 <_printf_float+0x1f8>
 8006cda:	6823      	ldr	r3, [r4, #0]
 8006cdc:	07d8      	lsls	r0, r3, #31
 8006cde:	d50f      	bpl.n	8006d00 <_printf_float+0x218>
 8006ce0:	9b05      	ldr	r3, [sp, #20]
 8006ce2:	465a      	mov	r2, fp
 8006ce4:	4631      	mov	r1, r6
 8006ce6:	4628      	mov	r0, r5
 8006ce8:	47b8      	blx	r7
 8006cea:	3001      	adds	r0, #1
 8006cec:	f43f af4a 	beq.w	8006b84 <_printf_float+0x9c>
 8006cf0:	f04f 0800 	mov.w	r8, #0
 8006cf4:	f104 091a 	add.w	r9, r4, #26
 8006cf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cfa:	3b01      	subs	r3, #1
 8006cfc:	4543      	cmp	r3, r8
 8006cfe:	dc09      	bgt.n	8006d14 <_printf_float+0x22c>
 8006d00:	6823      	ldr	r3, [r4, #0]
 8006d02:	079b      	lsls	r3, r3, #30
 8006d04:	f100 8105 	bmi.w	8006f12 <_printf_float+0x42a>
 8006d08:	68e0      	ldr	r0, [r4, #12]
 8006d0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d0c:	4298      	cmp	r0, r3
 8006d0e:	bfb8      	it	lt
 8006d10:	4618      	movlt	r0, r3
 8006d12:	e739      	b.n	8006b88 <_printf_float+0xa0>
 8006d14:	2301      	movs	r3, #1
 8006d16:	464a      	mov	r2, r9
 8006d18:	4631      	mov	r1, r6
 8006d1a:	4628      	mov	r0, r5
 8006d1c:	47b8      	blx	r7
 8006d1e:	3001      	adds	r0, #1
 8006d20:	f43f af30 	beq.w	8006b84 <_printf_float+0x9c>
 8006d24:	f108 0801 	add.w	r8, r8, #1
 8006d28:	e7e6      	b.n	8006cf8 <_printf_float+0x210>
 8006d2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	dc2b      	bgt.n	8006d88 <_printf_float+0x2a0>
 8006d30:	2301      	movs	r3, #1
 8006d32:	4a27      	ldr	r2, [pc, #156]	; (8006dd0 <_printf_float+0x2e8>)
 8006d34:	4631      	mov	r1, r6
 8006d36:	4628      	mov	r0, r5
 8006d38:	47b8      	blx	r7
 8006d3a:	3001      	adds	r0, #1
 8006d3c:	f43f af22 	beq.w	8006b84 <_printf_float+0x9c>
 8006d40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d42:	b923      	cbnz	r3, 8006d4e <_printf_float+0x266>
 8006d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d46:	b913      	cbnz	r3, 8006d4e <_printf_float+0x266>
 8006d48:	6823      	ldr	r3, [r4, #0]
 8006d4a:	07d9      	lsls	r1, r3, #31
 8006d4c:	d5d8      	bpl.n	8006d00 <_printf_float+0x218>
 8006d4e:	9b05      	ldr	r3, [sp, #20]
 8006d50:	465a      	mov	r2, fp
 8006d52:	4631      	mov	r1, r6
 8006d54:	4628      	mov	r0, r5
 8006d56:	47b8      	blx	r7
 8006d58:	3001      	adds	r0, #1
 8006d5a:	f43f af13 	beq.w	8006b84 <_printf_float+0x9c>
 8006d5e:	f04f 0900 	mov.w	r9, #0
 8006d62:	f104 0a1a 	add.w	sl, r4, #26
 8006d66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d68:	425b      	negs	r3, r3
 8006d6a:	454b      	cmp	r3, r9
 8006d6c:	dc01      	bgt.n	8006d72 <_printf_float+0x28a>
 8006d6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d70:	e795      	b.n	8006c9e <_printf_float+0x1b6>
 8006d72:	2301      	movs	r3, #1
 8006d74:	4652      	mov	r2, sl
 8006d76:	4631      	mov	r1, r6
 8006d78:	4628      	mov	r0, r5
 8006d7a:	47b8      	blx	r7
 8006d7c:	3001      	adds	r0, #1
 8006d7e:	f43f af01 	beq.w	8006b84 <_printf_float+0x9c>
 8006d82:	f109 0901 	add.w	r9, r9, #1
 8006d86:	e7ee      	b.n	8006d66 <_printf_float+0x27e>
 8006d88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	bfa8      	it	ge
 8006d90:	461a      	movge	r2, r3
 8006d92:	2a00      	cmp	r2, #0
 8006d94:	4691      	mov	r9, r2
 8006d96:	dd07      	ble.n	8006da8 <_printf_float+0x2c0>
 8006d98:	4613      	mov	r3, r2
 8006d9a:	4631      	mov	r1, r6
 8006d9c:	4642      	mov	r2, r8
 8006d9e:	4628      	mov	r0, r5
 8006da0:	47b8      	blx	r7
 8006da2:	3001      	adds	r0, #1
 8006da4:	f43f aeee 	beq.w	8006b84 <_printf_float+0x9c>
 8006da8:	f104 031a 	add.w	r3, r4, #26
 8006dac:	f04f 0a00 	mov.w	sl, #0
 8006db0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006db4:	9307      	str	r3, [sp, #28]
 8006db6:	e017      	b.n	8006de8 <_printf_float+0x300>
 8006db8:	ffffffff 	.word	0xffffffff
 8006dbc:	7fefffff 	.word	0x7fefffff
 8006dc0:	08008920 	.word	0x08008920
 8006dc4:	0800891c 	.word	0x0800891c
 8006dc8:	08008928 	.word	0x08008928
 8006dcc:	08008924 	.word	0x08008924
 8006dd0:	0800892c 	.word	0x0800892c
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	9a07      	ldr	r2, [sp, #28]
 8006dd8:	4631      	mov	r1, r6
 8006dda:	4628      	mov	r0, r5
 8006ddc:	47b8      	blx	r7
 8006dde:	3001      	adds	r0, #1
 8006de0:	f43f aed0 	beq.w	8006b84 <_printf_float+0x9c>
 8006de4:	f10a 0a01 	add.w	sl, sl, #1
 8006de8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006dea:	9306      	str	r3, [sp, #24]
 8006dec:	eba3 0309 	sub.w	r3, r3, r9
 8006df0:	4553      	cmp	r3, sl
 8006df2:	dcef      	bgt.n	8006dd4 <_printf_float+0x2ec>
 8006df4:	9b06      	ldr	r3, [sp, #24]
 8006df6:	4498      	add	r8, r3
 8006df8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	db15      	blt.n	8006e2c <_printf_float+0x344>
 8006e00:	6823      	ldr	r3, [r4, #0]
 8006e02:	07da      	lsls	r2, r3, #31
 8006e04:	d412      	bmi.n	8006e2c <_printf_float+0x344>
 8006e06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e08:	9a06      	ldr	r2, [sp, #24]
 8006e0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e0c:	1a9a      	subs	r2, r3, r2
 8006e0e:	eba3 0a01 	sub.w	sl, r3, r1
 8006e12:	4592      	cmp	sl, r2
 8006e14:	bfa8      	it	ge
 8006e16:	4692      	movge	sl, r2
 8006e18:	f1ba 0f00 	cmp.w	sl, #0
 8006e1c:	dc0e      	bgt.n	8006e3c <_printf_float+0x354>
 8006e1e:	f04f 0800 	mov.w	r8, #0
 8006e22:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006e26:	f104 091a 	add.w	r9, r4, #26
 8006e2a:	e019      	b.n	8006e60 <_printf_float+0x378>
 8006e2c:	9b05      	ldr	r3, [sp, #20]
 8006e2e:	465a      	mov	r2, fp
 8006e30:	4631      	mov	r1, r6
 8006e32:	4628      	mov	r0, r5
 8006e34:	47b8      	blx	r7
 8006e36:	3001      	adds	r0, #1
 8006e38:	d1e5      	bne.n	8006e06 <_printf_float+0x31e>
 8006e3a:	e6a3      	b.n	8006b84 <_printf_float+0x9c>
 8006e3c:	4653      	mov	r3, sl
 8006e3e:	4642      	mov	r2, r8
 8006e40:	4631      	mov	r1, r6
 8006e42:	4628      	mov	r0, r5
 8006e44:	47b8      	blx	r7
 8006e46:	3001      	adds	r0, #1
 8006e48:	d1e9      	bne.n	8006e1e <_printf_float+0x336>
 8006e4a:	e69b      	b.n	8006b84 <_printf_float+0x9c>
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	464a      	mov	r2, r9
 8006e50:	4631      	mov	r1, r6
 8006e52:	4628      	mov	r0, r5
 8006e54:	47b8      	blx	r7
 8006e56:	3001      	adds	r0, #1
 8006e58:	f43f ae94 	beq.w	8006b84 <_printf_float+0x9c>
 8006e5c:	f108 0801 	add.w	r8, r8, #1
 8006e60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e64:	1a9b      	subs	r3, r3, r2
 8006e66:	eba3 030a 	sub.w	r3, r3, sl
 8006e6a:	4543      	cmp	r3, r8
 8006e6c:	dcee      	bgt.n	8006e4c <_printf_float+0x364>
 8006e6e:	e747      	b.n	8006d00 <_printf_float+0x218>
 8006e70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e72:	2a01      	cmp	r2, #1
 8006e74:	dc01      	bgt.n	8006e7a <_printf_float+0x392>
 8006e76:	07db      	lsls	r3, r3, #31
 8006e78:	d539      	bpl.n	8006eee <_printf_float+0x406>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	4642      	mov	r2, r8
 8006e7e:	4631      	mov	r1, r6
 8006e80:	4628      	mov	r0, r5
 8006e82:	47b8      	blx	r7
 8006e84:	3001      	adds	r0, #1
 8006e86:	f43f ae7d 	beq.w	8006b84 <_printf_float+0x9c>
 8006e8a:	9b05      	ldr	r3, [sp, #20]
 8006e8c:	465a      	mov	r2, fp
 8006e8e:	4631      	mov	r1, r6
 8006e90:	4628      	mov	r0, r5
 8006e92:	47b8      	blx	r7
 8006e94:	3001      	adds	r0, #1
 8006e96:	f108 0801 	add.w	r8, r8, #1
 8006e9a:	f43f ae73 	beq.w	8006b84 <_printf_float+0x9c>
 8006e9e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006ea2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ea4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006eac:	f103 33ff 	add.w	r3, r3, #4294967295
 8006eb0:	d018      	beq.n	8006ee4 <_printf_float+0x3fc>
 8006eb2:	4642      	mov	r2, r8
 8006eb4:	4631      	mov	r1, r6
 8006eb6:	4628      	mov	r0, r5
 8006eb8:	47b8      	blx	r7
 8006eba:	3001      	adds	r0, #1
 8006ebc:	d10e      	bne.n	8006edc <_printf_float+0x3f4>
 8006ebe:	e661      	b.n	8006b84 <_printf_float+0x9c>
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	464a      	mov	r2, r9
 8006ec4:	4631      	mov	r1, r6
 8006ec6:	4628      	mov	r0, r5
 8006ec8:	47b8      	blx	r7
 8006eca:	3001      	adds	r0, #1
 8006ecc:	f43f ae5a 	beq.w	8006b84 <_printf_float+0x9c>
 8006ed0:	f108 0801 	add.w	r8, r8, #1
 8006ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ed6:	3b01      	subs	r3, #1
 8006ed8:	4543      	cmp	r3, r8
 8006eda:	dcf1      	bgt.n	8006ec0 <_printf_float+0x3d8>
 8006edc:	4653      	mov	r3, sl
 8006ede:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ee2:	e6dd      	b.n	8006ca0 <_printf_float+0x1b8>
 8006ee4:	f04f 0800 	mov.w	r8, #0
 8006ee8:	f104 091a 	add.w	r9, r4, #26
 8006eec:	e7f2      	b.n	8006ed4 <_printf_float+0x3ec>
 8006eee:	2301      	movs	r3, #1
 8006ef0:	e7df      	b.n	8006eb2 <_printf_float+0x3ca>
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	464a      	mov	r2, r9
 8006ef6:	4631      	mov	r1, r6
 8006ef8:	4628      	mov	r0, r5
 8006efa:	47b8      	blx	r7
 8006efc:	3001      	adds	r0, #1
 8006efe:	f43f ae41 	beq.w	8006b84 <_printf_float+0x9c>
 8006f02:	f108 0801 	add.w	r8, r8, #1
 8006f06:	68e3      	ldr	r3, [r4, #12]
 8006f08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f0a:	1a9b      	subs	r3, r3, r2
 8006f0c:	4543      	cmp	r3, r8
 8006f0e:	dcf0      	bgt.n	8006ef2 <_printf_float+0x40a>
 8006f10:	e6fa      	b.n	8006d08 <_printf_float+0x220>
 8006f12:	f04f 0800 	mov.w	r8, #0
 8006f16:	f104 0919 	add.w	r9, r4, #25
 8006f1a:	e7f4      	b.n	8006f06 <_printf_float+0x41e>
 8006f1c:	2900      	cmp	r1, #0
 8006f1e:	f43f ae8a 	beq.w	8006c36 <_printf_float+0x14e>
 8006f22:	f04f 0c00 	mov.w	ip, #0
 8006f26:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8006f2a:	e9cd 0900 	strd	r0, r9, [sp]
 8006f2e:	6022      	str	r2, [r4, #0]
 8006f30:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006f34:	4628      	mov	r0, r5
 8006f36:	f7ff fd51 	bl	80069dc <__cvt>
 8006f3a:	4680      	mov	r8, r0
 8006f3c:	e64a      	b.n	8006bd4 <_printf_float+0xec>
 8006f3e:	bf00      	nop

08006f40 <_printf_common>:
 8006f40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f44:	4691      	mov	r9, r2
 8006f46:	461f      	mov	r7, r3
 8006f48:	688a      	ldr	r2, [r1, #8]
 8006f4a:	690b      	ldr	r3, [r1, #16]
 8006f4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f50:	4293      	cmp	r3, r2
 8006f52:	bfb8      	it	lt
 8006f54:	4613      	movlt	r3, r2
 8006f56:	f8c9 3000 	str.w	r3, [r9]
 8006f5a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f5e:	4606      	mov	r6, r0
 8006f60:	460c      	mov	r4, r1
 8006f62:	b112      	cbz	r2, 8006f6a <_printf_common+0x2a>
 8006f64:	3301      	adds	r3, #1
 8006f66:	f8c9 3000 	str.w	r3, [r9]
 8006f6a:	6823      	ldr	r3, [r4, #0]
 8006f6c:	0699      	lsls	r1, r3, #26
 8006f6e:	bf42      	ittt	mi
 8006f70:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006f74:	3302      	addmi	r3, #2
 8006f76:	f8c9 3000 	strmi.w	r3, [r9]
 8006f7a:	6825      	ldr	r5, [r4, #0]
 8006f7c:	f015 0506 	ands.w	r5, r5, #6
 8006f80:	d107      	bne.n	8006f92 <_printf_common+0x52>
 8006f82:	f104 0a19 	add.w	sl, r4, #25
 8006f86:	68e3      	ldr	r3, [r4, #12]
 8006f88:	f8d9 2000 	ldr.w	r2, [r9]
 8006f8c:	1a9b      	subs	r3, r3, r2
 8006f8e:	42ab      	cmp	r3, r5
 8006f90:	dc28      	bgt.n	8006fe4 <_printf_common+0xa4>
 8006f92:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006f96:	6822      	ldr	r2, [r4, #0]
 8006f98:	3300      	adds	r3, #0
 8006f9a:	bf18      	it	ne
 8006f9c:	2301      	movne	r3, #1
 8006f9e:	0692      	lsls	r2, r2, #26
 8006fa0:	d42d      	bmi.n	8006ffe <_printf_common+0xbe>
 8006fa2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006fa6:	4639      	mov	r1, r7
 8006fa8:	4630      	mov	r0, r6
 8006faa:	47c0      	blx	r8
 8006fac:	3001      	adds	r0, #1
 8006fae:	d020      	beq.n	8006ff2 <_printf_common+0xb2>
 8006fb0:	6823      	ldr	r3, [r4, #0]
 8006fb2:	68e5      	ldr	r5, [r4, #12]
 8006fb4:	f8d9 2000 	ldr.w	r2, [r9]
 8006fb8:	f003 0306 	and.w	r3, r3, #6
 8006fbc:	2b04      	cmp	r3, #4
 8006fbe:	bf08      	it	eq
 8006fc0:	1aad      	subeq	r5, r5, r2
 8006fc2:	68a3      	ldr	r3, [r4, #8]
 8006fc4:	6922      	ldr	r2, [r4, #16]
 8006fc6:	bf0c      	ite	eq
 8006fc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fcc:	2500      	movne	r5, #0
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	bfc4      	itt	gt
 8006fd2:	1a9b      	subgt	r3, r3, r2
 8006fd4:	18ed      	addgt	r5, r5, r3
 8006fd6:	f04f 0900 	mov.w	r9, #0
 8006fda:	341a      	adds	r4, #26
 8006fdc:	454d      	cmp	r5, r9
 8006fde:	d11a      	bne.n	8007016 <_printf_common+0xd6>
 8006fe0:	2000      	movs	r0, #0
 8006fe2:	e008      	b.n	8006ff6 <_printf_common+0xb6>
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	4652      	mov	r2, sl
 8006fe8:	4639      	mov	r1, r7
 8006fea:	4630      	mov	r0, r6
 8006fec:	47c0      	blx	r8
 8006fee:	3001      	adds	r0, #1
 8006ff0:	d103      	bne.n	8006ffa <_printf_common+0xba>
 8006ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ffa:	3501      	adds	r5, #1
 8006ffc:	e7c3      	b.n	8006f86 <_printf_common+0x46>
 8006ffe:	18e1      	adds	r1, r4, r3
 8007000:	1c5a      	adds	r2, r3, #1
 8007002:	2030      	movs	r0, #48	; 0x30
 8007004:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007008:	4422      	add	r2, r4
 800700a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800700e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007012:	3302      	adds	r3, #2
 8007014:	e7c5      	b.n	8006fa2 <_printf_common+0x62>
 8007016:	2301      	movs	r3, #1
 8007018:	4622      	mov	r2, r4
 800701a:	4639      	mov	r1, r7
 800701c:	4630      	mov	r0, r6
 800701e:	47c0      	blx	r8
 8007020:	3001      	adds	r0, #1
 8007022:	d0e6      	beq.n	8006ff2 <_printf_common+0xb2>
 8007024:	f109 0901 	add.w	r9, r9, #1
 8007028:	e7d8      	b.n	8006fdc <_printf_common+0x9c>
	...

0800702c <_printf_i>:
 800702c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007030:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007034:	460c      	mov	r4, r1
 8007036:	7e09      	ldrb	r1, [r1, #24]
 8007038:	b085      	sub	sp, #20
 800703a:	296e      	cmp	r1, #110	; 0x6e
 800703c:	4617      	mov	r7, r2
 800703e:	4606      	mov	r6, r0
 8007040:	4698      	mov	r8, r3
 8007042:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007044:	f000 80b3 	beq.w	80071ae <_printf_i+0x182>
 8007048:	d822      	bhi.n	8007090 <_printf_i+0x64>
 800704a:	2963      	cmp	r1, #99	; 0x63
 800704c:	d036      	beq.n	80070bc <_printf_i+0x90>
 800704e:	d80a      	bhi.n	8007066 <_printf_i+0x3a>
 8007050:	2900      	cmp	r1, #0
 8007052:	f000 80b9 	beq.w	80071c8 <_printf_i+0x19c>
 8007056:	2958      	cmp	r1, #88	; 0x58
 8007058:	f000 8083 	beq.w	8007162 <_printf_i+0x136>
 800705c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007060:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007064:	e032      	b.n	80070cc <_printf_i+0xa0>
 8007066:	2964      	cmp	r1, #100	; 0x64
 8007068:	d001      	beq.n	800706e <_printf_i+0x42>
 800706a:	2969      	cmp	r1, #105	; 0x69
 800706c:	d1f6      	bne.n	800705c <_printf_i+0x30>
 800706e:	6820      	ldr	r0, [r4, #0]
 8007070:	6813      	ldr	r3, [r2, #0]
 8007072:	0605      	lsls	r5, r0, #24
 8007074:	f103 0104 	add.w	r1, r3, #4
 8007078:	d52a      	bpl.n	80070d0 <_printf_i+0xa4>
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	6011      	str	r1, [r2, #0]
 800707e:	2b00      	cmp	r3, #0
 8007080:	da03      	bge.n	800708a <_printf_i+0x5e>
 8007082:	222d      	movs	r2, #45	; 0x2d
 8007084:	425b      	negs	r3, r3
 8007086:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800708a:	486f      	ldr	r0, [pc, #444]	; (8007248 <_printf_i+0x21c>)
 800708c:	220a      	movs	r2, #10
 800708e:	e039      	b.n	8007104 <_printf_i+0xd8>
 8007090:	2973      	cmp	r1, #115	; 0x73
 8007092:	f000 809d 	beq.w	80071d0 <_printf_i+0x1a4>
 8007096:	d808      	bhi.n	80070aa <_printf_i+0x7e>
 8007098:	296f      	cmp	r1, #111	; 0x6f
 800709a:	d020      	beq.n	80070de <_printf_i+0xb2>
 800709c:	2970      	cmp	r1, #112	; 0x70
 800709e:	d1dd      	bne.n	800705c <_printf_i+0x30>
 80070a0:	6823      	ldr	r3, [r4, #0]
 80070a2:	f043 0320 	orr.w	r3, r3, #32
 80070a6:	6023      	str	r3, [r4, #0]
 80070a8:	e003      	b.n	80070b2 <_printf_i+0x86>
 80070aa:	2975      	cmp	r1, #117	; 0x75
 80070ac:	d017      	beq.n	80070de <_printf_i+0xb2>
 80070ae:	2978      	cmp	r1, #120	; 0x78
 80070b0:	d1d4      	bne.n	800705c <_printf_i+0x30>
 80070b2:	2378      	movs	r3, #120	; 0x78
 80070b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80070b8:	4864      	ldr	r0, [pc, #400]	; (800724c <_printf_i+0x220>)
 80070ba:	e055      	b.n	8007168 <_printf_i+0x13c>
 80070bc:	6813      	ldr	r3, [r2, #0]
 80070be:	1d19      	adds	r1, r3, #4
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	6011      	str	r1, [r2, #0]
 80070c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80070cc:	2301      	movs	r3, #1
 80070ce:	e08c      	b.n	80071ea <_printf_i+0x1be>
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	6011      	str	r1, [r2, #0]
 80070d4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80070d8:	bf18      	it	ne
 80070da:	b21b      	sxthne	r3, r3
 80070dc:	e7cf      	b.n	800707e <_printf_i+0x52>
 80070de:	6813      	ldr	r3, [r2, #0]
 80070e0:	6825      	ldr	r5, [r4, #0]
 80070e2:	1d18      	adds	r0, r3, #4
 80070e4:	6010      	str	r0, [r2, #0]
 80070e6:	0628      	lsls	r0, r5, #24
 80070e8:	d501      	bpl.n	80070ee <_printf_i+0xc2>
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	e002      	b.n	80070f4 <_printf_i+0xc8>
 80070ee:	0668      	lsls	r0, r5, #25
 80070f0:	d5fb      	bpl.n	80070ea <_printf_i+0xbe>
 80070f2:	881b      	ldrh	r3, [r3, #0]
 80070f4:	4854      	ldr	r0, [pc, #336]	; (8007248 <_printf_i+0x21c>)
 80070f6:	296f      	cmp	r1, #111	; 0x6f
 80070f8:	bf14      	ite	ne
 80070fa:	220a      	movne	r2, #10
 80070fc:	2208      	moveq	r2, #8
 80070fe:	2100      	movs	r1, #0
 8007100:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007104:	6865      	ldr	r5, [r4, #4]
 8007106:	60a5      	str	r5, [r4, #8]
 8007108:	2d00      	cmp	r5, #0
 800710a:	f2c0 8095 	blt.w	8007238 <_printf_i+0x20c>
 800710e:	6821      	ldr	r1, [r4, #0]
 8007110:	f021 0104 	bic.w	r1, r1, #4
 8007114:	6021      	str	r1, [r4, #0]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d13d      	bne.n	8007196 <_printf_i+0x16a>
 800711a:	2d00      	cmp	r5, #0
 800711c:	f040 808e 	bne.w	800723c <_printf_i+0x210>
 8007120:	4665      	mov	r5, ip
 8007122:	2a08      	cmp	r2, #8
 8007124:	d10b      	bne.n	800713e <_printf_i+0x112>
 8007126:	6823      	ldr	r3, [r4, #0]
 8007128:	07db      	lsls	r3, r3, #31
 800712a:	d508      	bpl.n	800713e <_printf_i+0x112>
 800712c:	6923      	ldr	r3, [r4, #16]
 800712e:	6862      	ldr	r2, [r4, #4]
 8007130:	429a      	cmp	r2, r3
 8007132:	bfde      	ittt	le
 8007134:	2330      	movle	r3, #48	; 0x30
 8007136:	f805 3c01 	strble.w	r3, [r5, #-1]
 800713a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800713e:	ebac 0305 	sub.w	r3, ip, r5
 8007142:	6123      	str	r3, [r4, #16]
 8007144:	f8cd 8000 	str.w	r8, [sp]
 8007148:	463b      	mov	r3, r7
 800714a:	aa03      	add	r2, sp, #12
 800714c:	4621      	mov	r1, r4
 800714e:	4630      	mov	r0, r6
 8007150:	f7ff fef6 	bl	8006f40 <_printf_common>
 8007154:	3001      	adds	r0, #1
 8007156:	d14d      	bne.n	80071f4 <_printf_i+0x1c8>
 8007158:	f04f 30ff 	mov.w	r0, #4294967295
 800715c:	b005      	add	sp, #20
 800715e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007162:	4839      	ldr	r0, [pc, #228]	; (8007248 <_printf_i+0x21c>)
 8007164:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007168:	6813      	ldr	r3, [r2, #0]
 800716a:	6821      	ldr	r1, [r4, #0]
 800716c:	1d1d      	adds	r5, r3, #4
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	6015      	str	r5, [r2, #0]
 8007172:	060a      	lsls	r2, r1, #24
 8007174:	d50b      	bpl.n	800718e <_printf_i+0x162>
 8007176:	07ca      	lsls	r2, r1, #31
 8007178:	bf44      	itt	mi
 800717a:	f041 0120 	orrmi.w	r1, r1, #32
 800717e:	6021      	strmi	r1, [r4, #0]
 8007180:	b91b      	cbnz	r3, 800718a <_printf_i+0x15e>
 8007182:	6822      	ldr	r2, [r4, #0]
 8007184:	f022 0220 	bic.w	r2, r2, #32
 8007188:	6022      	str	r2, [r4, #0]
 800718a:	2210      	movs	r2, #16
 800718c:	e7b7      	b.n	80070fe <_printf_i+0xd2>
 800718e:	064d      	lsls	r5, r1, #25
 8007190:	bf48      	it	mi
 8007192:	b29b      	uxthmi	r3, r3
 8007194:	e7ef      	b.n	8007176 <_printf_i+0x14a>
 8007196:	4665      	mov	r5, ip
 8007198:	fbb3 f1f2 	udiv	r1, r3, r2
 800719c:	fb02 3311 	mls	r3, r2, r1, r3
 80071a0:	5cc3      	ldrb	r3, [r0, r3]
 80071a2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80071a6:	460b      	mov	r3, r1
 80071a8:	2900      	cmp	r1, #0
 80071aa:	d1f5      	bne.n	8007198 <_printf_i+0x16c>
 80071ac:	e7b9      	b.n	8007122 <_printf_i+0xf6>
 80071ae:	6813      	ldr	r3, [r2, #0]
 80071b0:	6825      	ldr	r5, [r4, #0]
 80071b2:	6961      	ldr	r1, [r4, #20]
 80071b4:	1d18      	adds	r0, r3, #4
 80071b6:	6010      	str	r0, [r2, #0]
 80071b8:	0628      	lsls	r0, r5, #24
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	d501      	bpl.n	80071c2 <_printf_i+0x196>
 80071be:	6019      	str	r1, [r3, #0]
 80071c0:	e002      	b.n	80071c8 <_printf_i+0x19c>
 80071c2:	066a      	lsls	r2, r5, #25
 80071c4:	d5fb      	bpl.n	80071be <_printf_i+0x192>
 80071c6:	8019      	strh	r1, [r3, #0]
 80071c8:	2300      	movs	r3, #0
 80071ca:	6123      	str	r3, [r4, #16]
 80071cc:	4665      	mov	r5, ip
 80071ce:	e7b9      	b.n	8007144 <_printf_i+0x118>
 80071d0:	6813      	ldr	r3, [r2, #0]
 80071d2:	1d19      	adds	r1, r3, #4
 80071d4:	6011      	str	r1, [r2, #0]
 80071d6:	681d      	ldr	r5, [r3, #0]
 80071d8:	6862      	ldr	r2, [r4, #4]
 80071da:	2100      	movs	r1, #0
 80071dc:	4628      	mov	r0, r5
 80071de:	f7f9 f887 	bl	80002f0 <memchr>
 80071e2:	b108      	cbz	r0, 80071e8 <_printf_i+0x1bc>
 80071e4:	1b40      	subs	r0, r0, r5
 80071e6:	6060      	str	r0, [r4, #4]
 80071e8:	6863      	ldr	r3, [r4, #4]
 80071ea:	6123      	str	r3, [r4, #16]
 80071ec:	2300      	movs	r3, #0
 80071ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071f2:	e7a7      	b.n	8007144 <_printf_i+0x118>
 80071f4:	6923      	ldr	r3, [r4, #16]
 80071f6:	462a      	mov	r2, r5
 80071f8:	4639      	mov	r1, r7
 80071fa:	4630      	mov	r0, r6
 80071fc:	47c0      	blx	r8
 80071fe:	3001      	adds	r0, #1
 8007200:	d0aa      	beq.n	8007158 <_printf_i+0x12c>
 8007202:	6823      	ldr	r3, [r4, #0]
 8007204:	079b      	lsls	r3, r3, #30
 8007206:	d413      	bmi.n	8007230 <_printf_i+0x204>
 8007208:	68e0      	ldr	r0, [r4, #12]
 800720a:	9b03      	ldr	r3, [sp, #12]
 800720c:	4298      	cmp	r0, r3
 800720e:	bfb8      	it	lt
 8007210:	4618      	movlt	r0, r3
 8007212:	e7a3      	b.n	800715c <_printf_i+0x130>
 8007214:	2301      	movs	r3, #1
 8007216:	464a      	mov	r2, r9
 8007218:	4639      	mov	r1, r7
 800721a:	4630      	mov	r0, r6
 800721c:	47c0      	blx	r8
 800721e:	3001      	adds	r0, #1
 8007220:	d09a      	beq.n	8007158 <_printf_i+0x12c>
 8007222:	3501      	adds	r5, #1
 8007224:	68e3      	ldr	r3, [r4, #12]
 8007226:	9a03      	ldr	r2, [sp, #12]
 8007228:	1a9b      	subs	r3, r3, r2
 800722a:	42ab      	cmp	r3, r5
 800722c:	dcf2      	bgt.n	8007214 <_printf_i+0x1e8>
 800722e:	e7eb      	b.n	8007208 <_printf_i+0x1dc>
 8007230:	2500      	movs	r5, #0
 8007232:	f104 0919 	add.w	r9, r4, #25
 8007236:	e7f5      	b.n	8007224 <_printf_i+0x1f8>
 8007238:	2b00      	cmp	r3, #0
 800723a:	d1ac      	bne.n	8007196 <_printf_i+0x16a>
 800723c:	7803      	ldrb	r3, [r0, #0]
 800723e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007242:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007246:	e76c      	b.n	8007122 <_printf_i+0xf6>
 8007248:	0800892e 	.word	0x0800892e
 800724c:	0800893f 	.word	0x0800893f

08007250 <_sbrk_r>:
 8007250:	b538      	push	{r3, r4, r5, lr}
 8007252:	4c06      	ldr	r4, [pc, #24]	; (800726c <_sbrk_r+0x1c>)
 8007254:	2300      	movs	r3, #0
 8007256:	4605      	mov	r5, r0
 8007258:	4608      	mov	r0, r1
 800725a:	6023      	str	r3, [r4, #0]
 800725c:	f7f9 fec0 	bl	8000fe0 <_sbrk>
 8007260:	1c43      	adds	r3, r0, #1
 8007262:	d102      	bne.n	800726a <_sbrk_r+0x1a>
 8007264:	6823      	ldr	r3, [r4, #0]
 8007266:	b103      	cbz	r3, 800726a <_sbrk_r+0x1a>
 8007268:	602b      	str	r3, [r5, #0]
 800726a:	bd38      	pop	{r3, r4, r5, pc}
 800726c:	20009320 	.word	0x20009320

08007270 <siprintf>:
 8007270:	b40e      	push	{r1, r2, r3}
 8007272:	b500      	push	{lr}
 8007274:	b09c      	sub	sp, #112	; 0x70
 8007276:	ab1d      	add	r3, sp, #116	; 0x74
 8007278:	9002      	str	r0, [sp, #8]
 800727a:	9006      	str	r0, [sp, #24]
 800727c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007280:	4809      	ldr	r0, [pc, #36]	; (80072a8 <siprintf+0x38>)
 8007282:	9107      	str	r1, [sp, #28]
 8007284:	9104      	str	r1, [sp, #16]
 8007286:	4909      	ldr	r1, [pc, #36]	; (80072ac <siprintf+0x3c>)
 8007288:	f853 2b04 	ldr.w	r2, [r3], #4
 800728c:	9105      	str	r1, [sp, #20]
 800728e:	6800      	ldr	r0, [r0, #0]
 8007290:	9301      	str	r3, [sp, #4]
 8007292:	a902      	add	r1, sp, #8
 8007294:	f001 f942 	bl	800851c <_svfiprintf_r>
 8007298:	9b02      	ldr	r3, [sp, #8]
 800729a:	2200      	movs	r2, #0
 800729c:	701a      	strb	r2, [r3, #0]
 800729e:	b01c      	add	sp, #112	; 0x70
 80072a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80072a4:	b003      	add	sp, #12
 80072a6:	4770      	bx	lr
 80072a8:	20000010 	.word	0x20000010
 80072ac:	ffff0208 	.word	0xffff0208

080072b0 <quorem>:
 80072b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072b4:	6903      	ldr	r3, [r0, #16]
 80072b6:	690c      	ldr	r4, [r1, #16]
 80072b8:	42a3      	cmp	r3, r4
 80072ba:	4680      	mov	r8, r0
 80072bc:	f2c0 8082 	blt.w	80073c4 <quorem+0x114>
 80072c0:	3c01      	subs	r4, #1
 80072c2:	f101 0714 	add.w	r7, r1, #20
 80072c6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80072ca:	f100 0614 	add.w	r6, r0, #20
 80072ce:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80072d2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80072d6:	eb06 030c 	add.w	r3, r6, ip
 80072da:	3501      	adds	r5, #1
 80072dc:	eb07 090c 	add.w	r9, r7, ip
 80072e0:	9301      	str	r3, [sp, #4]
 80072e2:	fbb0 f5f5 	udiv	r5, r0, r5
 80072e6:	b395      	cbz	r5, 800734e <quorem+0x9e>
 80072e8:	f04f 0a00 	mov.w	sl, #0
 80072ec:	4638      	mov	r0, r7
 80072ee:	46b6      	mov	lr, r6
 80072f0:	46d3      	mov	fp, sl
 80072f2:	f850 2b04 	ldr.w	r2, [r0], #4
 80072f6:	b293      	uxth	r3, r2
 80072f8:	fb05 a303 	mla	r3, r5, r3, sl
 80072fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007300:	b29b      	uxth	r3, r3
 8007302:	ebab 0303 	sub.w	r3, fp, r3
 8007306:	0c12      	lsrs	r2, r2, #16
 8007308:	f8de b000 	ldr.w	fp, [lr]
 800730c:	fb05 a202 	mla	r2, r5, r2, sl
 8007310:	fa13 f38b 	uxtah	r3, r3, fp
 8007314:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007318:	fa1f fb82 	uxth.w	fp, r2
 800731c:	f8de 2000 	ldr.w	r2, [lr]
 8007320:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007324:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007328:	b29b      	uxth	r3, r3
 800732a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800732e:	4581      	cmp	r9, r0
 8007330:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007334:	f84e 3b04 	str.w	r3, [lr], #4
 8007338:	d2db      	bcs.n	80072f2 <quorem+0x42>
 800733a:	f856 300c 	ldr.w	r3, [r6, ip]
 800733e:	b933      	cbnz	r3, 800734e <quorem+0x9e>
 8007340:	9b01      	ldr	r3, [sp, #4]
 8007342:	3b04      	subs	r3, #4
 8007344:	429e      	cmp	r6, r3
 8007346:	461a      	mov	r2, r3
 8007348:	d330      	bcc.n	80073ac <quorem+0xfc>
 800734a:	f8c8 4010 	str.w	r4, [r8, #16]
 800734e:	4640      	mov	r0, r8
 8007350:	f000 ffb6 	bl	80082c0 <__mcmp>
 8007354:	2800      	cmp	r0, #0
 8007356:	db25      	blt.n	80073a4 <quorem+0xf4>
 8007358:	3501      	adds	r5, #1
 800735a:	4630      	mov	r0, r6
 800735c:	f04f 0c00 	mov.w	ip, #0
 8007360:	f857 2b04 	ldr.w	r2, [r7], #4
 8007364:	f8d0 e000 	ldr.w	lr, [r0]
 8007368:	b293      	uxth	r3, r2
 800736a:	ebac 0303 	sub.w	r3, ip, r3
 800736e:	0c12      	lsrs	r2, r2, #16
 8007370:	fa13 f38e 	uxtah	r3, r3, lr
 8007374:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007378:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800737c:	b29b      	uxth	r3, r3
 800737e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007382:	45b9      	cmp	r9, r7
 8007384:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007388:	f840 3b04 	str.w	r3, [r0], #4
 800738c:	d2e8      	bcs.n	8007360 <quorem+0xb0>
 800738e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007392:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007396:	b92a      	cbnz	r2, 80073a4 <quorem+0xf4>
 8007398:	3b04      	subs	r3, #4
 800739a:	429e      	cmp	r6, r3
 800739c:	461a      	mov	r2, r3
 800739e:	d30b      	bcc.n	80073b8 <quorem+0x108>
 80073a0:	f8c8 4010 	str.w	r4, [r8, #16]
 80073a4:	4628      	mov	r0, r5
 80073a6:	b003      	add	sp, #12
 80073a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ac:	6812      	ldr	r2, [r2, #0]
 80073ae:	3b04      	subs	r3, #4
 80073b0:	2a00      	cmp	r2, #0
 80073b2:	d1ca      	bne.n	800734a <quorem+0x9a>
 80073b4:	3c01      	subs	r4, #1
 80073b6:	e7c5      	b.n	8007344 <quorem+0x94>
 80073b8:	6812      	ldr	r2, [r2, #0]
 80073ba:	3b04      	subs	r3, #4
 80073bc:	2a00      	cmp	r2, #0
 80073be:	d1ef      	bne.n	80073a0 <quorem+0xf0>
 80073c0:	3c01      	subs	r4, #1
 80073c2:	e7ea      	b.n	800739a <quorem+0xea>
 80073c4:	2000      	movs	r0, #0
 80073c6:	e7ee      	b.n	80073a6 <quorem+0xf6>

080073c8 <_dtoa_r>:
 80073c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073cc:	ec57 6b10 	vmov	r6, r7, d0
 80073d0:	b095      	sub	sp, #84	; 0x54
 80073d2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80073d4:	9108      	str	r1, [sp, #32]
 80073d6:	4604      	mov	r4, r0
 80073d8:	920a      	str	r2, [sp, #40]	; 0x28
 80073da:	9311      	str	r3, [sp, #68]	; 0x44
 80073dc:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 80073e0:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80073e4:	b93d      	cbnz	r5, 80073f6 <_dtoa_r+0x2e>
 80073e6:	2010      	movs	r0, #16
 80073e8:	f7ff fa40 	bl	800686c <malloc>
 80073ec:	6260      	str	r0, [r4, #36]	; 0x24
 80073ee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80073f2:	6005      	str	r5, [r0, #0]
 80073f4:	60c5      	str	r5, [r0, #12]
 80073f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073f8:	6819      	ldr	r1, [r3, #0]
 80073fa:	b151      	cbz	r1, 8007412 <_dtoa_r+0x4a>
 80073fc:	685a      	ldr	r2, [r3, #4]
 80073fe:	604a      	str	r2, [r1, #4]
 8007400:	2301      	movs	r3, #1
 8007402:	4093      	lsls	r3, r2
 8007404:	608b      	str	r3, [r1, #8]
 8007406:	4620      	mov	r0, r4
 8007408:	f000 fd79 	bl	8007efe <_Bfree>
 800740c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800740e:	2200      	movs	r2, #0
 8007410:	601a      	str	r2, [r3, #0]
 8007412:	1e3b      	subs	r3, r7, #0
 8007414:	bfb9      	ittee	lt
 8007416:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800741a:	9303      	strlt	r3, [sp, #12]
 800741c:	2300      	movge	r3, #0
 800741e:	f8c8 3000 	strge.w	r3, [r8]
 8007422:	9d03      	ldr	r5, [sp, #12]
 8007424:	4bac      	ldr	r3, [pc, #688]	; (80076d8 <_dtoa_r+0x310>)
 8007426:	bfbc      	itt	lt
 8007428:	2201      	movlt	r2, #1
 800742a:	f8c8 2000 	strlt.w	r2, [r8]
 800742e:	43ab      	bics	r3, r5
 8007430:	d11b      	bne.n	800746a <_dtoa_r+0xa2>
 8007432:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007434:	f242 730f 	movw	r3, #9999	; 0x270f
 8007438:	6013      	str	r3, [r2, #0]
 800743a:	9b02      	ldr	r3, [sp, #8]
 800743c:	b923      	cbnz	r3, 8007448 <_dtoa_r+0x80>
 800743e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8007442:	2d00      	cmp	r5, #0
 8007444:	f000 84dd 	beq.w	8007e02 <_dtoa_r+0xa3a>
 8007448:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800744a:	b953      	cbnz	r3, 8007462 <_dtoa_r+0x9a>
 800744c:	4ba3      	ldr	r3, [pc, #652]	; (80076dc <_dtoa_r+0x314>)
 800744e:	e020      	b.n	8007492 <_dtoa_r+0xca>
 8007450:	4ba3      	ldr	r3, [pc, #652]	; (80076e0 <_dtoa_r+0x318>)
 8007452:	9304      	str	r3, [sp, #16]
 8007454:	3308      	adds	r3, #8
 8007456:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007458:	6013      	str	r3, [r2, #0]
 800745a:	9804      	ldr	r0, [sp, #16]
 800745c:	b015      	add	sp, #84	; 0x54
 800745e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007462:	4b9e      	ldr	r3, [pc, #632]	; (80076dc <_dtoa_r+0x314>)
 8007464:	9304      	str	r3, [sp, #16]
 8007466:	3303      	adds	r3, #3
 8007468:	e7f5      	b.n	8007456 <_dtoa_r+0x8e>
 800746a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800746e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007476:	ed8d 7b04 	vstr	d7, [sp, #16]
 800747a:	d10c      	bne.n	8007496 <_dtoa_r+0xce>
 800747c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800747e:	2301      	movs	r3, #1
 8007480:	6013      	str	r3, [r2, #0]
 8007482:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007484:	2b00      	cmp	r3, #0
 8007486:	f000 84b9 	beq.w	8007dfc <_dtoa_r+0xa34>
 800748a:	4b96      	ldr	r3, [pc, #600]	; (80076e4 <_dtoa_r+0x31c>)
 800748c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800748e:	6013      	str	r3, [r2, #0]
 8007490:	3b01      	subs	r3, #1
 8007492:	9304      	str	r3, [sp, #16]
 8007494:	e7e1      	b.n	800745a <_dtoa_r+0x92>
 8007496:	a913      	add	r1, sp, #76	; 0x4c
 8007498:	aa12      	add	r2, sp, #72	; 0x48
 800749a:	ed9d 0b04 	vldr	d0, [sp, #16]
 800749e:	4620      	mov	r0, r4
 80074a0:	f000 ff85 	bl	80083ae <__d2b>
 80074a4:	f3c5 560a 	ubfx	r6, r5, #20, #11
 80074a8:	9001      	str	r0, [sp, #4]
 80074aa:	9912      	ldr	r1, [sp, #72]	; 0x48
 80074ac:	2e00      	cmp	r6, #0
 80074ae:	d046      	beq.n	800753e <_dtoa_r+0x176>
 80074b0:	9805      	ldr	r0, [sp, #20]
 80074b2:	f3c0 0013 	ubfx	r0, r0, #0, #20
 80074b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074ba:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 80074be:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80074c2:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 80074c6:	2700      	movs	r7, #0
 80074c8:	ee07 aa90 	vmov	s15, sl
 80074cc:	ec43 2b16 	vmov	d6, r2, r3
 80074d0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80074d4:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 80076c0 <_dtoa_r+0x2f8>
 80074d8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80074dc:	ee36 7b47 	vsub.f64	d7, d6, d7
 80074e0:	ed9f 6b79 	vldr	d6, [pc, #484]	; 80076c8 <_dtoa_r+0x300>
 80074e4:	eea7 6b04 	vfma.f64	d6, d7, d4
 80074e8:	eeb0 7b46 	vmov.f64	d7, d6
 80074ec:	ed9f 6b78 	vldr	d6, [pc, #480]	; 80076d0 <_dtoa_r+0x308>
 80074f0:	eea5 7b06 	vfma.f64	d7, d5, d6
 80074f4:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80074f8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80074fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007500:	ee16 ba90 	vmov	fp, s13
 8007504:	d508      	bpl.n	8007518 <_dtoa_r+0x150>
 8007506:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800750a:	eeb4 6b47 	vcmp.f64	d6, d7
 800750e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007512:	bf18      	it	ne
 8007514:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8007518:	f1bb 0f16 	cmp.w	fp, #22
 800751c:	d834      	bhi.n	8007588 <_dtoa_r+0x1c0>
 800751e:	4b72      	ldr	r3, [pc, #456]	; (80076e8 <_dtoa_r+0x320>)
 8007520:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007524:	ed93 7b00 	vldr	d7, [r3]
 8007528:	ed9d 6b02 	vldr	d6, [sp, #8]
 800752c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007530:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007534:	dd01      	ble.n	800753a <_dtoa_r+0x172>
 8007536:	f10b 3bff 	add.w	fp, fp, #4294967295
 800753a:	2300      	movs	r3, #0
 800753c:	e025      	b.n	800758a <_dtoa_r+0x1c2>
 800753e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007540:	eb01 0a03 	add.w	sl, r1, r3
 8007544:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8007548:	2b20      	cmp	r3, #32
 800754a:	dd17      	ble.n	800757c <_dtoa_r+0x1b4>
 800754c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8007550:	9a02      	ldr	r2, [sp, #8]
 8007552:	409d      	lsls	r5, r3
 8007554:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8007558:	fa22 f303 	lsr.w	r3, r2, r3
 800755c:	432b      	orrs	r3, r5
 800755e:	ee07 3a90 	vmov	s15, r3
 8007562:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007566:	f10a 3aff 	add.w	sl, sl, #4294967295
 800756a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800756e:	9805      	ldr	r0, [sp, #20]
 8007570:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007574:	2701      	movs	r7, #1
 8007576:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 800757a:	e7a5      	b.n	80074c8 <_dtoa_r+0x100>
 800757c:	9a02      	ldr	r2, [sp, #8]
 800757e:	f1c3 0320 	rsb	r3, r3, #32
 8007582:	fa02 f303 	lsl.w	r3, r2, r3
 8007586:	e7ea      	b.n	800755e <_dtoa_r+0x196>
 8007588:	2301      	movs	r3, #1
 800758a:	eba1 0a0a 	sub.w	sl, r1, sl
 800758e:	9310      	str	r3, [sp, #64]	; 0x40
 8007590:	f1ba 0301 	subs.w	r3, sl, #1
 8007594:	9307      	str	r3, [sp, #28]
 8007596:	bf43      	ittte	mi
 8007598:	2300      	movmi	r3, #0
 800759a:	f1ca 0a01 	rsbmi	sl, sl, #1
 800759e:	9307      	strmi	r3, [sp, #28]
 80075a0:	f04f 0a00 	movpl.w	sl, #0
 80075a4:	f1bb 0f00 	cmp.w	fp, #0
 80075a8:	db19      	blt.n	80075de <_dtoa_r+0x216>
 80075aa:	9b07      	ldr	r3, [sp, #28]
 80075ac:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80075b0:	445b      	add	r3, fp
 80075b2:	9307      	str	r3, [sp, #28]
 80075b4:	f04f 0800 	mov.w	r8, #0
 80075b8:	9b08      	ldr	r3, [sp, #32]
 80075ba:	2b09      	cmp	r3, #9
 80075bc:	d866      	bhi.n	800768c <_dtoa_r+0x2c4>
 80075be:	2b05      	cmp	r3, #5
 80075c0:	bfc4      	itt	gt
 80075c2:	3b04      	subgt	r3, #4
 80075c4:	9308      	strgt	r3, [sp, #32]
 80075c6:	9b08      	ldr	r3, [sp, #32]
 80075c8:	f1a3 0302 	sub.w	r3, r3, #2
 80075cc:	bfcc      	ite	gt
 80075ce:	2500      	movgt	r5, #0
 80075d0:	2501      	movle	r5, #1
 80075d2:	2b03      	cmp	r3, #3
 80075d4:	d866      	bhi.n	80076a4 <_dtoa_r+0x2dc>
 80075d6:	e8df f003 	tbb	[pc, r3]
 80075da:	5755      	.short	0x5755
 80075dc:	4909      	.short	0x4909
 80075de:	2300      	movs	r3, #0
 80075e0:	ebaa 0a0b 	sub.w	sl, sl, fp
 80075e4:	f1cb 0800 	rsb	r8, fp, #0
 80075e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80075ea:	e7e5      	b.n	80075b8 <_dtoa_r+0x1f0>
 80075ec:	2301      	movs	r3, #1
 80075ee:	9309      	str	r3, [sp, #36]	; 0x24
 80075f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	dd59      	ble.n	80076aa <_dtoa_r+0x2e2>
 80075f6:	9306      	str	r3, [sp, #24]
 80075f8:	4699      	mov	r9, r3
 80075fa:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80075fc:	2200      	movs	r2, #0
 80075fe:	6072      	str	r2, [r6, #4]
 8007600:	2204      	movs	r2, #4
 8007602:	f102 0014 	add.w	r0, r2, #20
 8007606:	4298      	cmp	r0, r3
 8007608:	6871      	ldr	r1, [r6, #4]
 800760a:	d953      	bls.n	80076b4 <_dtoa_r+0x2ec>
 800760c:	4620      	mov	r0, r4
 800760e:	f000 fc42 	bl	8007e96 <_Balloc>
 8007612:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007614:	6030      	str	r0, [r6, #0]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	9304      	str	r3, [sp, #16]
 800761a:	f1b9 0f0e 	cmp.w	r9, #14
 800761e:	f200 80c2 	bhi.w	80077a6 <_dtoa_r+0x3de>
 8007622:	2d00      	cmp	r5, #0
 8007624:	f000 80bf 	beq.w	80077a6 <_dtoa_r+0x3de>
 8007628:	ed9d 7b02 	vldr	d7, [sp, #8]
 800762c:	f1bb 0f00 	cmp.w	fp, #0
 8007630:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8007634:	f340 80e6 	ble.w	8007804 <_dtoa_r+0x43c>
 8007638:	4a2b      	ldr	r2, [pc, #172]	; (80076e8 <_dtoa_r+0x320>)
 800763a:	f00b 030f 	and.w	r3, fp, #15
 800763e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007642:	ed93 7b00 	vldr	d7, [r3]
 8007646:	ea4f 132b 	mov.w	r3, fp, asr #4
 800764a:	06da      	lsls	r2, r3, #27
 800764c:	f140 80d8 	bpl.w	8007800 <_dtoa_r+0x438>
 8007650:	4a26      	ldr	r2, [pc, #152]	; (80076ec <_dtoa_r+0x324>)
 8007652:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8007656:	ed92 6b08 	vldr	d6, [r2, #32]
 800765a:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800765e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007662:	f003 030f 	and.w	r3, r3, #15
 8007666:	2203      	movs	r2, #3
 8007668:	4920      	ldr	r1, [pc, #128]	; (80076ec <_dtoa_r+0x324>)
 800766a:	e04a      	b.n	8007702 <_dtoa_r+0x33a>
 800766c:	2301      	movs	r3, #1
 800766e:	9309      	str	r3, [sp, #36]	; 0x24
 8007670:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007672:	445b      	add	r3, fp
 8007674:	f103 0901 	add.w	r9, r3, #1
 8007678:	9306      	str	r3, [sp, #24]
 800767a:	464b      	mov	r3, r9
 800767c:	2b01      	cmp	r3, #1
 800767e:	bfb8      	it	lt
 8007680:	2301      	movlt	r3, #1
 8007682:	e7ba      	b.n	80075fa <_dtoa_r+0x232>
 8007684:	2300      	movs	r3, #0
 8007686:	e7b2      	b.n	80075ee <_dtoa_r+0x226>
 8007688:	2300      	movs	r3, #0
 800768a:	e7f0      	b.n	800766e <_dtoa_r+0x2a6>
 800768c:	2501      	movs	r5, #1
 800768e:	2300      	movs	r3, #0
 8007690:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8007694:	f04f 33ff 	mov.w	r3, #4294967295
 8007698:	9306      	str	r3, [sp, #24]
 800769a:	4699      	mov	r9, r3
 800769c:	2200      	movs	r2, #0
 800769e:	2312      	movs	r3, #18
 80076a0:	920a      	str	r2, [sp, #40]	; 0x28
 80076a2:	e7aa      	b.n	80075fa <_dtoa_r+0x232>
 80076a4:	2301      	movs	r3, #1
 80076a6:	9309      	str	r3, [sp, #36]	; 0x24
 80076a8:	e7f4      	b.n	8007694 <_dtoa_r+0x2cc>
 80076aa:	2301      	movs	r3, #1
 80076ac:	9306      	str	r3, [sp, #24]
 80076ae:	4699      	mov	r9, r3
 80076b0:	461a      	mov	r2, r3
 80076b2:	e7f5      	b.n	80076a0 <_dtoa_r+0x2d8>
 80076b4:	3101      	adds	r1, #1
 80076b6:	6071      	str	r1, [r6, #4]
 80076b8:	0052      	lsls	r2, r2, #1
 80076ba:	e7a2      	b.n	8007602 <_dtoa_r+0x23a>
 80076bc:	f3af 8000 	nop.w
 80076c0:	636f4361 	.word	0x636f4361
 80076c4:	3fd287a7 	.word	0x3fd287a7
 80076c8:	8b60c8b3 	.word	0x8b60c8b3
 80076cc:	3fc68a28 	.word	0x3fc68a28
 80076d0:	509f79fb 	.word	0x509f79fb
 80076d4:	3fd34413 	.word	0x3fd34413
 80076d8:	7ff00000 	.word	0x7ff00000
 80076dc:	08008959 	.word	0x08008959
 80076e0:	08008950 	.word	0x08008950
 80076e4:	0800892d 	.word	0x0800892d
 80076e8:	08008988 	.word	0x08008988
 80076ec:	08008960 	.word	0x08008960
 80076f0:	07de      	lsls	r6, r3, #31
 80076f2:	d504      	bpl.n	80076fe <_dtoa_r+0x336>
 80076f4:	ed91 6b00 	vldr	d6, [r1]
 80076f8:	3201      	adds	r2, #1
 80076fa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80076fe:	105b      	asrs	r3, r3, #1
 8007700:	3108      	adds	r1, #8
 8007702:	2b00      	cmp	r3, #0
 8007704:	d1f4      	bne.n	80076f0 <_dtoa_r+0x328>
 8007706:	ed9d 6b02 	vldr	d6, [sp, #8]
 800770a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800770e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007712:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007714:	2b00      	cmp	r3, #0
 8007716:	f000 80a7 	beq.w	8007868 <_dtoa_r+0x4a0>
 800771a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800771e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007722:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800772a:	f140 809d 	bpl.w	8007868 <_dtoa_r+0x4a0>
 800772e:	f1b9 0f00 	cmp.w	r9, #0
 8007732:	f000 8099 	beq.w	8007868 <_dtoa_r+0x4a0>
 8007736:	9b06      	ldr	r3, [sp, #24]
 8007738:	2b00      	cmp	r3, #0
 800773a:	dd30      	ble.n	800779e <_dtoa_r+0x3d6>
 800773c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8007740:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007744:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007748:	9d06      	ldr	r5, [sp, #24]
 800774a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800774e:	3201      	adds	r2, #1
 8007750:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007754:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8007758:	ee07 2a90 	vmov	s15, r2
 800775c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007760:	eea7 5b06 	vfma.f64	d5, d7, d6
 8007764:	ed8d 5b02 	vstr	d5, [sp, #8]
 8007768:	9a03      	ldr	r2, [sp, #12]
 800776a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800776e:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8007772:	2d00      	cmp	r5, #0
 8007774:	d17b      	bne.n	800786e <_dtoa_r+0x4a6>
 8007776:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800777a:	ee36 6b47 	vsub.f64	d6, d6, d7
 800777e:	ec41 0b17 	vmov	d7, r0, r1
 8007782:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800778a:	f300 8253 	bgt.w	8007c34 <_dtoa_r+0x86c>
 800778e:	eeb1 7b47 	vneg.f64	d7, d7
 8007792:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800779a:	f100 8249 	bmi.w	8007c30 <_dtoa_r+0x868>
 800779e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80077a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80077a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	f2c0 8119 	blt.w	80079e0 <_dtoa_r+0x618>
 80077ae:	f1bb 0f0e 	cmp.w	fp, #14
 80077b2:	f300 8115 	bgt.w	80079e0 <_dtoa_r+0x618>
 80077b6:	4bc3      	ldr	r3, [pc, #780]	; (8007ac4 <_dtoa_r+0x6fc>)
 80077b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80077bc:	ed93 6b00 	vldr	d6, [r3]
 80077c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	f280 80ba 	bge.w	800793c <_dtoa_r+0x574>
 80077c8:	f1b9 0f00 	cmp.w	r9, #0
 80077cc:	f300 80b6 	bgt.w	800793c <_dtoa_r+0x574>
 80077d0:	f040 822d 	bne.w	8007c2e <_dtoa_r+0x866>
 80077d4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80077d8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80077dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80077e0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80077e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077e8:	464d      	mov	r5, r9
 80077ea:	464f      	mov	r7, r9
 80077ec:	f280 8204 	bge.w	8007bf8 <_dtoa_r+0x830>
 80077f0:	9b04      	ldr	r3, [sp, #16]
 80077f2:	9a04      	ldr	r2, [sp, #16]
 80077f4:	1c5e      	adds	r6, r3, #1
 80077f6:	2331      	movs	r3, #49	; 0x31
 80077f8:	7013      	strb	r3, [r2, #0]
 80077fa:	f10b 0b01 	add.w	fp, fp, #1
 80077fe:	e1ff      	b.n	8007c00 <_dtoa_r+0x838>
 8007800:	2202      	movs	r2, #2
 8007802:	e731      	b.n	8007668 <_dtoa_r+0x2a0>
 8007804:	d02e      	beq.n	8007864 <_dtoa_r+0x49c>
 8007806:	f1cb 0300 	rsb	r3, fp, #0
 800780a:	4aae      	ldr	r2, [pc, #696]	; (8007ac4 <_dtoa_r+0x6fc>)
 800780c:	f003 010f 	and.w	r1, r3, #15
 8007810:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007814:	ed92 7b00 	vldr	d7, [r2]
 8007818:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 800781c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007820:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007824:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8007828:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800782c:	49a6      	ldr	r1, [pc, #664]	; (8007ac8 <_dtoa_r+0x700>)
 800782e:	111b      	asrs	r3, r3, #4
 8007830:	2000      	movs	r0, #0
 8007832:	2202      	movs	r2, #2
 8007834:	b93b      	cbnz	r3, 8007846 <_dtoa_r+0x47e>
 8007836:	2800      	cmp	r0, #0
 8007838:	f43f af6b 	beq.w	8007712 <_dtoa_r+0x34a>
 800783c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007840:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007844:	e765      	b.n	8007712 <_dtoa_r+0x34a>
 8007846:	07dd      	lsls	r5, r3, #31
 8007848:	d509      	bpl.n	800785e <_dtoa_r+0x496>
 800784a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800784e:	ed91 7b00 	vldr	d7, [r1]
 8007852:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007856:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800785a:	3201      	adds	r2, #1
 800785c:	2001      	movs	r0, #1
 800785e:	105b      	asrs	r3, r3, #1
 8007860:	3108      	adds	r1, #8
 8007862:	e7e7      	b.n	8007834 <_dtoa_r+0x46c>
 8007864:	2202      	movs	r2, #2
 8007866:	e754      	b.n	8007712 <_dtoa_r+0x34a>
 8007868:	465b      	mov	r3, fp
 800786a:	464d      	mov	r5, r9
 800786c:	e770      	b.n	8007750 <_dtoa_r+0x388>
 800786e:	4a95      	ldr	r2, [pc, #596]	; (8007ac4 <_dtoa_r+0x6fc>)
 8007870:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8007874:	ed12 4b02 	vldr	d4, [r2, #-8]
 8007878:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800787a:	ec41 0b17 	vmov	d7, r0, r1
 800787e:	b35a      	cbz	r2, 80078d8 <_dtoa_r+0x510>
 8007880:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8007884:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8007888:	9e04      	ldr	r6, [sp, #16]
 800788a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800788e:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007892:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007896:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800789a:	ee14 2a90 	vmov	r2, s9
 800789e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80078a2:	3230      	adds	r2, #48	; 0x30
 80078a4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80078a8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80078ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078b0:	f806 2b01 	strb.w	r2, [r6], #1
 80078b4:	d43b      	bmi.n	800792e <_dtoa_r+0x566>
 80078b6:	ee32 5b46 	vsub.f64	d5, d2, d6
 80078ba:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80078be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078c2:	d472      	bmi.n	80079aa <_dtoa_r+0x5e2>
 80078c4:	9a04      	ldr	r2, [sp, #16]
 80078c6:	1ab2      	subs	r2, r6, r2
 80078c8:	4295      	cmp	r5, r2
 80078ca:	f77f af68 	ble.w	800779e <_dtoa_r+0x3d6>
 80078ce:	ee27 7b03 	vmul.f64	d7, d7, d3
 80078d2:	ee26 6b03 	vmul.f64	d6, d6, d3
 80078d6:	e7de      	b.n	8007896 <_dtoa_r+0x4ce>
 80078d8:	9a04      	ldr	r2, [sp, #16]
 80078da:	ee24 7b07 	vmul.f64	d7, d4, d7
 80078de:	1956      	adds	r6, r2, r5
 80078e0:	4611      	mov	r1, r2
 80078e2:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80078e6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80078ea:	ee14 2a90 	vmov	r2, s9
 80078ee:	3230      	adds	r2, #48	; 0x30
 80078f0:	f801 2b01 	strb.w	r2, [r1], #1
 80078f4:	42b1      	cmp	r1, r6
 80078f6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80078fa:	ee36 6b45 	vsub.f64	d6, d6, d5
 80078fe:	d11a      	bne.n	8007936 <_dtoa_r+0x56e>
 8007900:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8007904:	ee37 4b05 	vadd.f64	d4, d7, d5
 8007908:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800790c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007910:	dc4b      	bgt.n	80079aa <_dtoa_r+0x5e2>
 8007912:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007916:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800791a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800791e:	f57f af3e 	bpl.w	800779e <_dtoa_r+0x3d6>
 8007922:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007926:	2a30      	cmp	r2, #48	; 0x30
 8007928:	f106 31ff 	add.w	r1, r6, #4294967295
 800792c:	d001      	beq.n	8007932 <_dtoa_r+0x56a>
 800792e:	469b      	mov	fp, r3
 8007930:	e02a      	b.n	8007988 <_dtoa_r+0x5c0>
 8007932:	460e      	mov	r6, r1
 8007934:	e7f5      	b.n	8007922 <_dtoa_r+0x55a>
 8007936:	ee26 6b03 	vmul.f64	d6, d6, d3
 800793a:	e7d4      	b.n	80078e6 <_dtoa_r+0x51e>
 800793c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007940:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8007944:	9e04      	ldr	r6, [sp, #16]
 8007946:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800794a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800794e:	ee15 3a10 	vmov	r3, s10
 8007952:	3330      	adds	r3, #48	; 0x30
 8007954:	f806 3b01 	strb.w	r3, [r6], #1
 8007958:	9b04      	ldr	r3, [sp, #16]
 800795a:	1af3      	subs	r3, r6, r3
 800795c:	4599      	cmp	r9, r3
 800795e:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007962:	eea3 7b46 	vfms.f64	d7, d3, d6
 8007966:	d133      	bne.n	80079d0 <_dtoa_r+0x608>
 8007968:	ee37 7b07 	vadd.f64	d7, d7, d7
 800796c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007974:	dc18      	bgt.n	80079a8 <_dtoa_r+0x5e0>
 8007976:	eeb4 7b46 	vcmp.f64	d7, d6
 800797a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800797e:	d103      	bne.n	8007988 <_dtoa_r+0x5c0>
 8007980:	ee15 3a10 	vmov	r3, s10
 8007984:	07db      	lsls	r3, r3, #31
 8007986:	d40f      	bmi.n	80079a8 <_dtoa_r+0x5e0>
 8007988:	9901      	ldr	r1, [sp, #4]
 800798a:	4620      	mov	r0, r4
 800798c:	f000 fab7 	bl	8007efe <_Bfree>
 8007990:	2300      	movs	r3, #0
 8007992:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007994:	7033      	strb	r3, [r6, #0]
 8007996:	f10b 0301 	add.w	r3, fp, #1
 800799a:	6013      	str	r3, [r2, #0]
 800799c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800799e:	2b00      	cmp	r3, #0
 80079a0:	f43f ad5b 	beq.w	800745a <_dtoa_r+0x92>
 80079a4:	601e      	str	r6, [r3, #0]
 80079a6:	e558      	b.n	800745a <_dtoa_r+0x92>
 80079a8:	465b      	mov	r3, fp
 80079aa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80079ae:	2939      	cmp	r1, #57	; 0x39
 80079b0:	f106 32ff 	add.w	r2, r6, #4294967295
 80079b4:	d106      	bne.n	80079c4 <_dtoa_r+0x5fc>
 80079b6:	9904      	ldr	r1, [sp, #16]
 80079b8:	4291      	cmp	r1, r2
 80079ba:	d107      	bne.n	80079cc <_dtoa_r+0x604>
 80079bc:	2230      	movs	r2, #48	; 0x30
 80079be:	700a      	strb	r2, [r1, #0]
 80079c0:	3301      	adds	r3, #1
 80079c2:	460a      	mov	r2, r1
 80079c4:	7811      	ldrb	r1, [r2, #0]
 80079c6:	3101      	adds	r1, #1
 80079c8:	7011      	strb	r1, [r2, #0]
 80079ca:	e7b0      	b.n	800792e <_dtoa_r+0x566>
 80079cc:	4616      	mov	r6, r2
 80079ce:	e7ec      	b.n	80079aa <_dtoa_r+0x5e2>
 80079d0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80079d4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80079d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079dc:	d1b3      	bne.n	8007946 <_dtoa_r+0x57e>
 80079de:	e7d3      	b.n	8007988 <_dtoa_r+0x5c0>
 80079e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079e2:	2a00      	cmp	r2, #0
 80079e4:	f000 808d 	beq.w	8007b02 <_dtoa_r+0x73a>
 80079e8:	9a08      	ldr	r2, [sp, #32]
 80079ea:	2a01      	cmp	r2, #1
 80079ec:	dc72      	bgt.n	8007ad4 <_dtoa_r+0x70c>
 80079ee:	2f00      	cmp	r7, #0
 80079f0:	d06c      	beq.n	8007acc <_dtoa_r+0x704>
 80079f2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80079f6:	4645      	mov	r5, r8
 80079f8:	4656      	mov	r6, sl
 80079fa:	9a07      	ldr	r2, [sp, #28]
 80079fc:	2101      	movs	r1, #1
 80079fe:	441a      	add	r2, r3
 8007a00:	4620      	mov	r0, r4
 8007a02:	449a      	add	sl, r3
 8007a04:	9207      	str	r2, [sp, #28]
 8007a06:	f000 fb1a 	bl	800803e <__i2b>
 8007a0a:	4607      	mov	r7, r0
 8007a0c:	2e00      	cmp	r6, #0
 8007a0e:	dd0b      	ble.n	8007a28 <_dtoa_r+0x660>
 8007a10:	9b07      	ldr	r3, [sp, #28]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	dd08      	ble.n	8007a28 <_dtoa_r+0x660>
 8007a16:	42b3      	cmp	r3, r6
 8007a18:	9a07      	ldr	r2, [sp, #28]
 8007a1a:	bfa8      	it	ge
 8007a1c:	4633      	movge	r3, r6
 8007a1e:	ebaa 0a03 	sub.w	sl, sl, r3
 8007a22:	1af6      	subs	r6, r6, r3
 8007a24:	1ad3      	subs	r3, r2, r3
 8007a26:	9307      	str	r3, [sp, #28]
 8007a28:	f1b8 0f00 	cmp.w	r8, #0
 8007a2c:	d01d      	beq.n	8007a6a <_dtoa_r+0x6a2>
 8007a2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d06a      	beq.n	8007b0a <_dtoa_r+0x742>
 8007a34:	b18d      	cbz	r5, 8007a5a <_dtoa_r+0x692>
 8007a36:	4639      	mov	r1, r7
 8007a38:	462a      	mov	r2, r5
 8007a3a:	4620      	mov	r0, r4
 8007a3c:	f000 fb9e 	bl	800817c <__pow5mult>
 8007a40:	9a01      	ldr	r2, [sp, #4]
 8007a42:	4601      	mov	r1, r0
 8007a44:	4607      	mov	r7, r0
 8007a46:	4620      	mov	r0, r4
 8007a48:	f000 fb02 	bl	8008050 <__multiply>
 8007a4c:	9901      	ldr	r1, [sp, #4]
 8007a4e:	900c      	str	r0, [sp, #48]	; 0x30
 8007a50:	4620      	mov	r0, r4
 8007a52:	f000 fa54 	bl	8007efe <_Bfree>
 8007a56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a58:	9301      	str	r3, [sp, #4]
 8007a5a:	ebb8 0205 	subs.w	r2, r8, r5
 8007a5e:	d004      	beq.n	8007a6a <_dtoa_r+0x6a2>
 8007a60:	9901      	ldr	r1, [sp, #4]
 8007a62:	4620      	mov	r0, r4
 8007a64:	f000 fb8a 	bl	800817c <__pow5mult>
 8007a68:	9001      	str	r0, [sp, #4]
 8007a6a:	2101      	movs	r1, #1
 8007a6c:	4620      	mov	r0, r4
 8007a6e:	f000 fae6 	bl	800803e <__i2b>
 8007a72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a74:	4605      	mov	r5, r0
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	f000 81ca 	beq.w	8007e10 <_dtoa_r+0xa48>
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	4601      	mov	r1, r0
 8007a80:	4620      	mov	r0, r4
 8007a82:	f000 fb7b 	bl	800817c <__pow5mult>
 8007a86:	9b08      	ldr	r3, [sp, #32]
 8007a88:	2b01      	cmp	r3, #1
 8007a8a:	4605      	mov	r5, r0
 8007a8c:	dc44      	bgt.n	8007b18 <_dtoa_r+0x750>
 8007a8e:	9b02      	ldr	r3, [sp, #8]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d13c      	bne.n	8007b0e <_dtoa_r+0x746>
 8007a94:	9b03      	ldr	r3, [sp, #12]
 8007a96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d137      	bne.n	8007b0e <_dtoa_r+0x746>
 8007a9e:	9b03      	ldr	r3, [sp, #12]
 8007aa0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007aa4:	0d1b      	lsrs	r3, r3, #20
 8007aa6:	051b      	lsls	r3, r3, #20
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d033      	beq.n	8007b14 <_dtoa_r+0x74c>
 8007aac:	9b07      	ldr	r3, [sp, #28]
 8007aae:	3301      	adds	r3, #1
 8007ab0:	f10a 0a01 	add.w	sl, sl, #1
 8007ab4:	9307      	str	r3, [sp, #28]
 8007ab6:	f04f 0801 	mov.w	r8, #1
 8007aba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007abc:	bb73      	cbnz	r3, 8007b1c <_dtoa_r+0x754>
 8007abe:	2001      	movs	r0, #1
 8007ac0:	e034      	b.n	8007b2c <_dtoa_r+0x764>
 8007ac2:	bf00      	nop
 8007ac4:	08008988 	.word	0x08008988
 8007ac8:	08008960 	.word	0x08008960
 8007acc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ace:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007ad2:	e790      	b.n	80079f6 <_dtoa_r+0x62e>
 8007ad4:	f109 35ff 	add.w	r5, r9, #4294967295
 8007ad8:	45a8      	cmp	r8, r5
 8007ada:	bfbf      	itttt	lt
 8007adc:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8007ade:	eba5 0808 	sublt.w	r8, r5, r8
 8007ae2:	4443      	addlt	r3, r8
 8007ae4:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8007ae6:	bfb6      	itet	lt
 8007ae8:	46a8      	movlt	r8, r5
 8007aea:	eba8 0505 	subge.w	r5, r8, r5
 8007aee:	2500      	movlt	r5, #0
 8007af0:	f1b9 0f00 	cmp.w	r9, #0
 8007af4:	bfb9      	ittee	lt
 8007af6:	ebaa 0609 	sublt.w	r6, sl, r9
 8007afa:	2300      	movlt	r3, #0
 8007afc:	4656      	movge	r6, sl
 8007afe:	464b      	movge	r3, r9
 8007b00:	e77b      	b.n	80079fa <_dtoa_r+0x632>
 8007b02:	4645      	mov	r5, r8
 8007b04:	4656      	mov	r6, sl
 8007b06:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007b08:	e780      	b.n	8007a0c <_dtoa_r+0x644>
 8007b0a:	4642      	mov	r2, r8
 8007b0c:	e7a8      	b.n	8007a60 <_dtoa_r+0x698>
 8007b0e:	f04f 0800 	mov.w	r8, #0
 8007b12:	e7d2      	b.n	8007aba <_dtoa_r+0x6f2>
 8007b14:	4698      	mov	r8, r3
 8007b16:	e7d0      	b.n	8007aba <_dtoa_r+0x6f2>
 8007b18:	f04f 0800 	mov.w	r8, #0
 8007b1c:	692b      	ldr	r3, [r5, #16]
 8007b1e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007b22:	6918      	ldr	r0, [r3, #16]
 8007b24:	f000 fa3d 	bl	8007fa2 <__hi0bits>
 8007b28:	f1c0 0020 	rsb	r0, r0, #32
 8007b2c:	9b07      	ldr	r3, [sp, #28]
 8007b2e:	4418      	add	r0, r3
 8007b30:	f010 001f 	ands.w	r0, r0, #31
 8007b34:	d047      	beq.n	8007bc6 <_dtoa_r+0x7fe>
 8007b36:	f1c0 0320 	rsb	r3, r0, #32
 8007b3a:	2b04      	cmp	r3, #4
 8007b3c:	dd3b      	ble.n	8007bb6 <_dtoa_r+0x7ee>
 8007b3e:	9b07      	ldr	r3, [sp, #28]
 8007b40:	f1c0 001c 	rsb	r0, r0, #28
 8007b44:	4482      	add	sl, r0
 8007b46:	4406      	add	r6, r0
 8007b48:	4403      	add	r3, r0
 8007b4a:	9307      	str	r3, [sp, #28]
 8007b4c:	f1ba 0f00 	cmp.w	sl, #0
 8007b50:	dd05      	ble.n	8007b5e <_dtoa_r+0x796>
 8007b52:	4652      	mov	r2, sl
 8007b54:	9901      	ldr	r1, [sp, #4]
 8007b56:	4620      	mov	r0, r4
 8007b58:	f000 fb5e 	bl	8008218 <__lshift>
 8007b5c:	9001      	str	r0, [sp, #4]
 8007b5e:	9b07      	ldr	r3, [sp, #28]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	dd05      	ble.n	8007b70 <_dtoa_r+0x7a8>
 8007b64:	4629      	mov	r1, r5
 8007b66:	461a      	mov	r2, r3
 8007b68:	4620      	mov	r0, r4
 8007b6a:	f000 fb55 	bl	8008218 <__lshift>
 8007b6e:	4605      	mov	r5, r0
 8007b70:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007b72:	b353      	cbz	r3, 8007bca <_dtoa_r+0x802>
 8007b74:	4629      	mov	r1, r5
 8007b76:	9801      	ldr	r0, [sp, #4]
 8007b78:	f000 fba2 	bl	80082c0 <__mcmp>
 8007b7c:	2800      	cmp	r0, #0
 8007b7e:	da24      	bge.n	8007bca <_dtoa_r+0x802>
 8007b80:	2300      	movs	r3, #0
 8007b82:	220a      	movs	r2, #10
 8007b84:	9901      	ldr	r1, [sp, #4]
 8007b86:	4620      	mov	r0, r4
 8007b88:	f000 f9d0 	bl	8007f2c <__multadd>
 8007b8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b8e:	9001      	str	r0, [sp, #4]
 8007b90:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	f000 8142 	beq.w	8007e1e <_dtoa_r+0xa56>
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	4639      	mov	r1, r7
 8007b9e:	220a      	movs	r2, #10
 8007ba0:	4620      	mov	r0, r4
 8007ba2:	f000 f9c3 	bl	8007f2c <__multadd>
 8007ba6:	9b06      	ldr	r3, [sp, #24]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	4607      	mov	r7, r0
 8007bac:	dc4b      	bgt.n	8007c46 <_dtoa_r+0x87e>
 8007bae:	9b08      	ldr	r3, [sp, #32]
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	dd48      	ble.n	8007c46 <_dtoa_r+0x87e>
 8007bb4:	e011      	b.n	8007bda <_dtoa_r+0x812>
 8007bb6:	d0c9      	beq.n	8007b4c <_dtoa_r+0x784>
 8007bb8:	9a07      	ldr	r2, [sp, #28]
 8007bba:	331c      	adds	r3, #28
 8007bbc:	441a      	add	r2, r3
 8007bbe:	449a      	add	sl, r3
 8007bc0:	441e      	add	r6, r3
 8007bc2:	4613      	mov	r3, r2
 8007bc4:	e7c1      	b.n	8007b4a <_dtoa_r+0x782>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	e7f6      	b.n	8007bb8 <_dtoa_r+0x7f0>
 8007bca:	f1b9 0f00 	cmp.w	r9, #0
 8007bce:	dc34      	bgt.n	8007c3a <_dtoa_r+0x872>
 8007bd0:	9b08      	ldr	r3, [sp, #32]
 8007bd2:	2b02      	cmp	r3, #2
 8007bd4:	dd31      	ble.n	8007c3a <_dtoa_r+0x872>
 8007bd6:	f8cd 9018 	str.w	r9, [sp, #24]
 8007bda:	9b06      	ldr	r3, [sp, #24]
 8007bdc:	b963      	cbnz	r3, 8007bf8 <_dtoa_r+0x830>
 8007bde:	4629      	mov	r1, r5
 8007be0:	2205      	movs	r2, #5
 8007be2:	4620      	mov	r0, r4
 8007be4:	f000 f9a2 	bl	8007f2c <__multadd>
 8007be8:	4601      	mov	r1, r0
 8007bea:	4605      	mov	r5, r0
 8007bec:	9801      	ldr	r0, [sp, #4]
 8007bee:	f000 fb67 	bl	80082c0 <__mcmp>
 8007bf2:	2800      	cmp	r0, #0
 8007bf4:	f73f adfc 	bgt.w	80077f0 <_dtoa_r+0x428>
 8007bf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bfa:	9e04      	ldr	r6, [sp, #16]
 8007bfc:	ea6f 0b03 	mvn.w	fp, r3
 8007c00:	f04f 0900 	mov.w	r9, #0
 8007c04:	4629      	mov	r1, r5
 8007c06:	4620      	mov	r0, r4
 8007c08:	f000 f979 	bl	8007efe <_Bfree>
 8007c0c:	2f00      	cmp	r7, #0
 8007c0e:	f43f aebb 	beq.w	8007988 <_dtoa_r+0x5c0>
 8007c12:	f1b9 0f00 	cmp.w	r9, #0
 8007c16:	d005      	beq.n	8007c24 <_dtoa_r+0x85c>
 8007c18:	45b9      	cmp	r9, r7
 8007c1a:	d003      	beq.n	8007c24 <_dtoa_r+0x85c>
 8007c1c:	4649      	mov	r1, r9
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f000 f96d 	bl	8007efe <_Bfree>
 8007c24:	4639      	mov	r1, r7
 8007c26:	4620      	mov	r0, r4
 8007c28:	f000 f969 	bl	8007efe <_Bfree>
 8007c2c:	e6ac      	b.n	8007988 <_dtoa_r+0x5c0>
 8007c2e:	2500      	movs	r5, #0
 8007c30:	462f      	mov	r7, r5
 8007c32:	e7e1      	b.n	8007bf8 <_dtoa_r+0x830>
 8007c34:	469b      	mov	fp, r3
 8007c36:	462f      	mov	r7, r5
 8007c38:	e5da      	b.n	80077f0 <_dtoa_r+0x428>
 8007c3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c3c:	f8cd 9018 	str.w	r9, [sp, #24]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	f000 80f3 	beq.w	8007e2c <_dtoa_r+0xa64>
 8007c46:	2e00      	cmp	r6, #0
 8007c48:	dd05      	ble.n	8007c56 <_dtoa_r+0x88e>
 8007c4a:	4639      	mov	r1, r7
 8007c4c:	4632      	mov	r2, r6
 8007c4e:	4620      	mov	r0, r4
 8007c50:	f000 fae2 	bl	8008218 <__lshift>
 8007c54:	4607      	mov	r7, r0
 8007c56:	f1b8 0f00 	cmp.w	r8, #0
 8007c5a:	d04c      	beq.n	8007cf6 <_dtoa_r+0x92e>
 8007c5c:	6879      	ldr	r1, [r7, #4]
 8007c5e:	4620      	mov	r0, r4
 8007c60:	f000 f919 	bl	8007e96 <_Balloc>
 8007c64:	693a      	ldr	r2, [r7, #16]
 8007c66:	3202      	adds	r2, #2
 8007c68:	4606      	mov	r6, r0
 8007c6a:	0092      	lsls	r2, r2, #2
 8007c6c:	f107 010c 	add.w	r1, r7, #12
 8007c70:	300c      	adds	r0, #12
 8007c72:	f000 f903 	bl	8007e7c <memcpy>
 8007c76:	2201      	movs	r2, #1
 8007c78:	4631      	mov	r1, r6
 8007c7a:	4620      	mov	r0, r4
 8007c7c:	f000 facc 	bl	8008218 <__lshift>
 8007c80:	9b02      	ldr	r3, [sp, #8]
 8007c82:	f8dd a010 	ldr.w	sl, [sp, #16]
 8007c86:	f003 0301 	and.w	r3, r3, #1
 8007c8a:	46b9      	mov	r9, r7
 8007c8c:	9307      	str	r3, [sp, #28]
 8007c8e:	4607      	mov	r7, r0
 8007c90:	4629      	mov	r1, r5
 8007c92:	9801      	ldr	r0, [sp, #4]
 8007c94:	f7ff fb0c 	bl	80072b0 <quorem>
 8007c98:	4649      	mov	r1, r9
 8007c9a:	4606      	mov	r6, r0
 8007c9c:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007ca0:	9801      	ldr	r0, [sp, #4]
 8007ca2:	f000 fb0d 	bl	80082c0 <__mcmp>
 8007ca6:	463a      	mov	r2, r7
 8007ca8:	9002      	str	r0, [sp, #8]
 8007caa:	4629      	mov	r1, r5
 8007cac:	4620      	mov	r0, r4
 8007cae:	f000 fb21 	bl	80082f4 <__mdiff>
 8007cb2:	68c3      	ldr	r3, [r0, #12]
 8007cb4:	4602      	mov	r2, r0
 8007cb6:	bb03      	cbnz	r3, 8007cfa <_dtoa_r+0x932>
 8007cb8:	4601      	mov	r1, r0
 8007cba:	9009      	str	r0, [sp, #36]	; 0x24
 8007cbc:	9801      	ldr	r0, [sp, #4]
 8007cbe:	f000 faff 	bl	80082c0 <__mcmp>
 8007cc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	4611      	mov	r1, r2
 8007cc8:	4620      	mov	r0, r4
 8007cca:	9309      	str	r3, [sp, #36]	; 0x24
 8007ccc:	f000 f917 	bl	8007efe <_Bfree>
 8007cd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cd2:	b9a3      	cbnz	r3, 8007cfe <_dtoa_r+0x936>
 8007cd4:	9a08      	ldr	r2, [sp, #32]
 8007cd6:	b992      	cbnz	r2, 8007cfe <_dtoa_r+0x936>
 8007cd8:	9a07      	ldr	r2, [sp, #28]
 8007cda:	b982      	cbnz	r2, 8007cfe <_dtoa_r+0x936>
 8007cdc:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007ce0:	d029      	beq.n	8007d36 <_dtoa_r+0x96e>
 8007ce2:	9b02      	ldr	r3, [sp, #8]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	dd01      	ble.n	8007cec <_dtoa_r+0x924>
 8007ce8:	f106 0831 	add.w	r8, r6, #49	; 0x31
 8007cec:	f10a 0601 	add.w	r6, sl, #1
 8007cf0:	f88a 8000 	strb.w	r8, [sl]
 8007cf4:	e786      	b.n	8007c04 <_dtoa_r+0x83c>
 8007cf6:	4638      	mov	r0, r7
 8007cf8:	e7c2      	b.n	8007c80 <_dtoa_r+0x8b8>
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e7e3      	b.n	8007cc6 <_dtoa_r+0x8fe>
 8007cfe:	9a02      	ldr	r2, [sp, #8]
 8007d00:	2a00      	cmp	r2, #0
 8007d02:	db04      	blt.n	8007d0e <_dtoa_r+0x946>
 8007d04:	d124      	bne.n	8007d50 <_dtoa_r+0x988>
 8007d06:	9a08      	ldr	r2, [sp, #32]
 8007d08:	bb12      	cbnz	r2, 8007d50 <_dtoa_r+0x988>
 8007d0a:	9a07      	ldr	r2, [sp, #28]
 8007d0c:	bb02      	cbnz	r2, 8007d50 <_dtoa_r+0x988>
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	ddec      	ble.n	8007cec <_dtoa_r+0x924>
 8007d12:	2201      	movs	r2, #1
 8007d14:	9901      	ldr	r1, [sp, #4]
 8007d16:	4620      	mov	r0, r4
 8007d18:	f000 fa7e 	bl	8008218 <__lshift>
 8007d1c:	4629      	mov	r1, r5
 8007d1e:	9001      	str	r0, [sp, #4]
 8007d20:	f000 face 	bl	80082c0 <__mcmp>
 8007d24:	2800      	cmp	r0, #0
 8007d26:	dc03      	bgt.n	8007d30 <_dtoa_r+0x968>
 8007d28:	d1e0      	bne.n	8007cec <_dtoa_r+0x924>
 8007d2a:	f018 0f01 	tst.w	r8, #1
 8007d2e:	d0dd      	beq.n	8007cec <_dtoa_r+0x924>
 8007d30:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007d34:	d1d8      	bne.n	8007ce8 <_dtoa_r+0x920>
 8007d36:	2339      	movs	r3, #57	; 0x39
 8007d38:	f10a 0601 	add.w	r6, sl, #1
 8007d3c:	f88a 3000 	strb.w	r3, [sl]
 8007d40:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007d44:	2b39      	cmp	r3, #57	; 0x39
 8007d46:	f106 32ff 	add.w	r2, r6, #4294967295
 8007d4a:	d04c      	beq.n	8007de6 <_dtoa_r+0xa1e>
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	e051      	b.n	8007df4 <_dtoa_r+0xa2c>
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	f10a 0601 	add.w	r6, sl, #1
 8007d56:	dd05      	ble.n	8007d64 <_dtoa_r+0x99c>
 8007d58:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007d5c:	d0eb      	beq.n	8007d36 <_dtoa_r+0x96e>
 8007d5e:	f108 0801 	add.w	r8, r8, #1
 8007d62:	e7c5      	b.n	8007cf0 <_dtoa_r+0x928>
 8007d64:	9b04      	ldr	r3, [sp, #16]
 8007d66:	9a06      	ldr	r2, [sp, #24]
 8007d68:	f806 8c01 	strb.w	r8, [r6, #-1]
 8007d6c:	1af3      	subs	r3, r6, r3
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d021      	beq.n	8007db6 <_dtoa_r+0x9ee>
 8007d72:	2300      	movs	r3, #0
 8007d74:	220a      	movs	r2, #10
 8007d76:	9901      	ldr	r1, [sp, #4]
 8007d78:	4620      	mov	r0, r4
 8007d7a:	f000 f8d7 	bl	8007f2c <__multadd>
 8007d7e:	45b9      	cmp	r9, r7
 8007d80:	9001      	str	r0, [sp, #4]
 8007d82:	f04f 0300 	mov.w	r3, #0
 8007d86:	f04f 020a 	mov.w	r2, #10
 8007d8a:	4649      	mov	r1, r9
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	d105      	bne.n	8007d9c <_dtoa_r+0x9d4>
 8007d90:	f000 f8cc 	bl	8007f2c <__multadd>
 8007d94:	4681      	mov	r9, r0
 8007d96:	4607      	mov	r7, r0
 8007d98:	46b2      	mov	sl, r6
 8007d9a:	e779      	b.n	8007c90 <_dtoa_r+0x8c8>
 8007d9c:	f000 f8c6 	bl	8007f2c <__multadd>
 8007da0:	4639      	mov	r1, r7
 8007da2:	4681      	mov	r9, r0
 8007da4:	2300      	movs	r3, #0
 8007da6:	220a      	movs	r2, #10
 8007da8:	4620      	mov	r0, r4
 8007daa:	f000 f8bf 	bl	8007f2c <__multadd>
 8007dae:	4607      	mov	r7, r0
 8007db0:	e7f2      	b.n	8007d98 <_dtoa_r+0x9d0>
 8007db2:	f04f 0900 	mov.w	r9, #0
 8007db6:	2201      	movs	r2, #1
 8007db8:	9901      	ldr	r1, [sp, #4]
 8007dba:	4620      	mov	r0, r4
 8007dbc:	f000 fa2c 	bl	8008218 <__lshift>
 8007dc0:	4629      	mov	r1, r5
 8007dc2:	9001      	str	r0, [sp, #4]
 8007dc4:	f000 fa7c 	bl	80082c0 <__mcmp>
 8007dc8:	2800      	cmp	r0, #0
 8007dca:	dcb9      	bgt.n	8007d40 <_dtoa_r+0x978>
 8007dcc:	d102      	bne.n	8007dd4 <_dtoa_r+0xa0c>
 8007dce:	f018 0f01 	tst.w	r8, #1
 8007dd2:	d1b5      	bne.n	8007d40 <_dtoa_r+0x978>
 8007dd4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007dd8:	2b30      	cmp	r3, #48	; 0x30
 8007dda:	f106 32ff 	add.w	r2, r6, #4294967295
 8007dde:	f47f af11 	bne.w	8007c04 <_dtoa_r+0x83c>
 8007de2:	4616      	mov	r6, r2
 8007de4:	e7f6      	b.n	8007dd4 <_dtoa_r+0xa0c>
 8007de6:	9b04      	ldr	r3, [sp, #16]
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d105      	bne.n	8007df8 <_dtoa_r+0xa30>
 8007dec:	9a04      	ldr	r2, [sp, #16]
 8007dee:	f10b 0b01 	add.w	fp, fp, #1
 8007df2:	2331      	movs	r3, #49	; 0x31
 8007df4:	7013      	strb	r3, [r2, #0]
 8007df6:	e705      	b.n	8007c04 <_dtoa_r+0x83c>
 8007df8:	4616      	mov	r6, r2
 8007dfa:	e7a1      	b.n	8007d40 <_dtoa_r+0x978>
 8007dfc:	4b16      	ldr	r3, [pc, #88]	; (8007e58 <_dtoa_r+0xa90>)
 8007dfe:	f7ff bb48 	b.w	8007492 <_dtoa_r+0xca>
 8007e02:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f47f ab23 	bne.w	8007450 <_dtoa_r+0x88>
 8007e0a:	4b14      	ldr	r3, [pc, #80]	; (8007e5c <_dtoa_r+0xa94>)
 8007e0c:	f7ff bb41 	b.w	8007492 <_dtoa_r+0xca>
 8007e10:	9b08      	ldr	r3, [sp, #32]
 8007e12:	2b01      	cmp	r3, #1
 8007e14:	f77f ae3b 	ble.w	8007a8e <_dtoa_r+0x6c6>
 8007e18:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8007e1c:	e64f      	b.n	8007abe <_dtoa_r+0x6f6>
 8007e1e:	9b06      	ldr	r3, [sp, #24]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	dc03      	bgt.n	8007e2c <_dtoa_r+0xa64>
 8007e24:	9b08      	ldr	r3, [sp, #32]
 8007e26:	2b02      	cmp	r3, #2
 8007e28:	f73f aed7 	bgt.w	8007bda <_dtoa_r+0x812>
 8007e2c:	9e04      	ldr	r6, [sp, #16]
 8007e2e:	9801      	ldr	r0, [sp, #4]
 8007e30:	4629      	mov	r1, r5
 8007e32:	f7ff fa3d 	bl	80072b0 <quorem>
 8007e36:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007e3a:	f806 8b01 	strb.w	r8, [r6], #1
 8007e3e:	9b04      	ldr	r3, [sp, #16]
 8007e40:	9a06      	ldr	r2, [sp, #24]
 8007e42:	1af3      	subs	r3, r6, r3
 8007e44:	429a      	cmp	r2, r3
 8007e46:	ddb4      	ble.n	8007db2 <_dtoa_r+0x9ea>
 8007e48:	2300      	movs	r3, #0
 8007e4a:	220a      	movs	r2, #10
 8007e4c:	9901      	ldr	r1, [sp, #4]
 8007e4e:	4620      	mov	r0, r4
 8007e50:	f000 f86c 	bl	8007f2c <__multadd>
 8007e54:	9001      	str	r0, [sp, #4]
 8007e56:	e7ea      	b.n	8007e2e <_dtoa_r+0xa66>
 8007e58:	0800892c 	.word	0x0800892c
 8007e5c:	08008950 	.word	0x08008950

08007e60 <_localeconv_r>:
 8007e60:	4b04      	ldr	r3, [pc, #16]	; (8007e74 <_localeconv_r+0x14>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	6a18      	ldr	r0, [r3, #32]
 8007e66:	4b04      	ldr	r3, [pc, #16]	; (8007e78 <_localeconv_r+0x18>)
 8007e68:	2800      	cmp	r0, #0
 8007e6a:	bf08      	it	eq
 8007e6c:	4618      	moveq	r0, r3
 8007e6e:	30f0      	adds	r0, #240	; 0xf0
 8007e70:	4770      	bx	lr
 8007e72:	bf00      	nop
 8007e74:	20000010 	.word	0x20000010
 8007e78:	20000074 	.word	0x20000074

08007e7c <memcpy>:
 8007e7c:	b510      	push	{r4, lr}
 8007e7e:	1e43      	subs	r3, r0, #1
 8007e80:	440a      	add	r2, r1
 8007e82:	4291      	cmp	r1, r2
 8007e84:	d100      	bne.n	8007e88 <memcpy+0xc>
 8007e86:	bd10      	pop	{r4, pc}
 8007e88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e90:	e7f7      	b.n	8007e82 <memcpy+0x6>

08007e92 <__malloc_lock>:
 8007e92:	4770      	bx	lr

08007e94 <__malloc_unlock>:
 8007e94:	4770      	bx	lr

08007e96 <_Balloc>:
 8007e96:	b570      	push	{r4, r5, r6, lr}
 8007e98:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007e9a:	4604      	mov	r4, r0
 8007e9c:	460e      	mov	r6, r1
 8007e9e:	b93d      	cbnz	r5, 8007eb0 <_Balloc+0x1a>
 8007ea0:	2010      	movs	r0, #16
 8007ea2:	f7fe fce3 	bl	800686c <malloc>
 8007ea6:	6260      	str	r0, [r4, #36]	; 0x24
 8007ea8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007eac:	6005      	str	r5, [r0, #0]
 8007eae:	60c5      	str	r5, [r0, #12]
 8007eb0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007eb2:	68eb      	ldr	r3, [r5, #12]
 8007eb4:	b183      	cbz	r3, 8007ed8 <_Balloc+0x42>
 8007eb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007eb8:	68db      	ldr	r3, [r3, #12]
 8007eba:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007ebe:	b9b8      	cbnz	r0, 8007ef0 <_Balloc+0x5a>
 8007ec0:	2101      	movs	r1, #1
 8007ec2:	fa01 f506 	lsl.w	r5, r1, r6
 8007ec6:	1d6a      	adds	r2, r5, #5
 8007ec8:	0092      	lsls	r2, r2, #2
 8007eca:	4620      	mov	r0, r4
 8007ecc:	f000 fabe 	bl	800844c <_calloc_r>
 8007ed0:	b160      	cbz	r0, 8007eec <_Balloc+0x56>
 8007ed2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8007ed6:	e00e      	b.n	8007ef6 <_Balloc+0x60>
 8007ed8:	2221      	movs	r2, #33	; 0x21
 8007eda:	2104      	movs	r1, #4
 8007edc:	4620      	mov	r0, r4
 8007ede:	f000 fab5 	bl	800844c <_calloc_r>
 8007ee2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ee4:	60e8      	str	r0, [r5, #12]
 8007ee6:	68db      	ldr	r3, [r3, #12]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d1e4      	bne.n	8007eb6 <_Balloc+0x20>
 8007eec:	2000      	movs	r0, #0
 8007eee:	bd70      	pop	{r4, r5, r6, pc}
 8007ef0:	6802      	ldr	r2, [r0, #0]
 8007ef2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007efc:	e7f7      	b.n	8007eee <_Balloc+0x58>

08007efe <_Bfree>:
 8007efe:	b570      	push	{r4, r5, r6, lr}
 8007f00:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007f02:	4606      	mov	r6, r0
 8007f04:	460d      	mov	r5, r1
 8007f06:	b93c      	cbnz	r4, 8007f18 <_Bfree+0x1a>
 8007f08:	2010      	movs	r0, #16
 8007f0a:	f7fe fcaf 	bl	800686c <malloc>
 8007f0e:	6270      	str	r0, [r6, #36]	; 0x24
 8007f10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f14:	6004      	str	r4, [r0, #0]
 8007f16:	60c4      	str	r4, [r0, #12]
 8007f18:	b13d      	cbz	r5, 8007f2a <_Bfree+0x2c>
 8007f1a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007f1c:	686a      	ldr	r2, [r5, #4]
 8007f1e:	68db      	ldr	r3, [r3, #12]
 8007f20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f24:	6029      	str	r1, [r5, #0]
 8007f26:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007f2a:	bd70      	pop	{r4, r5, r6, pc}

08007f2c <__multadd>:
 8007f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f30:	690d      	ldr	r5, [r1, #16]
 8007f32:	461f      	mov	r7, r3
 8007f34:	4606      	mov	r6, r0
 8007f36:	460c      	mov	r4, r1
 8007f38:	f101 0c14 	add.w	ip, r1, #20
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	f8dc 0000 	ldr.w	r0, [ip]
 8007f42:	b281      	uxth	r1, r0
 8007f44:	fb02 7101 	mla	r1, r2, r1, r7
 8007f48:	0c0f      	lsrs	r7, r1, #16
 8007f4a:	0c00      	lsrs	r0, r0, #16
 8007f4c:	fb02 7000 	mla	r0, r2, r0, r7
 8007f50:	b289      	uxth	r1, r1
 8007f52:	3301      	adds	r3, #1
 8007f54:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007f58:	429d      	cmp	r5, r3
 8007f5a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007f5e:	f84c 1b04 	str.w	r1, [ip], #4
 8007f62:	dcec      	bgt.n	8007f3e <__multadd+0x12>
 8007f64:	b1d7      	cbz	r7, 8007f9c <__multadd+0x70>
 8007f66:	68a3      	ldr	r3, [r4, #8]
 8007f68:	42ab      	cmp	r3, r5
 8007f6a:	dc12      	bgt.n	8007f92 <__multadd+0x66>
 8007f6c:	6861      	ldr	r1, [r4, #4]
 8007f6e:	4630      	mov	r0, r6
 8007f70:	3101      	adds	r1, #1
 8007f72:	f7ff ff90 	bl	8007e96 <_Balloc>
 8007f76:	6922      	ldr	r2, [r4, #16]
 8007f78:	3202      	adds	r2, #2
 8007f7a:	f104 010c 	add.w	r1, r4, #12
 8007f7e:	4680      	mov	r8, r0
 8007f80:	0092      	lsls	r2, r2, #2
 8007f82:	300c      	adds	r0, #12
 8007f84:	f7ff ff7a 	bl	8007e7c <memcpy>
 8007f88:	4621      	mov	r1, r4
 8007f8a:	4630      	mov	r0, r6
 8007f8c:	f7ff ffb7 	bl	8007efe <_Bfree>
 8007f90:	4644      	mov	r4, r8
 8007f92:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f96:	3501      	adds	r5, #1
 8007f98:	615f      	str	r7, [r3, #20]
 8007f9a:	6125      	str	r5, [r4, #16]
 8007f9c:	4620      	mov	r0, r4
 8007f9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007fa2 <__hi0bits>:
 8007fa2:	0c02      	lsrs	r2, r0, #16
 8007fa4:	0412      	lsls	r2, r2, #16
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	b9b2      	cbnz	r2, 8007fd8 <__hi0bits+0x36>
 8007faa:	0403      	lsls	r3, r0, #16
 8007fac:	2010      	movs	r0, #16
 8007fae:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007fb2:	bf04      	itt	eq
 8007fb4:	021b      	lsleq	r3, r3, #8
 8007fb6:	3008      	addeq	r0, #8
 8007fb8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007fbc:	bf04      	itt	eq
 8007fbe:	011b      	lsleq	r3, r3, #4
 8007fc0:	3004      	addeq	r0, #4
 8007fc2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007fc6:	bf04      	itt	eq
 8007fc8:	009b      	lsleq	r3, r3, #2
 8007fca:	3002      	addeq	r0, #2
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	db06      	blt.n	8007fde <__hi0bits+0x3c>
 8007fd0:	005b      	lsls	r3, r3, #1
 8007fd2:	d503      	bpl.n	8007fdc <__hi0bits+0x3a>
 8007fd4:	3001      	adds	r0, #1
 8007fd6:	4770      	bx	lr
 8007fd8:	2000      	movs	r0, #0
 8007fda:	e7e8      	b.n	8007fae <__hi0bits+0xc>
 8007fdc:	2020      	movs	r0, #32
 8007fde:	4770      	bx	lr

08007fe0 <__lo0bits>:
 8007fe0:	6803      	ldr	r3, [r0, #0]
 8007fe2:	f013 0207 	ands.w	r2, r3, #7
 8007fe6:	4601      	mov	r1, r0
 8007fe8:	d00b      	beq.n	8008002 <__lo0bits+0x22>
 8007fea:	07da      	lsls	r2, r3, #31
 8007fec:	d423      	bmi.n	8008036 <__lo0bits+0x56>
 8007fee:	0798      	lsls	r0, r3, #30
 8007ff0:	bf49      	itett	mi
 8007ff2:	085b      	lsrmi	r3, r3, #1
 8007ff4:	089b      	lsrpl	r3, r3, #2
 8007ff6:	2001      	movmi	r0, #1
 8007ff8:	600b      	strmi	r3, [r1, #0]
 8007ffa:	bf5c      	itt	pl
 8007ffc:	600b      	strpl	r3, [r1, #0]
 8007ffe:	2002      	movpl	r0, #2
 8008000:	4770      	bx	lr
 8008002:	b298      	uxth	r0, r3
 8008004:	b9a8      	cbnz	r0, 8008032 <__lo0bits+0x52>
 8008006:	0c1b      	lsrs	r3, r3, #16
 8008008:	2010      	movs	r0, #16
 800800a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800800e:	bf04      	itt	eq
 8008010:	0a1b      	lsreq	r3, r3, #8
 8008012:	3008      	addeq	r0, #8
 8008014:	071a      	lsls	r2, r3, #28
 8008016:	bf04      	itt	eq
 8008018:	091b      	lsreq	r3, r3, #4
 800801a:	3004      	addeq	r0, #4
 800801c:	079a      	lsls	r2, r3, #30
 800801e:	bf04      	itt	eq
 8008020:	089b      	lsreq	r3, r3, #2
 8008022:	3002      	addeq	r0, #2
 8008024:	07da      	lsls	r2, r3, #31
 8008026:	d402      	bmi.n	800802e <__lo0bits+0x4e>
 8008028:	085b      	lsrs	r3, r3, #1
 800802a:	d006      	beq.n	800803a <__lo0bits+0x5a>
 800802c:	3001      	adds	r0, #1
 800802e:	600b      	str	r3, [r1, #0]
 8008030:	4770      	bx	lr
 8008032:	4610      	mov	r0, r2
 8008034:	e7e9      	b.n	800800a <__lo0bits+0x2a>
 8008036:	2000      	movs	r0, #0
 8008038:	4770      	bx	lr
 800803a:	2020      	movs	r0, #32
 800803c:	4770      	bx	lr

0800803e <__i2b>:
 800803e:	b510      	push	{r4, lr}
 8008040:	460c      	mov	r4, r1
 8008042:	2101      	movs	r1, #1
 8008044:	f7ff ff27 	bl	8007e96 <_Balloc>
 8008048:	2201      	movs	r2, #1
 800804a:	6144      	str	r4, [r0, #20]
 800804c:	6102      	str	r2, [r0, #16]
 800804e:	bd10      	pop	{r4, pc}

08008050 <__multiply>:
 8008050:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008054:	4614      	mov	r4, r2
 8008056:	690a      	ldr	r2, [r1, #16]
 8008058:	6923      	ldr	r3, [r4, #16]
 800805a:	429a      	cmp	r2, r3
 800805c:	bfb8      	it	lt
 800805e:	460b      	movlt	r3, r1
 8008060:	4688      	mov	r8, r1
 8008062:	bfbc      	itt	lt
 8008064:	46a0      	movlt	r8, r4
 8008066:	461c      	movlt	r4, r3
 8008068:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800806c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008070:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008074:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008078:	eb07 0609 	add.w	r6, r7, r9
 800807c:	42b3      	cmp	r3, r6
 800807e:	bfb8      	it	lt
 8008080:	3101      	addlt	r1, #1
 8008082:	f7ff ff08 	bl	8007e96 <_Balloc>
 8008086:	f100 0514 	add.w	r5, r0, #20
 800808a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800808e:	462b      	mov	r3, r5
 8008090:	2200      	movs	r2, #0
 8008092:	4573      	cmp	r3, lr
 8008094:	d316      	bcc.n	80080c4 <__multiply+0x74>
 8008096:	f104 0214 	add.w	r2, r4, #20
 800809a:	f108 0114 	add.w	r1, r8, #20
 800809e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80080a2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80080a6:	9300      	str	r3, [sp, #0]
 80080a8:	9b00      	ldr	r3, [sp, #0]
 80080aa:	9201      	str	r2, [sp, #4]
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d80c      	bhi.n	80080ca <__multiply+0x7a>
 80080b0:	2e00      	cmp	r6, #0
 80080b2:	dd03      	ble.n	80080bc <__multiply+0x6c>
 80080b4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d05d      	beq.n	8008178 <__multiply+0x128>
 80080bc:	6106      	str	r6, [r0, #16]
 80080be:	b003      	add	sp, #12
 80080c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080c4:	f843 2b04 	str.w	r2, [r3], #4
 80080c8:	e7e3      	b.n	8008092 <__multiply+0x42>
 80080ca:	f8b2 b000 	ldrh.w	fp, [r2]
 80080ce:	f1bb 0f00 	cmp.w	fp, #0
 80080d2:	d023      	beq.n	800811c <__multiply+0xcc>
 80080d4:	4689      	mov	r9, r1
 80080d6:	46ac      	mov	ip, r5
 80080d8:	f04f 0800 	mov.w	r8, #0
 80080dc:	f859 4b04 	ldr.w	r4, [r9], #4
 80080e0:	f8dc a000 	ldr.w	sl, [ip]
 80080e4:	b2a3      	uxth	r3, r4
 80080e6:	fa1f fa8a 	uxth.w	sl, sl
 80080ea:	fb0b a303 	mla	r3, fp, r3, sl
 80080ee:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80080f2:	f8dc 4000 	ldr.w	r4, [ip]
 80080f6:	4443      	add	r3, r8
 80080f8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80080fc:	fb0b 840a 	mla	r4, fp, sl, r8
 8008100:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008104:	46e2      	mov	sl, ip
 8008106:	b29b      	uxth	r3, r3
 8008108:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800810c:	454f      	cmp	r7, r9
 800810e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008112:	f84a 3b04 	str.w	r3, [sl], #4
 8008116:	d82b      	bhi.n	8008170 <__multiply+0x120>
 8008118:	f8cc 8004 	str.w	r8, [ip, #4]
 800811c:	9b01      	ldr	r3, [sp, #4]
 800811e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008122:	3204      	adds	r2, #4
 8008124:	f1ba 0f00 	cmp.w	sl, #0
 8008128:	d020      	beq.n	800816c <__multiply+0x11c>
 800812a:	682b      	ldr	r3, [r5, #0]
 800812c:	4689      	mov	r9, r1
 800812e:	46a8      	mov	r8, r5
 8008130:	f04f 0b00 	mov.w	fp, #0
 8008134:	f8b9 c000 	ldrh.w	ip, [r9]
 8008138:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800813c:	fb0a 440c 	mla	r4, sl, ip, r4
 8008140:	445c      	add	r4, fp
 8008142:	46c4      	mov	ip, r8
 8008144:	b29b      	uxth	r3, r3
 8008146:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800814a:	f84c 3b04 	str.w	r3, [ip], #4
 800814e:	f859 3b04 	ldr.w	r3, [r9], #4
 8008152:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008156:	0c1b      	lsrs	r3, r3, #16
 8008158:	fb0a b303 	mla	r3, sl, r3, fp
 800815c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008160:	454f      	cmp	r7, r9
 8008162:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008166:	d805      	bhi.n	8008174 <__multiply+0x124>
 8008168:	f8c8 3004 	str.w	r3, [r8, #4]
 800816c:	3504      	adds	r5, #4
 800816e:	e79b      	b.n	80080a8 <__multiply+0x58>
 8008170:	46d4      	mov	ip, sl
 8008172:	e7b3      	b.n	80080dc <__multiply+0x8c>
 8008174:	46e0      	mov	r8, ip
 8008176:	e7dd      	b.n	8008134 <__multiply+0xe4>
 8008178:	3e01      	subs	r6, #1
 800817a:	e799      	b.n	80080b0 <__multiply+0x60>

0800817c <__pow5mult>:
 800817c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008180:	4615      	mov	r5, r2
 8008182:	f012 0203 	ands.w	r2, r2, #3
 8008186:	4606      	mov	r6, r0
 8008188:	460f      	mov	r7, r1
 800818a:	d007      	beq.n	800819c <__pow5mult+0x20>
 800818c:	3a01      	subs	r2, #1
 800818e:	4c21      	ldr	r4, [pc, #132]	; (8008214 <__pow5mult+0x98>)
 8008190:	2300      	movs	r3, #0
 8008192:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008196:	f7ff fec9 	bl	8007f2c <__multadd>
 800819a:	4607      	mov	r7, r0
 800819c:	10ad      	asrs	r5, r5, #2
 800819e:	d035      	beq.n	800820c <__pow5mult+0x90>
 80081a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80081a2:	b93c      	cbnz	r4, 80081b4 <__pow5mult+0x38>
 80081a4:	2010      	movs	r0, #16
 80081a6:	f7fe fb61 	bl	800686c <malloc>
 80081aa:	6270      	str	r0, [r6, #36]	; 0x24
 80081ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80081b0:	6004      	str	r4, [r0, #0]
 80081b2:	60c4      	str	r4, [r0, #12]
 80081b4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80081b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80081bc:	b94c      	cbnz	r4, 80081d2 <__pow5mult+0x56>
 80081be:	f240 2171 	movw	r1, #625	; 0x271
 80081c2:	4630      	mov	r0, r6
 80081c4:	f7ff ff3b 	bl	800803e <__i2b>
 80081c8:	2300      	movs	r3, #0
 80081ca:	f8c8 0008 	str.w	r0, [r8, #8]
 80081ce:	4604      	mov	r4, r0
 80081d0:	6003      	str	r3, [r0, #0]
 80081d2:	f04f 0800 	mov.w	r8, #0
 80081d6:	07eb      	lsls	r3, r5, #31
 80081d8:	d50a      	bpl.n	80081f0 <__pow5mult+0x74>
 80081da:	4639      	mov	r1, r7
 80081dc:	4622      	mov	r2, r4
 80081de:	4630      	mov	r0, r6
 80081e0:	f7ff ff36 	bl	8008050 <__multiply>
 80081e4:	4639      	mov	r1, r7
 80081e6:	4681      	mov	r9, r0
 80081e8:	4630      	mov	r0, r6
 80081ea:	f7ff fe88 	bl	8007efe <_Bfree>
 80081ee:	464f      	mov	r7, r9
 80081f0:	106d      	asrs	r5, r5, #1
 80081f2:	d00b      	beq.n	800820c <__pow5mult+0x90>
 80081f4:	6820      	ldr	r0, [r4, #0]
 80081f6:	b938      	cbnz	r0, 8008208 <__pow5mult+0x8c>
 80081f8:	4622      	mov	r2, r4
 80081fa:	4621      	mov	r1, r4
 80081fc:	4630      	mov	r0, r6
 80081fe:	f7ff ff27 	bl	8008050 <__multiply>
 8008202:	6020      	str	r0, [r4, #0]
 8008204:	f8c0 8000 	str.w	r8, [r0]
 8008208:	4604      	mov	r4, r0
 800820a:	e7e4      	b.n	80081d6 <__pow5mult+0x5a>
 800820c:	4638      	mov	r0, r7
 800820e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008212:	bf00      	nop
 8008214:	08008a50 	.word	0x08008a50

08008218 <__lshift>:
 8008218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800821c:	460c      	mov	r4, r1
 800821e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008222:	6923      	ldr	r3, [r4, #16]
 8008224:	6849      	ldr	r1, [r1, #4]
 8008226:	eb0a 0903 	add.w	r9, sl, r3
 800822a:	68a3      	ldr	r3, [r4, #8]
 800822c:	4607      	mov	r7, r0
 800822e:	4616      	mov	r6, r2
 8008230:	f109 0501 	add.w	r5, r9, #1
 8008234:	42ab      	cmp	r3, r5
 8008236:	db32      	blt.n	800829e <__lshift+0x86>
 8008238:	4638      	mov	r0, r7
 800823a:	f7ff fe2c 	bl	8007e96 <_Balloc>
 800823e:	2300      	movs	r3, #0
 8008240:	4680      	mov	r8, r0
 8008242:	f100 0114 	add.w	r1, r0, #20
 8008246:	461a      	mov	r2, r3
 8008248:	4553      	cmp	r3, sl
 800824a:	db2b      	blt.n	80082a4 <__lshift+0x8c>
 800824c:	6920      	ldr	r0, [r4, #16]
 800824e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008252:	f104 0314 	add.w	r3, r4, #20
 8008256:	f016 021f 	ands.w	r2, r6, #31
 800825a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800825e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008262:	d025      	beq.n	80082b0 <__lshift+0x98>
 8008264:	f1c2 0e20 	rsb	lr, r2, #32
 8008268:	2000      	movs	r0, #0
 800826a:	681e      	ldr	r6, [r3, #0]
 800826c:	468a      	mov	sl, r1
 800826e:	4096      	lsls	r6, r2
 8008270:	4330      	orrs	r0, r6
 8008272:	f84a 0b04 	str.w	r0, [sl], #4
 8008276:	f853 0b04 	ldr.w	r0, [r3], #4
 800827a:	459c      	cmp	ip, r3
 800827c:	fa20 f00e 	lsr.w	r0, r0, lr
 8008280:	d814      	bhi.n	80082ac <__lshift+0x94>
 8008282:	6048      	str	r0, [r1, #4]
 8008284:	b108      	cbz	r0, 800828a <__lshift+0x72>
 8008286:	f109 0502 	add.w	r5, r9, #2
 800828a:	3d01      	subs	r5, #1
 800828c:	4638      	mov	r0, r7
 800828e:	f8c8 5010 	str.w	r5, [r8, #16]
 8008292:	4621      	mov	r1, r4
 8008294:	f7ff fe33 	bl	8007efe <_Bfree>
 8008298:	4640      	mov	r0, r8
 800829a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800829e:	3101      	adds	r1, #1
 80082a0:	005b      	lsls	r3, r3, #1
 80082a2:	e7c7      	b.n	8008234 <__lshift+0x1c>
 80082a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80082a8:	3301      	adds	r3, #1
 80082aa:	e7cd      	b.n	8008248 <__lshift+0x30>
 80082ac:	4651      	mov	r1, sl
 80082ae:	e7dc      	b.n	800826a <__lshift+0x52>
 80082b0:	3904      	subs	r1, #4
 80082b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80082b6:	f841 2f04 	str.w	r2, [r1, #4]!
 80082ba:	459c      	cmp	ip, r3
 80082bc:	d8f9      	bhi.n	80082b2 <__lshift+0x9a>
 80082be:	e7e4      	b.n	800828a <__lshift+0x72>

080082c0 <__mcmp>:
 80082c0:	6903      	ldr	r3, [r0, #16]
 80082c2:	690a      	ldr	r2, [r1, #16]
 80082c4:	1a9b      	subs	r3, r3, r2
 80082c6:	b530      	push	{r4, r5, lr}
 80082c8:	d10c      	bne.n	80082e4 <__mcmp+0x24>
 80082ca:	0092      	lsls	r2, r2, #2
 80082cc:	3014      	adds	r0, #20
 80082ce:	3114      	adds	r1, #20
 80082d0:	1884      	adds	r4, r0, r2
 80082d2:	4411      	add	r1, r2
 80082d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80082d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80082dc:	4295      	cmp	r5, r2
 80082de:	d003      	beq.n	80082e8 <__mcmp+0x28>
 80082e0:	d305      	bcc.n	80082ee <__mcmp+0x2e>
 80082e2:	2301      	movs	r3, #1
 80082e4:	4618      	mov	r0, r3
 80082e6:	bd30      	pop	{r4, r5, pc}
 80082e8:	42a0      	cmp	r0, r4
 80082ea:	d3f3      	bcc.n	80082d4 <__mcmp+0x14>
 80082ec:	e7fa      	b.n	80082e4 <__mcmp+0x24>
 80082ee:	f04f 33ff 	mov.w	r3, #4294967295
 80082f2:	e7f7      	b.n	80082e4 <__mcmp+0x24>

080082f4 <__mdiff>:
 80082f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082f8:	460d      	mov	r5, r1
 80082fa:	4607      	mov	r7, r0
 80082fc:	4611      	mov	r1, r2
 80082fe:	4628      	mov	r0, r5
 8008300:	4614      	mov	r4, r2
 8008302:	f7ff ffdd 	bl	80082c0 <__mcmp>
 8008306:	1e06      	subs	r6, r0, #0
 8008308:	d108      	bne.n	800831c <__mdiff+0x28>
 800830a:	4631      	mov	r1, r6
 800830c:	4638      	mov	r0, r7
 800830e:	f7ff fdc2 	bl	8007e96 <_Balloc>
 8008312:	2301      	movs	r3, #1
 8008314:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800831c:	bfa4      	itt	ge
 800831e:	4623      	movge	r3, r4
 8008320:	462c      	movge	r4, r5
 8008322:	4638      	mov	r0, r7
 8008324:	6861      	ldr	r1, [r4, #4]
 8008326:	bfa6      	itte	ge
 8008328:	461d      	movge	r5, r3
 800832a:	2600      	movge	r6, #0
 800832c:	2601      	movlt	r6, #1
 800832e:	f7ff fdb2 	bl	8007e96 <_Balloc>
 8008332:	692b      	ldr	r3, [r5, #16]
 8008334:	60c6      	str	r6, [r0, #12]
 8008336:	6926      	ldr	r6, [r4, #16]
 8008338:	f105 0914 	add.w	r9, r5, #20
 800833c:	f104 0214 	add.w	r2, r4, #20
 8008340:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008344:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008348:	f100 0514 	add.w	r5, r0, #20
 800834c:	f04f 0e00 	mov.w	lr, #0
 8008350:	f852 ab04 	ldr.w	sl, [r2], #4
 8008354:	f859 4b04 	ldr.w	r4, [r9], #4
 8008358:	fa1e f18a 	uxtah	r1, lr, sl
 800835c:	b2a3      	uxth	r3, r4
 800835e:	1ac9      	subs	r1, r1, r3
 8008360:	0c23      	lsrs	r3, r4, #16
 8008362:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008366:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800836a:	b289      	uxth	r1, r1
 800836c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008370:	45c8      	cmp	r8, r9
 8008372:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008376:	4694      	mov	ip, r2
 8008378:	f845 3b04 	str.w	r3, [r5], #4
 800837c:	d8e8      	bhi.n	8008350 <__mdiff+0x5c>
 800837e:	45bc      	cmp	ip, r7
 8008380:	d304      	bcc.n	800838c <__mdiff+0x98>
 8008382:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008386:	b183      	cbz	r3, 80083aa <__mdiff+0xb6>
 8008388:	6106      	str	r6, [r0, #16]
 800838a:	e7c5      	b.n	8008318 <__mdiff+0x24>
 800838c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008390:	fa1e f381 	uxtah	r3, lr, r1
 8008394:	141a      	asrs	r2, r3, #16
 8008396:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800839a:	b29b      	uxth	r3, r3
 800839c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083a0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80083a4:	f845 3b04 	str.w	r3, [r5], #4
 80083a8:	e7e9      	b.n	800837e <__mdiff+0x8a>
 80083aa:	3e01      	subs	r6, #1
 80083ac:	e7e9      	b.n	8008382 <__mdiff+0x8e>

080083ae <__d2b>:
 80083ae:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80083b2:	460e      	mov	r6, r1
 80083b4:	2101      	movs	r1, #1
 80083b6:	ec59 8b10 	vmov	r8, r9, d0
 80083ba:	4615      	mov	r5, r2
 80083bc:	f7ff fd6b 	bl	8007e96 <_Balloc>
 80083c0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80083c4:	4607      	mov	r7, r0
 80083c6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80083ca:	bb34      	cbnz	r4, 800841a <__d2b+0x6c>
 80083cc:	9301      	str	r3, [sp, #4]
 80083ce:	f1b8 0300 	subs.w	r3, r8, #0
 80083d2:	d027      	beq.n	8008424 <__d2b+0x76>
 80083d4:	a802      	add	r0, sp, #8
 80083d6:	f840 3d08 	str.w	r3, [r0, #-8]!
 80083da:	f7ff fe01 	bl	8007fe0 <__lo0bits>
 80083de:	9900      	ldr	r1, [sp, #0]
 80083e0:	b1f0      	cbz	r0, 8008420 <__d2b+0x72>
 80083e2:	9a01      	ldr	r2, [sp, #4]
 80083e4:	f1c0 0320 	rsb	r3, r0, #32
 80083e8:	fa02 f303 	lsl.w	r3, r2, r3
 80083ec:	430b      	orrs	r3, r1
 80083ee:	40c2      	lsrs	r2, r0
 80083f0:	617b      	str	r3, [r7, #20]
 80083f2:	9201      	str	r2, [sp, #4]
 80083f4:	9b01      	ldr	r3, [sp, #4]
 80083f6:	61bb      	str	r3, [r7, #24]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	bf14      	ite	ne
 80083fc:	2102      	movne	r1, #2
 80083fe:	2101      	moveq	r1, #1
 8008400:	6139      	str	r1, [r7, #16]
 8008402:	b1c4      	cbz	r4, 8008436 <__d2b+0x88>
 8008404:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008408:	4404      	add	r4, r0
 800840a:	6034      	str	r4, [r6, #0]
 800840c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008410:	6028      	str	r0, [r5, #0]
 8008412:	4638      	mov	r0, r7
 8008414:	b003      	add	sp, #12
 8008416:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800841a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800841e:	e7d5      	b.n	80083cc <__d2b+0x1e>
 8008420:	6179      	str	r1, [r7, #20]
 8008422:	e7e7      	b.n	80083f4 <__d2b+0x46>
 8008424:	a801      	add	r0, sp, #4
 8008426:	f7ff fddb 	bl	8007fe0 <__lo0bits>
 800842a:	9b01      	ldr	r3, [sp, #4]
 800842c:	617b      	str	r3, [r7, #20]
 800842e:	2101      	movs	r1, #1
 8008430:	6139      	str	r1, [r7, #16]
 8008432:	3020      	adds	r0, #32
 8008434:	e7e5      	b.n	8008402 <__d2b+0x54>
 8008436:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800843a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800843e:	6030      	str	r0, [r6, #0]
 8008440:	6918      	ldr	r0, [r3, #16]
 8008442:	f7ff fdae 	bl	8007fa2 <__hi0bits>
 8008446:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800844a:	e7e1      	b.n	8008410 <__d2b+0x62>

0800844c <_calloc_r>:
 800844c:	b538      	push	{r3, r4, r5, lr}
 800844e:	fb02 f401 	mul.w	r4, r2, r1
 8008452:	4621      	mov	r1, r4
 8008454:	f7fe fa68 	bl	8006928 <_malloc_r>
 8008458:	4605      	mov	r5, r0
 800845a:	b118      	cbz	r0, 8008464 <_calloc_r+0x18>
 800845c:	4622      	mov	r2, r4
 800845e:	2100      	movs	r1, #0
 8008460:	f7fe fa0c 	bl	800687c <memset>
 8008464:	4628      	mov	r0, r5
 8008466:	bd38      	pop	{r3, r4, r5, pc}

08008468 <__ssputs_r>:
 8008468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800846c:	688e      	ldr	r6, [r1, #8]
 800846e:	429e      	cmp	r6, r3
 8008470:	4682      	mov	sl, r0
 8008472:	460c      	mov	r4, r1
 8008474:	4690      	mov	r8, r2
 8008476:	4699      	mov	r9, r3
 8008478:	d837      	bhi.n	80084ea <__ssputs_r+0x82>
 800847a:	898a      	ldrh	r2, [r1, #12]
 800847c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008480:	d031      	beq.n	80084e6 <__ssputs_r+0x7e>
 8008482:	6825      	ldr	r5, [r4, #0]
 8008484:	6909      	ldr	r1, [r1, #16]
 8008486:	1a6f      	subs	r7, r5, r1
 8008488:	6965      	ldr	r5, [r4, #20]
 800848a:	2302      	movs	r3, #2
 800848c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008490:	fb95 f5f3 	sdiv	r5, r5, r3
 8008494:	f109 0301 	add.w	r3, r9, #1
 8008498:	443b      	add	r3, r7
 800849a:	429d      	cmp	r5, r3
 800849c:	bf38      	it	cc
 800849e:	461d      	movcc	r5, r3
 80084a0:	0553      	lsls	r3, r2, #21
 80084a2:	d530      	bpl.n	8008506 <__ssputs_r+0x9e>
 80084a4:	4629      	mov	r1, r5
 80084a6:	f7fe fa3f 	bl	8006928 <_malloc_r>
 80084aa:	4606      	mov	r6, r0
 80084ac:	b950      	cbnz	r0, 80084c4 <__ssputs_r+0x5c>
 80084ae:	230c      	movs	r3, #12
 80084b0:	f8ca 3000 	str.w	r3, [sl]
 80084b4:	89a3      	ldrh	r3, [r4, #12]
 80084b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084ba:	81a3      	strh	r3, [r4, #12]
 80084bc:	f04f 30ff 	mov.w	r0, #4294967295
 80084c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084c4:	463a      	mov	r2, r7
 80084c6:	6921      	ldr	r1, [r4, #16]
 80084c8:	f7ff fcd8 	bl	8007e7c <memcpy>
 80084cc:	89a3      	ldrh	r3, [r4, #12]
 80084ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80084d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084d6:	81a3      	strh	r3, [r4, #12]
 80084d8:	6126      	str	r6, [r4, #16]
 80084da:	6165      	str	r5, [r4, #20]
 80084dc:	443e      	add	r6, r7
 80084de:	1bed      	subs	r5, r5, r7
 80084e0:	6026      	str	r6, [r4, #0]
 80084e2:	60a5      	str	r5, [r4, #8]
 80084e4:	464e      	mov	r6, r9
 80084e6:	454e      	cmp	r6, r9
 80084e8:	d900      	bls.n	80084ec <__ssputs_r+0x84>
 80084ea:	464e      	mov	r6, r9
 80084ec:	4632      	mov	r2, r6
 80084ee:	4641      	mov	r1, r8
 80084f0:	6820      	ldr	r0, [r4, #0]
 80084f2:	f000 f91d 	bl	8008730 <memmove>
 80084f6:	68a3      	ldr	r3, [r4, #8]
 80084f8:	1b9b      	subs	r3, r3, r6
 80084fa:	60a3      	str	r3, [r4, #8]
 80084fc:	6823      	ldr	r3, [r4, #0]
 80084fe:	441e      	add	r6, r3
 8008500:	6026      	str	r6, [r4, #0]
 8008502:	2000      	movs	r0, #0
 8008504:	e7dc      	b.n	80084c0 <__ssputs_r+0x58>
 8008506:	462a      	mov	r2, r5
 8008508:	f000 f92b 	bl	8008762 <_realloc_r>
 800850c:	4606      	mov	r6, r0
 800850e:	2800      	cmp	r0, #0
 8008510:	d1e2      	bne.n	80084d8 <__ssputs_r+0x70>
 8008512:	6921      	ldr	r1, [r4, #16]
 8008514:	4650      	mov	r0, sl
 8008516:	f7fe f9b9 	bl	800688c <_free_r>
 800851a:	e7c8      	b.n	80084ae <__ssputs_r+0x46>

0800851c <_svfiprintf_r>:
 800851c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008520:	461d      	mov	r5, r3
 8008522:	898b      	ldrh	r3, [r1, #12]
 8008524:	061f      	lsls	r7, r3, #24
 8008526:	b09d      	sub	sp, #116	; 0x74
 8008528:	4680      	mov	r8, r0
 800852a:	460c      	mov	r4, r1
 800852c:	4616      	mov	r6, r2
 800852e:	d50f      	bpl.n	8008550 <_svfiprintf_r+0x34>
 8008530:	690b      	ldr	r3, [r1, #16]
 8008532:	b96b      	cbnz	r3, 8008550 <_svfiprintf_r+0x34>
 8008534:	2140      	movs	r1, #64	; 0x40
 8008536:	f7fe f9f7 	bl	8006928 <_malloc_r>
 800853a:	6020      	str	r0, [r4, #0]
 800853c:	6120      	str	r0, [r4, #16]
 800853e:	b928      	cbnz	r0, 800854c <_svfiprintf_r+0x30>
 8008540:	230c      	movs	r3, #12
 8008542:	f8c8 3000 	str.w	r3, [r8]
 8008546:	f04f 30ff 	mov.w	r0, #4294967295
 800854a:	e0c8      	b.n	80086de <_svfiprintf_r+0x1c2>
 800854c:	2340      	movs	r3, #64	; 0x40
 800854e:	6163      	str	r3, [r4, #20]
 8008550:	2300      	movs	r3, #0
 8008552:	9309      	str	r3, [sp, #36]	; 0x24
 8008554:	2320      	movs	r3, #32
 8008556:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800855a:	2330      	movs	r3, #48	; 0x30
 800855c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008560:	9503      	str	r5, [sp, #12]
 8008562:	f04f 0b01 	mov.w	fp, #1
 8008566:	4637      	mov	r7, r6
 8008568:	463d      	mov	r5, r7
 800856a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800856e:	b10b      	cbz	r3, 8008574 <_svfiprintf_r+0x58>
 8008570:	2b25      	cmp	r3, #37	; 0x25
 8008572:	d13e      	bne.n	80085f2 <_svfiprintf_r+0xd6>
 8008574:	ebb7 0a06 	subs.w	sl, r7, r6
 8008578:	d00b      	beq.n	8008592 <_svfiprintf_r+0x76>
 800857a:	4653      	mov	r3, sl
 800857c:	4632      	mov	r2, r6
 800857e:	4621      	mov	r1, r4
 8008580:	4640      	mov	r0, r8
 8008582:	f7ff ff71 	bl	8008468 <__ssputs_r>
 8008586:	3001      	adds	r0, #1
 8008588:	f000 80a4 	beq.w	80086d4 <_svfiprintf_r+0x1b8>
 800858c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800858e:	4453      	add	r3, sl
 8008590:	9309      	str	r3, [sp, #36]	; 0x24
 8008592:	783b      	ldrb	r3, [r7, #0]
 8008594:	2b00      	cmp	r3, #0
 8008596:	f000 809d 	beq.w	80086d4 <_svfiprintf_r+0x1b8>
 800859a:	2300      	movs	r3, #0
 800859c:	f04f 32ff 	mov.w	r2, #4294967295
 80085a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085a4:	9304      	str	r3, [sp, #16]
 80085a6:	9307      	str	r3, [sp, #28]
 80085a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085ac:	931a      	str	r3, [sp, #104]	; 0x68
 80085ae:	462f      	mov	r7, r5
 80085b0:	2205      	movs	r2, #5
 80085b2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80085b6:	4850      	ldr	r0, [pc, #320]	; (80086f8 <_svfiprintf_r+0x1dc>)
 80085b8:	f7f7 fe9a 	bl	80002f0 <memchr>
 80085bc:	9b04      	ldr	r3, [sp, #16]
 80085be:	b9d0      	cbnz	r0, 80085f6 <_svfiprintf_r+0xda>
 80085c0:	06d9      	lsls	r1, r3, #27
 80085c2:	bf44      	itt	mi
 80085c4:	2220      	movmi	r2, #32
 80085c6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80085ca:	071a      	lsls	r2, r3, #28
 80085cc:	bf44      	itt	mi
 80085ce:	222b      	movmi	r2, #43	; 0x2b
 80085d0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80085d4:	782a      	ldrb	r2, [r5, #0]
 80085d6:	2a2a      	cmp	r2, #42	; 0x2a
 80085d8:	d015      	beq.n	8008606 <_svfiprintf_r+0xea>
 80085da:	9a07      	ldr	r2, [sp, #28]
 80085dc:	462f      	mov	r7, r5
 80085de:	2000      	movs	r0, #0
 80085e0:	250a      	movs	r5, #10
 80085e2:	4639      	mov	r1, r7
 80085e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085e8:	3b30      	subs	r3, #48	; 0x30
 80085ea:	2b09      	cmp	r3, #9
 80085ec:	d94d      	bls.n	800868a <_svfiprintf_r+0x16e>
 80085ee:	b1b8      	cbz	r0, 8008620 <_svfiprintf_r+0x104>
 80085f0:	e00f      	b.n	8008612 <_svfiprintf_r+0xf6>
 80085f2:	462f      	mov	r7, r5
 80085f4:	e7b8      	b.n	8008568 <_svfiprintf_r+0x4c>
 80085f6:	4a40      	ldr	r2, [pc, #256]	; (80086f8 <_svfiprintf_r+0x1dc>)
 80085f8:	1a80      	subs	r0, r0, r2
 80085fa:	fa0b f000 	lsl.w	r0, fp, r0
 80085fe:	4318      	orrs	r0, r3
 8008600:	9004      	str	r0, [sp, #16]
 8008602:	463d      	mov	r5, r7
 8008604:	e7d3      	b.n	80085ae <_svfiprintf_r+0x92>
 8008606:	9a03      	ldr	r2, [sp, #12]
 8008608:	1d11      	adds	r1, r2, #4
 800860a:	6812      	ldr	r2, [r2, #0]
 800860c:	9103      	str	r1, [sp, #12]
 800860e:	2a00      	cmp	r2, #0
 8008610:	db01      	blt.n	8008616 <_svfiprintf_r+0xfa>
 8008612:	9207      	str	r2, [sp, #28]
 8008614:	e004      	b.n	8008620 <_svfiprintf_r+0x104>
 8008616:	4252      	negs	r2, r2
 8008618:	f043 0302 	orr.w	r3, r3, #2
 800861c:	9207      	str	r2, [sp, #28]
 800861e:	9304      	str	r3, [sp, #16]
 8008620:	783b      	ldrb	r3, [r7, #0]
 8008622:	2b2e      	cmp	r3, #46	; 0x2e
 8008624:	d10c      	bne.n	8008640 <_svfiprintf_r+0x124>
 8008626:	787b      	ldrb	r3, [r7, #1]
 8008628:	2b2a      	cmp	r3, #42	; 0x2a
 800862a:	d133      	bne.n	8008694 <_svfiprintf_r+0x178>
 800862c:	9b03      	ldr	r3, [sp, #12]
 800862e:	1d1a      	adds	r2, r3, #4
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	9203      	str	r2, [sp, #12]
 8008634:	2b00      	cmp	r3, #0
 8008636:	bfb8      	it	lt
 8008638:	f04f 33ff 	movlt.w	r3, #4294967295
 800863c:	3702      	adds	r7, #2
 800863e:	9305      	str	r3, [sp, #20]
 8008640:	4d2e      	ldr	r5, [pc, #184]	; (80086fc <_svfiprintf_r+0x1e0>)
 8008642:	7839      	ldrb	r1, [r7, #0]
 8008644:	2203      	movs	r2, #3
 8008646:	4628      	mov	r0, r5
 8008648:	f7f7 fe52 	bl	80002f0 <memchr>
 800864c:	b138      	cbz	r0, 800865e <_svfiprintf_r+0x142>
 800864e:	2340      	movs	r3, #64	; 0x40
 8008650:	1b40      	subs	r0, r0, r5
 8008652:	fa03 f000 	lsl.w	r0, r3, r0
 8008656:	9b04      	ldr	r3, [sp, #16]
 8008658:	4303      	orrs	r3, r0
 800865a:	3701      	adds	r7, #1
 800865c:	9304      	str	r3, [sp, #16]
 800865e:	7839      	ldrb	r1, [r7, #0]
 8008660:	4827      	ldr	r0, [pc, #156]	; (8008700 <_svfiprintf_r+0x1e4>)
 8008662:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008666:	2206      	movs	r2, #6
 8008668:	1c7e      	adds	r6, r7, #1
 800866a:	f7f7 fe41 	bl	80002f0 <memchr>
 800866e:	2800      	cmp	r0, #0
 8008670:	d038      	beq.n	80086e4 <_svfiprintf_r+0x1c8>
 8008672:	4b24      	ldr	r3, [pc, #144]	; (8008704 <_svfiprintf_r+0x1e8>)
 8008674:	bb13      	cbnz	r3, 80086bc <_svfiprintf_r+0x1a0>
 8008676:	9b03      	ldr	r3, [sp, #12]
 8008678:	3307      	adds	r3, #7
 800867a:	f023 0307 	bic.w	r3, r3, #7
 800867e:	3308      	adds	r3, #8
 8008680:	9303      	str	r3, [sp, #12]
 8008682:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008684:	444b      	add	r3, r9
 8008686:	9309      	str	r3, [sp, #36]	; 0x24
 8008688:	e76d      	b.n	8008566 <_svfiprintf_r+0x4a>
 800868a:	fb05 3202 	mla	r2, r5, r2, r3
 800868e:	2001      	movs	r0, #1
 8008690:	460f      	mov	r7, r1
 8008692:	e7a6      	b.n	80085e2 <_svfiprintf_r+0xc6>
 8008694:	2300      	movs	r3, #0
 8008696:	3701      	adds	r7, #1
 8008698:	9305      	str	r3, [sp, #20]
 800869a:	4619      	mov	r1, r3
 800869c:	250a      	movs	r5, #10
 800869e:	4638      	mov	r0, r7
 80086a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086a4:	3a30      	subs	r2, #48	; 0x30
 80086a6:	2a09      	cmp	r2, #9
 80086a8:	d903      	bls.n	80086b2 <_svfiprintf_r+0x196>
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d0c8      	beq.n	8008640 <_svfiprintf_r+0x124>
 80086ae:	9105      	str	r1, [sp, #20]
 80086b0:	e7c6      	b.n	8008640 <_svfiprintf_r+0x124>
 80086b2:	fb05 2101 	mla	r1, r5, r1, r2
 80086b6:	2301      	movs	r3, #1
 80086b8:	4607      	mov	r7, r0
 80086ba:	e7f0      	b.n	800869e <_svfiprintf_r+0x182>
 80086bc:	ab03      	add	r3, sp, #12
 80086be:	9300      	str	r3, [sp, #0]
 80086c0:	4622      	mov	r2, r4
 80086c2:	4b11      	ldr	r3, [pc, #68]	; (8008708 <_svfiprintf_r+0x1ec>)
 80086c4:	a904      	add	r1, sp, #16
 80086c6:	4640      	mov	r0, r8
 80086c8:	f7fe fa0e 	bl	8006ae8 <_printf_float>
 80086cc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80086d0:	4681      	mov	r9, r0
 80086d2:	d1d6      	bne.n	8008682 <_svfiprintf_r+0x166>
 80086d4:	89a3      	ldrh	r3, [r4, #12]
 80086d6:	065b      	lsls	r3, r3, #25
 80086d8:	f53f af35 	bmi.w	8008546 <_svfiprintf_r+0x2a>
 80086dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80086de:	b01d      	add	sp, #116	; 0x74
 80086e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086e4:	ab03      	add	r3, sp, #12
 80086e6:	9300      	str	r3, [sp, #0]
 80086e8:	4622      	mov	r2, r4
 80086ea:	4b07      	ldr	r3, [pc, #28]	; (8008708 <_svfiprintf_r+0x1ec>)
 80086ec:	a904      	add	r1, sp, #16
 80086ee:	4640      	mov	r0, r8
 80086f0:	f7fe fc9c 	bl	800702c <_printf_i>
 80086f4:	e7ea      	b.n	80086cc <_svfiprintf_r+0x1b0>
 80086f6:	bf00      	nop
 80086f8:	08008a5c 	.word	0x08008a5c
 80086fc:	08008a62 	.word	0x08008a62
 8008700:	08008a66 	.word	0x08008a66
 8008704:	08006ae9 	.word	0x08006ae9
 8008708:	08008469 	.word	0x08008469

0800870c <__ascii_mbtowc>:
 800870c:	b082      	sub	sp, #8
 800870e:	b901      	cbnz	r1, 8008712 <__ascii_mbtowc+0x6>
 8008710:	a901      	add	r1, sp, #4
 8008712:	b142      	cbz	r2, 8008726 <__ascii_mbtowc+0x1a>
 8008714:	b14b      	cbz	r3, 800872a <__ascii_mbtowc+0x1e>
 8008716:	7813      	ldrb	r3, [r2, #0]
 8008718:	600b      	str	r3, [r1, #0]
 800871a:	7812      	ldrb	r2, [r2, #0]
 800871c:	1c10      	adds	r0, r2, #0
 800871e:	bf18      	it	ne
 8008720:	2001      	movne	r0, #1
 8008722:	b002      	add	sp, #8
 8008724:	4770      	bx	lr
 8008726:	4610      	mov	r0, r2
 8008728:	e7fb      	b.n	8008722 <__ascii_mbtowc+0x16>
 800872a:	f06f 0001 	mvn.w	r0, #1
 800872e:	e7f8      	b.n	8008722 <__ascii_mbtowc+0x16>

08008730 <memmove>:
 8008730:	4288      	cmp	r0, r1
 8008732:	b510      	push	{r4, lr}
 8008734:	eb01 0302 	add.w	r3, r1, r2
 8008738:	d807      	bhi.n	800874a <memmove+0x1a>
 800873a:	1e42      	subs	r2, r0, #1
 800873c:	4299      	cmp	r1, r3
 800873e:	d00a      	beq.n	8008756 <memmove+0x26>
 8008740:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008744:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008748:	e7f8      	b.n	800873c <memmove+0xc>
 800874a:	4283      	cmp	r3, r0
 800874c:	d9f5      	bls.n	800873a <memmove+0xa>
 800874e:	1881      	adds	r1, r0, r2
 8008750:	1ad2      	subs	r2, r2, r3
 8008752:	42d3      	cmn	r3, r2
 8008754:	d100      	bne.n	8008758 <memmove+0x28>
 8008756:	bd10      	pop	{r4, pc}
 8008758:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800875c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008760:	e7f7      	b.n	8008752 <memmove+0x22>

08008762 <_realloc_r>:
 8008762:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008764:	4607      	mov	r7, r0
 8008766:	4614      	mov	r4, r2
 8008768:	460e      	mov	r6, r1
 800876a:	b921      	cbnz	r1, 8008776 <_realloc_r+0x14>
 800876c:	4611      	mov	r1, r2
 800876e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008772:	f7fe b8d9 	b.w	8006928 <_malloc_r>
 8008776:	b922      	cbnz	r2, 8008782 <_realloc_r+0x20>
 8008778:	f7fe f888 	bl	800688c <_free_r>
 800877c:	4625      	mov	r5, r4
 800877e:	4628      	mov	r0, r5
 8008780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008782:	f000 f821 	bl	80087c8 <_malloc_usable_size_r>
 8008786:	42a0      	cmp	r0, r4
 8008788:	d20f      	bcs.n	80087aa <_realloc_r+0x48>
 800878a:	4621      	mov	r1, r4
 800878c:	4638      	mov	r0, r7
 800878e:	f7fe f8cb 	bl	8006928 <_malloc_r>
 8008792:	4605      	mov	r5, r0
 8008794:	2800      	cmp	r0, #0
 8008796:	d0f2      	beq.n	800877e <_realloc_r+0x1c>
 8008798:	4631      	mov	r1, r6
 800879a:	4622      	mov	r2, r4
 800879c:	f7ff fb6e 	bl	8007e7c <memcpy>
 80087a0:	4631      	mov	r1, r6
 80087a2:	4638      	mov	r0, r7
 80087a4:	f7fe f872 	bl	800688c <_free_r>
 80087a8:	e7e9      	b.n	800877e <_realloc_r+0x1c>
 80087aa:	4635      	mov	r5, r6
 80087ac:	e7e7      	b.n	800877e <_realloc_r+0x1c>

080087ae <__ascii_wctomb>:
 80087ae:	b149      	cbz	r1, 80087c4 <__ascii_wctomb+0x16>
 80087b0:	2aff      	cmp	r2, #255	; 0xff
 80087b2:	bf85      	ittet	hi
 80087b4:	238a      	movhi	r3, #138	; 0x8a
 80087b6:	6003      	strhi	r3, [r0, #0]
 80087b8:	700a      	strbls	r2, [r1, #0]
 80087ba:	f04f 30ff 	movhi.w	r0, #4294967295
 80087be:	bf98      	it	ls
 80087c0:	2001      	movls	r0, #1
 80087c2:	4770      	bx	lr
 80087c4:	4608      	mov	r0, r1
 80087c6:	4770      	bx	lr

080087c8 <_malloc_usable_size_r>:
 80087c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087cc:	1f18      	subs	r0, r3, #4
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	bfbc      	itt	lt
 80087d2:	580b      	ldrlt	r3, [r1, r0]
 80087d4:	18c0      	addlt	r0, r0, r3
 80087d6:	4770      	bx	lr

080087d8 <sqrtf>:
 80087d8:	b500      	push	{lr}
 80087da:	ed2d 8b02 	vpush	{d8}
 80087de:	b08b      	sub	sp, #44	; 0x2c
 80087e0:	eeb0 8a40 	vmov.f32	s16, s0
 80087e4:	f000 f848 	bl	8008878 <__ieee754_sqrtf>
 80087e8:	4b21      	ldr	r3, [pc, #132]	; (8008870 <sqrtf+0x98>)
 80087ea:	f993 3000 	ldrsb.w	r3, [r3]
 80087ee:	1c5a      	adds	r2, r3, #1
 80087f0:	d028      	beq.n	8008844 <sqrtf+0x6c>
 80087f2:	eeb4 8a48 	vcmp.f32	s16, s16
 80087f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087fa:	d623      	bvs.n	8008844 <sqrtf+0x6c>
 80087fc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008804:	d51e      	bpl.n	8008844 <sqrtf+0x6c>
 8008806:	2201      	movs	r2, #1
 8008808:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 800880c:	9200      	str	r2, [sp, #0]
 800880e:	4a19      	ldr	r2, [pc, #100]	; (8008874 <sqrtf+0x9c>)
 8008810:	9201      	str	r2, [sp, #4]
 8008812:	2200      	movs	r2, #0
 8008814:	9208      	str	r2, [sp, #32]
 8008816:	ed8d 8b04 	vstr	d8, [sp, #16]
 800881a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800881e:	ed9f 7b12 	vldr	d7, [pc, #72]	; 8008868 <sqrtf+0x90>
 8008822:	b9a3      	cbnz	r3, 800884e <sqrtf+0x76>
 8008824:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008828:	4668      	mov	r0, sp
 800882a:	f000 f828 	bl	800887e <matherr>
 800882e:	b1a0      	cbz	r0, 800885a <sqrtf+0x82>
 8008830:	9b08      	ldr	r3, [sp, #32]
 8008832:	b11b      	cbz	r3, 800883c <sqrtf+0x64>
 8008834:	f7fd fff0 	bl	8006818 <__errno>
 8008838:	9b08      	ldr	r3, [sp, #32]
 800883a:	6003      	str	r3, [r0, #0]
 800883c:	ed9d 0b06 	vldr	d0, [sp, #24]
 8008840:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8008844:	b00b      	add	sp, #44	; 0x2c
 8008846:	ecbd 8b02 	vpop	{d8}
 800884a:	f85d fb04 	ldr.w	pc, [sp], #4
 800884e:	2b02      	cmp	r3, #2
 8008850:	ee87 6b07 	vdiv.f64	d6, d7, d7
 8008854:	ed8d 6b06 	vstr	d6, [sp, #24]
 8008858:	d1e6      	bne.n	8008828 <sqrtf+0x50>
 800885a:	f7fd ffdd 	bl	8006818 <__errno>
 800885e:	2321      	movs	r3, #33	; 0x21
 8008860:	6003      	str	r3, [r0, #0]
 8008862:	e7e5      	b.n	8008830 <sqrtf+0x58>
 8008864:	f3af 8000 	nop.w
	...
 8008870:	200001e0 	.word	0x200001e0
 8008874:	08008b78 	.word	0x08008b78

08008878 <__ieee754_sqrtf>:
 8008878:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800887c:	4770      	bx	lr

0800887e <matherr>:
 800887e:	2000      	movs	r0, #0
 8008880:	4770      	bx	lr
	...

08008884 <_init>:
 8008884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008886:	bf00      	nop
 8008888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800888a:	bc08      	pop	{r3}
 800888c:	469e      	mov	lr, r3
 800888e:	4770      	bx	lr

08008890 <_fini>:
 8008890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008892:	bf00      	nop
 8008894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008896:	bc08      	pop	{r3}
 8008898:	469e      	mov	lr, r3
 800889a:	4770      	bx	lr
