3754
cfgADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIFPLR0_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIFPLR0_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIFPLR0_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIFPLR0_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIFPLR0_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIFPLR0_0_DEVICE_CAP 3 0x5c 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIFPLR0_0_DEVICE_CAP2 3 0x7c 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIFPLR0_0_DEVICE_CNTL 3 0x60 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
cfgBIFPLR0_0_DEVICE_CNTL2 3 0x80 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIFPLR0_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIFPLR0_0_DEVICE_STATUS 3 0x62 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIFPLR0_0_DEVICE_STATUS2 3 0x82 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR0_0_EXT_BRIDGE_CNTL 3 0x40 1 0 4294967295
	IO_PORT_80_EN 0 0
cfgBIFPLR0_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIFPLR0_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIFPLR0_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIFPLR0_0_IO_BASE_LIMIT 3 0x1c 4 0 4294967295
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
cfgBIFPLR0_0_IO_BASE_LIMIT_HI 3 0x30 2 0 4294967295
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
cfgBIFPLR0_0_IRQ_BRIDGE_CNTL 3 0x3e 8 0 4294967295
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
cfgBIFPLR0_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIFPLR0_0_LINK_CAP 3 0x64 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIFPLR0_0_LINK_CAP2 3 0x84 5 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 11
	LOWER_SKP_OS_RCV_SUPPORT 16 18
	RESERVED 19 31
cfgBIFPLR0_0_LINK_CNTL 3 0x68 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIFPLR0_0_LINK_CNTL2 3 0x88 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIFPLR0_0_LINK_STATUS 3 0x6a 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIFPLR0_0_LINK_STATUS2 3 0x8a 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIFPLR0_0_MEM_BASE_LIMIT 3 0x20 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
cfgBIFPLR0_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR0_0_MSI_MAP_ADDR_HI 3 0xd0 1 0 4294967295
	MSI_MAP_ADDR_HI 0 31
cfgBIFPLR0_0_MSI_MAP_ADDR_LO 3 0xcc 1 0 4294967295
	MSI_MAP_ADDR_LO 20 31
cfgBIFPLR0_0_MSI_MAP_CAP 3 0xca 3 0 4294967295
	EN 0 0
	FIXD 1 1
	CAP_TYPE 11 15
cfgBIFPLR0_0_MSI_MAP_CAP_LIST 3 0xc8 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR0_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIFPLR0_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIFPLR0_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIFPLR0_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIFPLR0_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIFPLR0_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIFPLR0_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIFPLR0_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR0_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIFPLR0_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR0_0_PCIE_CAP 3 0x5a 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIFPLR0_0_PCIE_CAP_LIST 3 0x58 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR0_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIFPLR0_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIFPLR0_0_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIFPLR0_0_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIFPLR0_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR0_0_PCIE_DPC_CAP_LIST 3 0x384 6 0 4294967295
	DPC_INTR_MSG_NUM 0 4
	RP_EXTENSIONS_FOR_DPC 5 5
	POISONED_TLP_EGRESS_BLOCKING_SUPPORTED 6 6
	DPC_SOFTWARE_TRIGGERING_SUPPORTED 7 7
	RP_PIO_LOG_SIZE 8 11
	DL_ACTIVE_ERR_COR_SIGNALING_SUPPORTED 12 12
cfgBIFPLR0_0_PCIE_DPC_CNTL 3 0x386 7 0 4294967295
	DPC_TRIGGER_ENABLE 0 1
	DPC_COMPLETION_CONTROL 2 2
	DPC_INTERRUPT_ENABLE 3 3
	DPC_ERR_COR_ENABLE 4 4
	POISONED_TLP_EGRESS_BLOCKING_ENABLE 5 5
	DPC_SOFTWARE_TRIGGER 6 6
	DL_ACTIVE_ERR_COR_ENABLE 7 7
cfgBIFPLR0_0_PCIE_DPC_ENH_CAP_LIST 3 0x380 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR0_0_PCIE_DPC_ERROR_SOURCE_ID 3 0x38a 1 0 4294967295
	DPC_ERROR_SOURCE_ID 0 15
cfgBIFPLR0_0_PCIE_DPC_STATUS 3 0x388 6 0 4294967295
	DPC_TRIGGER_STATUS 0 0
	DPC_TRIGGER_REASON 1 2
	DPC_INTERRUPT_STATUS 3 3
	DPC_RP_BUSY 4 4
	DPC_TRIGGER_REASON_EXTENSION 5 6
	RP_PIO_FIRST_ERROR_POINTER 8 12
cfgBIFPLR0_0_PCIE_ERR_SRC_ID 3 0x184 2 0 4294967295
	ERR_CORR_SRC_ID 0 15
	ERR_FATAL_NONFATAL_SRC_ID 16 31
cfgBIFPLR0_0_PCIE_ESM_CAP_1 3 0x3d4 30 0 4294967295
	ESM_8P0G 0 0
	ESM_8P1G 1 1
	ESM_8P2G 2 2
	ESM_8P3G 3 3
	ESM_8P4G 4 4
	ESM_8P5G 5 5
	ESM_8P6G 6 6
	ESM_8P7G 7 7
	ESM_8P8G 8 8
	ESM_8P9G 9 9
	ESM_9P0G 10 10
	ESM_9P1G 11 11
	ESM_9P2G 12 12
	ESM_9P3G 13 13
	ESM_9P4G 14 14
	ESM_9P5G 15 15
	ESM_9P6G 16 16
	ESM_9P7G 17 17
	ESM_9P8G 18 18
	ESM_9P9G 19 19
	ESM_10P0G 20 20
	ESM_10P1G 21 21
	ESM_10P2G 22 22
	ESM_10P3G 23 23
	ESM_10P4G 24 24
	ESM_10P5G 25 25
	ESM_10P6G 26 26
	ESM_10P7G 27 27
	ESM_10P8G 28 28
	ESM_10P9G 29 29
cfgBIFPLR0_0_PCIE_ESM_CAP_2 3 0x3d8 30 0 4294967295
	ESM_11P0G 0 0
	ESM_11P1G 1 1
	ESM_11P2G 2 2
	ESM_11P3G 3 3
	ESM_11P4G 4 4
	ESM_11P5G 5 5
	ESM_11P6G 6 6
	ESM_11P7G 7 7
	ESM_11P8G 8 8
	ESM_11P9G 9 9
	ESM_12P0G 10 10
	ESM_12P1G 11 11
	ESM_12P2G 12 12
	ESM_12P3G 13 13
	ESM_12P4G 14 14
	ESM_12P5G 15 15
	ESM_12P6G 16 16
	ESM_12P7G 17 17
	ESM_12P8G 18 18
	ESM_12P9G 19 19
	ESM_13P0G 20 20
	ESM_13P1G 21 21
	ESM_13P2G 22 22
	ESM_13P3G 23 23
	ESM_13P4G 24 24
	ESM_13P5G 25 25
	ESM_13P6G 26 26
	ESM_13P7G 27 27
	ESM_13P8G 28 28
	ESM_13P9G 29 29
cfgBIFPLR0_0_PCIE_ESM_CAP_3 3 0x3dc 20 0 4294967295
	ESM_14P0G 0 0
	ESM_14P1G 1 1
	ESM_14P2G 2 2
	ESM_14P3G 3 3
	ESM_14P4G 4 4
	ESM_14P5G 5 5
	ESM_14P6G 6 6
	ESM_14P7G 7 7
	ESM_14P8G 8 8
	ESM_14P9G 9 9
	ESM_15P0G 10 10
	ESM_15P1G 11 11
	ESM_15P2G 12 12
	ESM_15P3G 13 13
	ESM_15P4G 14 14
	ESM_15P5G 15 15
	ESM_15P6G 16 16
	ESM_15P7G 17 17
	ESM_15P8G 18 18
	ESM_15P9G 19 19
cfgBIFPLR0_0_PCIE_ESM_CAP_4 3 0x3e0 30 0 4294967295
	ESM_16P0G 0 0
	ESM_16P1G 1 1
	ESM_16P2G 2 2
	ESM_16P3G 3 3
	ESM_16P4G 4 4
	ESM_16P5G 5 5
	ESM_16P6G 6 6
	ESM_16P7G 7 7
	ESM_16P8G 8 8
	ESM_16P9G 9 9
	ESM_17P0G 10 10
	ESM_17P1G 11 11
	ESM_17P2G 12 12
	ESM_17P3G 13 13
	ESM_17P4G 14 14
	ESM_17P5G 15 15
	ESM_17P6G 16 16
	ESM_17P7G 17 17
	ESM_17P8G 18 18
	ESM_17P9G 19 19
	ESM_18P0G 20 20
	ESM_18P1G 21 21
	ESM_18P2G 22 22
	ESM_18P3G 23 23
	ESM_18P4G 24 24
	ESM_18P5G 25 25
	ESM_18P6G 26 26
	ESM_18P7G 27 27
	ESM_18P8G 28 28
	ESM_18P9G 29 29
cfgBIFPLR0_0_PCIE_ESM_CAP_5 3 0x3e4 30 0 4294967295
	ESM_19P0G 0 0
	ESM_19P1G 1 1
	ESM_19P2G 2 2
	ESM_19P3G 3 3
	ESM_19P4G 4 4
	ESM_19P5G 5 5
	ESM_19P6G 6 6
	ESM_19P7G 7 7
	ESM_19P8G 8 8
	ESM_19P9G 9 9
	ESM_20P0G 10 10
	ESM_20P1G 11 11
	ESM_20P2G 12 12
	ESM_20P3G 13 13
	ESM_20P4G 14 14
	ESM_20P5G 15 15
	ESM_20P6G 16 16
	ESM_20P7G 17 17
	ESM_20P8G 18 18
	ESM_20P9G 19 19
	ESM_21P0G 20 20
	ESM_21P1G 21 21
	ESM_21P2G 22 22
	ESM_21P3G 23 23
	ESM_21P4G 24 24
	ESM_21P5G 25 25
	ESM_21P6G 26 26
	ESM_21P7G 27 27
	ESM_21P8G 28 28
	ESM_21P9G 29 29
cfgBIFPLR0_0_PCIE_ESM_CAP_6 3 0x3e8 30 0 4294967295
	ESM_22P0G 0 0
	ESM_22P1G 1 1
	ESM_22P2G 2 2
	ESM_22P3G 3 3
	ESM_22P4G 4 4
	ESM_22P5G 5 5
	ESM_22P6G 6 6
	ESM_22P7G 7 7
	ESM_22P8G 8 8
	ESM_22P9G 9 9
	ESM_23P0G 10 10
	ESM_23P1G 11 11
	ESM_23P2G 12 12
	ESM_23P3G 13 13
	ESM_23P4G 14 14
	ESM_23P5G 15 15
	ESM_23P6G 16 16
	ESM_23P7G 17 17
	ESM_23P8G 18 18
	ESM_23P9G 19 19
	ESM_24P0G 20 20
	ESM_24P1G 21 21
	ESM_24P2G 22 22
	ESM_24P3G 23 23
	ESM_24P4G 24 24
	ESM_24P5G 25 25
	ESM_24P6G 26 26
	ESM_24P7G 27 27
	ESM_24P8G 28 28
	ESM_24P9G 29 29
cfgBIFPLR0_0_PCIE_ESM_CAP_7 3 0x3ec 31 0 4294967295
	ESM_25P0G 0 0
	ESM_25P1G 1 1
	ESM_25P2G 2 2
	ESM_25P3G 3 3
	ESM_25P4G 4 4
	ESM_25P5G 5 5
	ESM_25P6G 6 6
	ESM_25P7G 7 7
	ESM_25P8G 8 8
	ESM_25P9G 9 9
	ESM_26P0G 10 10
	ESM_26P1G 11 11
	ESM_26P2G 12 12
	ESM_26P3G 13 13
	ESM_26P4G 14 14
	ESM_26P5G 15 15
	ESM_26P6G 16 16
	ESM_26P7G 17 17
	ESM_26P8G 18 18
	ESM_26P9G 19 19
	ESM_27P0G 20 20
	ESM_27P1G 21 21
	ESM_27P2G 22 22
	ESM_27P3G 23 23
	ESM_27P4G 24 24
	ESM_27P5G 25 25
	ESM_27P6G 26 26
	ESM_27P7G 27 27
	ESM_27P8G 28 28
	ESM_27P9G 29 29
	ESM_28P0G 30 30
cfgBIFPLR0_0_PCIE_ESM_CAP_LIST 3 0x3c4 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR0_0_PCIE_ESM_CTRL 3 0x3d0 3 0 4294967295
	ESM_GEN_3_DATA_RATE 0 6
	ESM_GEN_4_DATA_RATE 8 14
	ESM_ENABLED 15 15
cfgBIFPLR0_0_PCIE_ESM_HEADER_1 3 0x3c8 3 0 4294967295
	ESM_VENDOR_ID 0 15
	ESM_CAP_REV 16 19
	ESM_CAP_LEN 20 31
cfgBIFPLR0_0_PCIE_ESM_HEADER_2 3 0x3cc 1 0 4294967295
	CAP_ID 0 15
cfgBIFPLR0_0_PCIE_ESM_STATUS 3 0x3ce 2 0 4294967295
	MIN_TIME_IN_EI_VAL 0 8
	MIN_TIME_IN_EI_SCALE 9 11
cfgBIFPLR0_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR0_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR0_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR0_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR0_0_PCIE_L1_PM_SUB_CAP 3 0x374 8 0 4294967295
	PCI_PM_L1_2_SUPPORTED 0 0
	PCI_PM_L1_1_SUPPORTED 1 1
	ASPM_L1_2_SUPPORTED 2 2
	ASPM_L1_1_SUPPORTED 3 3
	L1_PM_SUB_SUPPORTED 4 4
	PORT_CM_RESTORE_TIME 8 15
	PORT_T_POWER_ON_SCALE 16 17
	PORT_T_POWER_ON_VALUE 19 23
cfgBIFPLR0_0_PCIE_L1_PM_SUB_CAP_LIST 3 0x370 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR0_0_PCIE_L1_PM_SUB_CNTL 3 0x378 7 0 4294967295
	PCI_PM_L1_2_EN 0 0
	PCI_PM_L1_1_EN 1 1
	ASPM_L1_2_EN 2 2
	ASPM_L1_1_EN 3 3
	COMMON_MODE_RESTORE_TIME 8 15
	LTR_L1_2_THRESHOLD_VALUE 16 25
	LTR_L1_2_THRESHOLD_SCALE 29 31
cfgBIFPLR0_0_PCIE_L1_PM_SUB_CNTL2 3 0x37c 2 0 4294967295
	T_POWER_ON_SCALE 0 1
	T_POWER_ON_VALUE 3 7
cfgBIFPLR0_0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR0_0_PCIE_LANE_ERROR_STATUS 3 0x278 2 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
	RESERVED 16 31
cfgBIFPLR0_0_PCIE_LINK_CNTL3 3 0x274 4 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
	RESERVED 16 31
cfgBIFPLR0_0_PCIE_MC_ADDR0 3 0x2f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgBIFPLR0_0_PCIE_MC_ADDR1 3 0x2fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgBIFPLR0_0_PCIE_MC_BLOCK_ALL0 3 0x308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgBIFPLR0_0_PCIE_MC_BLOCK_ALL1 3 0x30c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgBIFPLR0_0_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0x310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgBIFPLR0_0_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0x314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgBIFPLR0_0_PCIE_MC_CAP 3 0x2f4 2 0 4294967295
	MC_MAX_GROUP 0 5
	MC_ECRC_REGEN_SUPP 15 15
cfgBIFPLR0_0_PCIE_MC_CNTL 3 0x2f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgBIFPLR0_0_PCIE_MC_ENH_CAP_LIST 3 0x2f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR0_0_PCIE_MC_OVERLAY_BAR0 3 0x318 2 0 4294967295
	MC_OVERLAY_SIZE 0 5
	MC_OVERLAY_BAR_0 6 31
cfgBIFPLR0_0_PCIE_MC_OVERLAY_BAR1 3 0x31c 1 0 4294967295
	MC_OVERLAY_BAR_1 0 31
cfgBIFPLR0_0_PCIE_MC_RCV0 3 0x300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgBIFPLR0_0_PCIE_MC_RCV1 3 0x304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgBIFPLR0_0_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIFPLR0_0_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIFPLR0_0_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIFPLR0_0_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIFPLR0_0_PCIE_ROOT_ERR_CMD 3 0x17c 3 0 4294967295
	CORR_ERR_REP_EN 0 0
	NONFATAL_ERR_REP_EN 1 1
	FATAL_ERR_REP_EN 2 2
cfgBIFPLR0_0_PCIE_ROOT_ERR_STATUS 3 0x180 8 0 4294967295
	ERR_CORR_RCVD 0 0
	MULT_ERR_CORR_RCVD 1 1
	ERR_FATAL_NONFATAL_RCVD 2 2
	MULT_ERR_FATAL_NONFATAL_RCVD 3 3
	FIRST_UNCORRECTABLE_FATAL 4 4
	NONFATAL_ERROR_MSG_RCVD 5 5
	FATAL_ERROR_MSG_RCVD 6 6
	ADV_ERR_INT_MSG_NUM 27 31
cfgBIFPLR0_0_PCIE_RP_PIO_EXCEPTION 3 0x39c 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR0_0_PCIE_RP_PIO_HDR_LOG0 3 0x3a0 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR0_0_PCIE_RP_PIO_HDR_LOG1 3 0x3a4 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR0_0_PCIE_RP_PIO_HDR_LOG2 3 0x3a8 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR0_0_PCIE_RP_PIO_HDR_LOG3 3 0x3ac 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR0_0_PCIE_RP_PIO_IMPSPEC_LOG 3 0x3b0 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR0_0_PCIE_RP_PIO_MASK 3 0x390 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR0_0_PCIE_RP_PIO_PREFIX_LOG0 3 0x3b4 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR0_0_PCIE_RP_PIO_PREFIX_LOG1 3 0x3b8 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR0_0_PCIE_RP_PIO_PREFIX_LOG2 3 0x3bc 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR0_0_PCIE_RP_PIO_PREFIX_LOG3 3 0x3c0 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR0_0_PCIE_RP_PIO_SEVERITY 3 0x394 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR0_0_PCIE_RP_PIO_STATUS 3 0x38c 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR0_0_PCIE_RP_PIO_SYSERROR 3 0x398 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR0_0_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR0_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR0_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR0_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR0_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR0_0_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIFPLR0_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIFPLR0_0_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIFPLR0_0_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIFPLR0_0_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIFPLR0_0_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIFPLR0_0_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIFPLR0_0_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIFPLR0_0_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIFPLR0_0_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR0_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIFPLR0_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIFPLR0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR0_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIFPLR0_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIFPLR0_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR0_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIFPLR0_0_PREF_BASE_LIMIT 3 0x24 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
cfgBIFPLR0_0_PREF_BASE_UPPER 3 0x28 1 0 4294967295
	PREF_BASE_UPPER 0 31
cfgBIFPLR0_0_PREF_LIMIT_UPPER 3 0x2c 1 0 4294967295
	PREF_LIMIT_UPPER 0 31
cfgBIFPLR0_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIFPLR0_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIFPLR0_0_ROOT_CAP 3 0x76 1 0 4294967295
	CRS_SOFTWARE_VISIBILITY 0 0
cfgBIFPLR0_0_ROOT_CNTL 3 0x74 5 0 4294967295
	SERR_ON_CORR_ERR_EN 0 0
	SERR_ON_NONFATAL_ERR_EN 1 1
	SERR_ON_FATAL_ERR_EN 2 2
	PM_INTERRUPT_EN 3 3
	CRS_SOFTWARE_VISIBILITY_EN 4 4
cfgBIFPLR0_0_ROOT_STATUS 3 0x78 3 0 4294967295
	PME_REQUESTOR_ID 0 15
	PME_STATUS 16 16
	PME_PENDING 17 17
cfgBIFPLR0_0_SECONDARY_STATUS 3 0x1e 10 0 4294967295
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIFPLR0_0_SLOT_CAP 3 0x6c 12 0 4294967295
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
cfgBIFPLR0_0_SLOT_CAP2 3 0x8c 1 0 4294967295
	RESERVED 0 31
cfgBIFPLR0_0_SLOT_CNTL 3 0x70 12 0 4294967295
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
cfgBIFPLR0_0_SLOT_CNTL2 3 0x90 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR0_0_SLOT_STATUS 3 0x72 9 0 4294967295
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
cfgBIFPLR0_0_SLOT_STATUS2 3 0x92 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR0_0_SSID_CAP 3 0xc4 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIFPLR0_0_SSID_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR0_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIFPLR0_0_SUB_BUS_NUMBER_LATENCY 3 0x18 4 0 4294967295
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
cfgBIFPLR0_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIFPLR0_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIFPLR1_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIFPLR1_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIFPLR1_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIFPLR1_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIFPLR1_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIFPLR1_0_DEVICE_CAP 3 0x5c 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIFPLR1_0_DEVICE_CAP2 3 0x7c 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIFPLR1_0_DEVICE_CNTL 3 0x60 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
cfgBIFPLR1_0_DEVICE_CNTL2 3 0x80 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIFPLR1_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIFPLR1_0_DEVICE_STATUS 3 0x62 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIFPLR1_0_DEVICE_STATUS2 3 0x82 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR1_0_EXT_BRIDGE_CNTL 3 0x40 1 0 4294967295
	IO_PORT_80_EN 0 0
cfgBIFPLR1_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIFPLR1_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIFPLR1_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIFPLR1_0_IO_BASE_LIMIT 3 0x1c 4 0 4294967295
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
cfgBIFPLR1_0_IO_BASE_LIMIT_HI 3 0x30 2 0 4294967295
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
cfgBIFPLR1_0_IRQ_BRIDGE_CNTL 3 0x3e 8 0 4294967295
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
cfgBIFPLR1_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIFPLR1_0_LINK_CAP 3 0x64 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIFPLR1_0_LINK_CAP2 3 0x84 5 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 11
	LOWER_SKP_OS_RCV_SUPPORT 16 18
	RESERVED 19 31
cfgBIFPLR1_0_LINK_CNTL 3 0x68 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIFPLR1_0_LINK_CNTL2 3 0x88 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIFPLR1_0_LINK_STATUS 3 0x6a 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIFPLR1_0_LINK_STATUS2 3 0x8a 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIFPLR1_0_MEM_BASE_LIMIT 3 0x20 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
cfgBIFPLR1_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR1_0_MSI_MAP_ADDR_HI 3 0xd0 1 0 4294967295
	MSI_MAP_ADDR_HI 0 31
cfgBIFPLR1_0_MSI_MAP_ADDR_LO 3 0xcc 1 0 4294967295
	MSI_MAP_ADDR_LO 20 31
cfgBIFPLR1_0_MSI_MAP_CAP 3 0xca 3 0 4294967295
	EN 0 0
	FIXD 1 1
	CAP_TYPE 11 15
cfgBIFPLR1_0_MSI_MAP_CAP_LIST 3 0xc8 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR1_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIFPLR1_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIFPLR1_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIFPLR1_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIFPLR1_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIFPLR1_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIFPLR1_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIFPLR1_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR1_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIFPLR1_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR1_0_PCIE_CAP 3 0x5a 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIFPLR1_0_PCIE_CAP_LIST 3 0x58 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR1_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIFPLR1_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIFPLR1_0_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIFPLR1_0_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIFPLR1_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR1_0_PCIE_DPC_CAP_LIST 3 0x384 6 0 4294967295
	DPC_INTR_MSG_NUM 0 4
	RP_EXTENSIONS_FOR_DPC 5 5
	POISONED_TLP_EGRESS_BLOCKING_SUPPORTED 6 6
	DPC_SOFTWARE_TRIGGERING_SUPPORTED 7 7
	RP_PIO_LOG_SIZE 8 11
	DL_ACTIVE_ERR_COR_SIGNALING_SUPPORTED 12 12
cfgBIFPLR1_0_PCIE_DPC_CNTL 3 0x386 7 0 4294967295
	DPC_TRIGGER_ENABLE 0 1
	DPC_COMPLETION_CONTROL 2 2
	DPC_INTERRUPT_ENABLE 3 3
	DPC_ERR_COR_ENABLE 4 4
	POISONED_TLP_EGRESS_BLOCKING_ENABLE 5 5
	DPC_SOFTWARE_TRIGGER 6 6
	DL_ACTIVE_ERR_COR_ENABLE 7 7
cfgBIFPLR1_0_PCIE_DPC_ENH_CAP_LIST 3 0x380 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR1_0_PCIE_DPC_ERROR_SOURCE_ID 3 0x38a 1 0 4294967295
	DPC_ERROR_SOURCE_ID 0 15
cfgBIFPLR1_0_PCIE_DPC_STATUS 3 0x388 6 0 4294967295
	DPC_TRIGGER_STATUS 0 0
	DPC_TRIGGER_REASON 1 2
	DPC_INTERRUPT_STATUS 3 3
	DPC_RP_BUSY 4 4
	DPC_TRIGGER_REASON_EXTENSION 5 6
	RP_PIO_FIRST_ERROR_POINTER 8 12
cfgBIFPLR1_0_PCIE_ERR_SRC_ID 3 0x184 2 0 4294967295
	ERR_CORR_SRC_ID 0 15
	ERR_FATAL_NONFATAL_SRC_ID 16 31
cfgBIFPLR1_0_PCIE_ESM_CAP_1 3 0x3d4 30 0 4294967295
	ESM_8P0G 0 0
	ESM_8P1G 1 1
	ESM_8P2G 2 2
	ESM_8P3G 3 3
	ESM_8P4G 4 4
	ESM_8P5G 5 5
	ESM_8P6G 6 6
	ESM_8P7G 7 7
	ESM_8P8G 8 8
	ESM_8P9G 9 9
	ESM_9P0G 10 10
	ESM_9P1G 11 11
	ESM_9P2G 12 12
	ESM_9P3G 13 13
	ESM_9P4G 14 14
	ESM_9P5G 15 15
	ESM_9P6G 16 16
	ESM_9P7G 17 17
	ESM_9P8G 18 18
	ESM_9P9G 19 19
	ESM_10P0G 20 20
	ESM_10P1G 21 21
	ESM_10P2G 22 22
	ESM_10P3G 23 23
	ESM_10P4G 24 24
	ESM_10P5G 25 25
	ESM_10P6G 26 26
	ESM_10P7G 27 27
	ESM_10P8G 28 28
	ESM_10P9G 29 29
cfgBIFPLR1_0_PCIE_ESM_CAP_2 3 0x3d8 30 0 4294967295
	ESM_11P0G 0 0
	ESM_11P1G 1 1
	ESM_11P2G 2 2
	ESM_11P3G 3 3
	ESM_11P4G 4 4
	ESM_11P5G 5 5
	ESM_11P6G 6 6
	ESM_11P7G 7 7
	ESM_11P8G 8 8
	ESM_11P9G 9 9
	ESM_12P0G 10 10
	ESM_12P1G 11 11
	ESM_12P2G 12 12
	ESM_12P3G 13 13
	ESM_12P4G 14 14
	ESM_12P5G 15 15
	ESM_12P6G 16 16
	ESM_12P7G 17 17
	ESM_12P8G 18 18
	ESM_12P9G 19 19
	ESM_13P0G 20 20
	ESM_13P1G 21 21
	ESM_13P2G 22 22
	ESM_13P3G 23 23
	ESM_13P4G 24 24
	ESM_13P5G 25 25
	ESM_13P6G 26 26
	ESM_13P7G 27 27
	ESM_13P8G 28 28
	ESM_13P9G 29 29
cfgBIFPLR1_0_PCIE_ESM_CAP_3 3 0x3dc 20 0 4294967295
	ESM_14P0G 0 0
	ESM_14P1G 1 1
	ESM_14P2G 2 2
	ESM_14P3G 3 3
	ESM_14P4G 4 4
	ESM_14P5G 5 5
	ESM_14P6G 6 6
	ESM_14P7G 7 7
	ESM_14P8G 8 8
	ESM_14P9G 9 9
	ESM_15P0G 10 10
	ESM_15P1G 11 11
	ESM_15P2G 12 12
	ESM_15P3G 13 13
	ESM_15P4G 14 14
	ESM_15P5G 15 15
	ESM_15P6G 16 16
	ESM_15P7G 17 17
	ESM_15P8G 18 18
	ESM_15P9G 19 19
cfgBIFPLR1_0_PCIE_ESM_CAP_4 3 0x3e0 30 0 4294967295
	ESM_16P0G 0 0
	ESM_16P1G 1 1
	ESM_16P2G 2 2
	ESM_16P3G 3 3
	ESM_16P4G 4 4
	ESM_16P5G 5 5
	ESM_16P6G 6 6
	ESM_16P7G 7 7
	ESM_16P8G 8 8
	ESM_16P9G 9 9
	ESM_17P0G 10 10
	ESM_17P1G 11 11
	ESM_17P2G 12 12
	ESM_17P3G 13 13
	ESM_17P4G 14 14
	ESM_17P5G 15 15
	ESM_17P6G 16 16
	ESM_17P7G 17 17
	ESM_17P8G 18 18
	ESM_17P9G 19 19
	ESM_18P0G 20 20
	ESM_18P1G 21 21
	ESM_18P2G 22 22
	ESM_18P3G 23 23
	ESM_18P4G 24 24
	ESM_18P5G 25 25
	ESM_18P6G 26 26
	ESM_18P7G 27 27
	ESM_18P8G 28 28
	ESM_18P9G 29 29
cfgBIFPLR1_0_PCIE_ESM_CAP_5 3 0x3e4 30 0 4294967295
	ESM_19P0G 0 0
	ESM_19P1G 1 1
	ESM_19P2G 2 2
	ESM_19P3G 3 3
	ESM_19P4G 4 4
	ESM_19P5G 5 5
	ESM_19P6G 6 6
	ESM_19P7G 7 7
	ESM_19P8G 8 8
	ESM_19P9G 9 9
	ESM_20P0G 10 10
	ESM_20P1G 11 11
	ESM_20P2G 12 12
	ESM_20P3G 13 13
	ESM_20P4G 14 14
	ESM_20P5G 15 15
	ESM_20P6G 16 16
	ESM_20P7G 17 17
	ESM_20P8G 18 18
	ESM_20P9G 19 19
	ESM_21P0G 20 20
	ESM_21P1G 21 21
	ESM_21P2G 22 22
	ESM_21P3G 23 23
	ESM_21P4G 24 24
	ESM_21P5G 25 25
	ESM_21P6G 26 26
	ESM_21P7G 27 27
	ESM_21P8G 28 28
	ESM_21P9G 29 29
cfgBIFPLR1_0_PCIE_ESM_CAP_6 3 0x3e8 30 0 4294967295
	ESM_22P0G 0 0
	ESM_22P1G 1 1
	ESM_22P2G 2 2
	ESM_22P3G 3 3
	ESM_22P4G 4 4
	ESM_22P5G 5 5
	ESM_22P6G 6 6
	ESM_22P7G 7 7
	ESM_22P8G 8 8
	ESM_22P9G 9 9
	ESM_23P0G 10 10
	ESM_23P1G 11 11
	ESM_23P2G 12 12
	ESM_23P3G 13 13
	ESM_23P4G 14 14
	ESM_23P5G 15 15
	ESM_23P6G 16 16
	ESM_23P7G 17 17
	ESM_23P8G 18 18
	ESM_23P9G 19 19
	ESM_24P0G 20 20
	ESM_24P1G 21 21
	ESM_24P2G 22 22
	ESM_24P3G 23 23
	ESM_24P4G 24 24
	ESM_24P5G 25 25
	ESM_24P6G 26 26
	ESM_24P7G 27 27
	ESM_24P8G 28 28
	ESM_24P9G 29 29
cfgBIFPLR1_0_PCIE_ESM_CAP_7 3 0x3ec 31 0 4294967295
	ESM_25P0G 0 0
	ESM_25P1G 1 1
	ESM_25P2G 2 2
	ESM_25P3G 3 3
	ESM_25P4G 4 4
	ESM_25P5G 5 5
	ESM_25P6G 6 6
	ESM_25P7G 7 7
	ESM_25P8G 8 8
	ESM_25P9G 9 9
	ESM_26P0G 10 10
	ESM_26P1G 11 11
	ESM_26P2G 12 12
	ESM_26P3G 13 13
	ESM_26P4G 14 14
	ESM_26P5G 15 15
	ESM_26P6G 16 16
	ESM_26P7G 17 17
	ESM_26P8G 18 18
	ESM_26P9G 19 19
	ESM_27P0G 20 20
	ESM_27P1G 21 21
	ESM_27P2G 22 22
	ESM_27P3G 23 23
	ESM_27P4G 24 24
	ESM_27P5G 25 25
	ESM_27P6G 26 26
	ESM_27P7G 27 27
	ESM_27P8G 28 28
	ESM_27P9G 29 29
	ESM_28P0G 30 30
cfgBIFPLR1_0_PCIE_ESM_CAP_LIST 3 0x3c4 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR1_0_PCIE_ESM_CTRL 3 0x3d0 3 0 4294967295
	ESM_GEN_3_DATA_RATE 0 6
	ESM_GEN_4_DATA_RATE 8 14
	ESM_ENABLED 15 15
cfgBIFPLR1_0_PCIE_ESM_HEADER_1 3 0x3c8 3 0 4294967295
	ESM_VENDOR_ID 0 15
	ESM_CAP_REV 16 19
	ESM_CAP_LEN 20 31
cfgBIFPLR1_0_PCIE_ESM_HEADER_2 3 0x3cc 1 0 4294967295
	CAP_ID 0 15
cfgBIFPLR1_0_PCIE_ESM_STATUS 3 0x3ce 2 0 4294967295
	MIN_TIME_IN_EI_VAL 0 8
	MIN_TIME_IN_EI_SCALE 9 11
cfgBIFPLR1_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR1_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR1_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR1_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR1_0_PCIE_L1_PM_SUB_CAP 3 0x374 8 0 4294967295
	PCI_PM_L1_2_SUPPORTED 0 0
	PCI_PM_L1_1_SUPPORTED 1 1
	ASPM_L1_2_SUPPORTED 2 2
	ASPM_L1_1_SUPPORTED 3 3
	L1_PM_SUB_SUPPORTED 4 4
	PORT_CM_RESTORE_TIME 8 15
	PORT_T_POWER_ON_SCALE 16 17
	PORT_T_POWER_ON_VALUE 19 23
cfgBIFPLR1_0_PCIE_L1_PM_SUB_CAP_LIST 3 0x370 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR1_0_PCIE_L1_PM_SUB_CNTL 3 0x378 7 0 4294967295
	PCI_PM_L1_2_EN 0 0
	PCI_PM_L1_1_EN 1 1
	ASPM_L1_2_EN 2 2
	ASPM_L1_1_EN 3 3
	COMMON_MODE_RESTORE_TIME 8 15
	LTR_L1_2_THRESHOLD_VALUE 16 25
	LTR_L1_2_THRESHOLD_SCALE 29 31
cfgBIFPLR1_0_PCIE_L1_PM_SUB_CNTL2 3 0x37c 2 0 4294967295
	T_POWER_ON_SCALE 0 1
	T_POWER_ON_VALUE 3 7
cfgBIFPLR1_0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR1_0_PCIE_LANE_ERROR_STATUS 3 0x278 2 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
	RESERVED 16 31
cfgBIFPLR1_0_PCIE_LINK_CNTL3 3 0x274 4 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
	RESERVED 16 31
cfgBIFPLR1_0_PCIE_MC_ADDR0 3 0x2f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgBIFPLR1_0_PCIE_MC_ADDR1 3 0x2fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgBIFPLR1_0_PCIE_MC_BLOCK_ALL0 3 0x308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgBIFPLR1_0_PCIE_MC_BLOCK_ALL1 3 0x30c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgBIFPLR1_0_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0x310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgBIFPLR1_0_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0x314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgBIFPLR1_0_PCIE_MC_CAP 3 0x2f4 2 0 4294967295
	MC_MAX_GROUP 0 5
	MC_ECRC_REGEN_SUPP 15 15
cfgBIFPLR1_0_PCIE_MC_CNTL 3 0x2f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgBIFPLR1_0_PCIE_MC_ENH_CAP_LIST 3 0x2f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR1_0_PCIE_MC_OVERLAY_BAR0 3 0x318 2 0 4294967295
	MC_OVERLAY_SIZE 0 5
	MC_OVERLAY_BAR_0 6 31
cfgBIFPLR1_0_PCIE_MC_OVERLAY_BAR1 3 0x31c 1 0 4294967295
	MC_OVERLAY_BAR_1 0 31
cfgBIFPLR1_0_PCIE_MC_RCV0 3 0x300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgBIFPLR1_0_PCIE_MC_RCV1 3 0x304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgBIFPLR1_0_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIFPLR1_0_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIFPLR1_0_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIFPLR1_0_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIFPLR1_0_PCIE_ROOT_ERR_CMD 3 0x17c 3 0 4294967295
	CORR_ERR_REP_EN 0 0
	NONFATAL_ERR_REP_EN 1 1
	FATAL_ERR_REP_EN 2 2
cfgBIFPLR1_0_PCIE_ROOT_ERR_STATUS 3 0x180 8 0 4294967295
	ERR_CORR_RCVD 0 0
	MULT_ERR_CORR_RCVD 1 1
	ERR_FATAL_NONFATAL_RCVD 2 2
	MULT_ERR_FATAL_NONFATAL_RCVD 3 3
	FIRST_UNCORRECTABLE_FATAL 4 4
	NONFATAL_ERROR_MSG_RCVD 5 5
	FATAL_ERROR_MSG_RCVD 6 6
	ADV_ERR_INT_MSG_NUM 27 31
cfgBIFPLR1_0_PCIE_RP_PIO_EXCEPTION 3 0x39c 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR1_0_PCIE_RP_PIO_HDR_LOG0 3 0x3a0 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR1_0_PCIE_RP_PIO_HDR_LOG1 3 0x3a4 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR1_0_PCIE_RP_PIO_HDR_LOG2 3 0x3a8 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR1_0_PCIE_RP_PIO_HDR_LOG3 3 0x3ac 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR1_0_PCIE_RP_PIO_IMPSPEC_LOG 3 0x3b0 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR1_0_PCIE_RP_PIO_MASK 3 0x390 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR1_0_PCIE_RP_PIO_PREFIX_LOG0 3 0x3b4 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR1_0_PCIE_RP_PIO_PREFIX_LOG1 3 0x3b8 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR1_0_PCIE_RP_PIO_PREFIX_LOG2 3 0x3bc 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR1_0_PCIE_RP_PIO_PREFIX_LOG3 3 0x3c0 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR1_0_PCIE_RP_PIO_SEVERITY 3 0x394 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR1_0_PCIE_RP_PIO_STATUS 3 0x38c 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR1_0_PCIE_RP_PIO_SYSERROR 3 0x398 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR1_0_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR1_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR1_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR1_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR1_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR1_0_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIFPLR1_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIFPLR1_0_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIFPLR1_0_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIFPLR1_0_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIFPLR1_0_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIFPLR1_0_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIFPLR1_0_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIFPLR1_0_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIFPLR1_0_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR1_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIFPLR1_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIFPLR1_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR1_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIFPLR1_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIFPLR1_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR1_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIFPLR1_0_PREF_BASE_LIMIT 3 0x24 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
cfgBIFPLR1_0_PREF_BASE_UPPER 3 0x28 1 0 4294967295
	PREF_BASE_UPPER 0 31
cfgBIFPLR1_0_PREF_LIMIT_UPPER 3 0x2c 1 0 4294967295
	PREF_LIMIT_UPPER 0 31
cfgBIFPLR1_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIFPLR1_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIFPLR1_0_ROOT_CAP 3 0x76 1 0 4294967295
	CRS_SOFTWARE_VISIBILITY 0 0
cfgBIFPLR1_0_ROOT_CNTL 3 0x74 5 0 4294967295
	SERR_ON_CORR_ERR_EN 0 0
	SERR_ON_NONFATAL_ERR_EN 1 1
	SERR_ON_FATAL_ERR_EN 2 2
	PM_INTERRUPT_EN 3 3
	CRS_SOFTWARE_VISIBILITY_EN 4 4
cfgBIFPLR1_0_ROOT_STATUS 3 0x78 3 0 4294967295
	PME_REQUESTOR_ID 0 15
	PME_STATUS 16 16
	PME_PENDING 17 17
cfgBIFPLR1_0_SECONDARY_STATUS 3 0x1e 10 0 4294967295
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIFPLR1_0_SLOT_CAP 3 0x6c 12 0 4294967295
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
cfgBIFPLR1_0_SLOT_CAP2 3 0x8c 1 0 4294967295
	RESERVED 0 31
cfgBIFPLR1_0_SLOT_CNTL 3 0x70 12 0 4294967295
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
cfgBIFPLR1_0_SLOT_CNTL2 3 0x90 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR1_0_SLOT_STATUS 3 0x72 9 0 4294967295
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
cfgBIFPLR1_0_SLOT_STATUS2 3 0x92 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR1_0_SSID_CAP 3 0xc4 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIFPLR1_0_SSID_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR1_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIFPLR1_0_SUB_BUS_NUMBER_LATENCY 3 0x18 4 0 4294967295
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
cfgBIFPLR1_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIFPLR1_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIFPLR2_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIFPLR2_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIFPLR2_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIFPLR2_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIFPLR2_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIFPLR2_0_DEVICE_CAP 3 0x5c 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIFPLR2_0_DEVICE_CAP2 3 0x7c 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIFPLR2_0_DEVICE_CNTL 3 0x60 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
cfgBIFPLR2_0_DEVICE_CNTL2 3 0x80 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIFPLR2_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIFPLR2_0_DEVICE_STATUS 3 0x62 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIFPLR2_0_DEVICE_STATUS2 3 0x82 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR2_0_EXT_BRIDGE_CNTL 3 0x40 1 0 4294967295
	IO_PORT_80_EN 0 0
cfgBIFPLR2_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIFPLR2_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIFPLR2_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIFPLR2_0_IO_BASE_LIMIT 3 0x1c 4 0 4294967295
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
cfgBIFPLR2_0_IO_BASE_LIMIT_HI 3 0x30 2 0 4294967295
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
cfgBIFPLR2_0_IRQ_BRIDGE_CNTL 3 0x3e 8 0 4294967295
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
cfgBIFPLR2_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIFPLR2_0_LINK_CAP 3 0x64 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIFPLR2_0_LINK_CAP2 3 0x84 5 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 11
	LOWER_SKP_OS_RCV_SUPPORT 16 18
	RESERVED 19 31
cfgBIFPLR2_0_LINK_CNTL 3 0x68 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIFPLR2_0_LINK_CNTL2 3 0x88 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIFPLR2_0_LINK_STATUS 3 0x6a 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIFPLR2_0_LINK_STATUS2 3 0x8a 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIFPLR2_0_MEM_BASE_LIMIT 3 0x20 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
cfgBIFPLR2_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR2_0_MSI_MAP_ADDR_HI 3 0xd0 1 0 4294967295
	MSI_MAP_ADDR_HI 0 31
cfgBIFPLR2_0_MSI_MAP_ADDR_LO 3 0xcc 1 0 4294967295
	MSI_MAP_ADDR_LO 20 31
cfgBIFPLR2_0_MSI_MAP_CAP 3 0xca 3 0 4294967295
	EN 0 0
	FIXD 1 1
	CAP_TYPE 11 15
cfgBIFPLR2_0_MSI_MAP_CAP_LIST 3 0xc8 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR2_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIFPLR2_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIFPLR2_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIFPLR2_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIFPLR2_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIFPLR2_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIFPLR2_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIFPLR2_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR2_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIFPLR2_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR2_0_PCIE_CAP 3 0x5a 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIFPLR2_0_PCIE_CAP_LIST 3 0x58 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR2_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIFPLR2_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIFPLR2_0_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIFPLR2_0_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIFPLR2_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR2_0_PCIE_DPC_CAP_LIST 3 0x384 6 0 4294967295
	DPC_INTR_MSG_NUM 0 4
	RP_EXTENSIONS_FOR_DPC 5 5
	POISONED_TLP_EGRESS_BLOCKING_SUPPORTED 6 6
	DPC_SOFTWARE_TRIGGERING_SUPPORTED 7 7
	RP_PIO_LOG_SIZE 8 11
	DL_ACTIVE_ERR_COR_SIGNALING_SUPPORTED 12 12
cfgBIFPLR2_0_PCIE_DPC_CNTL 3 0x386 7 0 4294967295
	DPC_TRIGGER_ENABLE 0 1
	DPC_COMPLETION_CONTROL 2 2
	DPC_INTERRUPT_ENABLE 3 3
	DPC_ERR_COR_ENABLE 4 4
	POISONED_TLP_EGRESS_BLOCKING_ENABLE 5 5
	DPC_SOFTWARE_TRIGGER 6 6
	DL_ACTIVE_ERR_COR_ENABLE 7 7
cfgBIFPLR2_0_PCIE_DPC_ENH_CAP_LIST 3 0x380 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR2_0_PCIE_DPC_ERROR_SOURCE_ID 3 0x38a 1 0 4294967295
	DPC_ERROR_SOURCE_ID 0 15
cfgBIFPLR2_0_PCIE_DPC_STATUS 3 0x388 6 0 4294967295
	DPC_TRIGGER_STATUS 0 0
	DPC_TRIGGER_REASON 1 2
	DPC_INTERRUPT_STATUS 3 3
	DPC_RP_BUSY 4 4
	DPC_TRIGGER_REASON_EXTENSION 5 6
	RP_PIO_FIRST_ERROR_POINTER 8 12
cfgBIFPLR2_0_PCIE_ERR_SRC_ID 3 0x184 2 0 4294967295
	ERR_CORR_SRC_ID 0 15
	ERR_FATAL_NONFATAL_SRC_ID 16 31
cfgBIFPLR2_0_PCIE_ESM_CAP_1 3 0x3d4 30 0 4294967295
	ESM_8P0G 0 0
	ESM_8P1G 1 1
	ESM_8P2G 2 2
	ESM_8P3G 3 3
	ESM_8P4G 4 4
	ESM_8P5G 5 5
	ESM_8P6G 6 6
	ESM_8P7G 7 7
	ESM_8P8G 8 8
	ESM_8P9G 9 9
	ESM_9P0G 10 10
	ESM_9P1G 11 11
	ESM_9P2G 12 12
	ESM_9P3G 13 13
	ESM_9P4G 14 14
	ESM_9P5G 15 15
	ESM_9P6G 16 16
	ESM_9P7G 17 17
	ESM_9P8G 18 18
	ESM_9P9G 19 19
	ESM_10P0G 20 20
	ESM_10P1G 21 21
	ESM_10P2G 22 22
	ESM_10P3G 23 23
	ESM_10P4G 24 24
	ESM_10P5G 25 25
	ESM_10P6G 26 26
	ESM_10P7G 27 27
	ESM_10P8G 28 28
	ESM_10P9G 29 29
cfgBIFPLR2_0_PCIE_ESM_CAP_2 3 0x3d8 30 0 4294967295
	ESM_11P0G 0 0
	ESM_11P1G 1 1
	ESM_11P2G 2 2
	ESM_11P3G 3 3
	ESM_11P4G 4 4
	ESM_11P5G 5 5
	ESM_11P6G 6 6
	ESM_11P7G 7 7
	ESM_11P8G 8 8
	ESM_11P9G 9 9
	ESM_12P0G 10 10
	ESM_12P1G 11 11
	ESM_12P2G 12 12
	ESM_12P3G 13 13
	ESM_12P4G 14 14
	ESM_12P5G 15 15
	ESM_12P6G 16 16
	ESM_12P7G 17 17
	ESM_12P8G 18 18
	ESM_12P9G 19 19
	ESM_13P0G 20 20
	ESM_13P1G 21 21
	ESM_13P2G 22 22
	ESM_13P3G 23 23
	ESM_13P4G 24 24
	ESM_13P5G 25 25
	ESM_13P6G 26 26
	ESM_13P7G 27 27
	ESM_13P8G 28 28
	ESM_13P9G 29 29
cfgBIFPLR2_0_PCIE_ESM_CAP_3 3 0x3dc 20 0 4294967295
	ESM_14P0G 0 0
	ESM_14P1G 1 1
	ESM_14P2G 2 2
	ESM_14P3G 3 3
	ESM_14P4G 4 4
	ESM_14P5G 5 5
	ESM_14P6G 6 6
	ESM_14P7G 7 7
	ESM_14P8G 8 8
	ESM_14P9G 9 9
	ESM_15P0G 10 10
	ESM_15P1G 11 11
	ESM_15P2G 12 12
	ESM_15P3G 13 13
	ESM_15P4G 14 14
	ESM_15P5G 15 15
	ESM_15P6G 16 16
	ESM_15P7G 17 17
	ESM_15P8G 18 18
	ESM_15P9G 19 19
cfgBIFPLR2_0_PCIE_ESM_CAP_4 3 0x3e0 30 0 4294967295
	ESM_16P0G 0 0
	ESM_16P1G 1 1
	ESM_16P2G 2 2
	ESM_16P3G 3 3
	ESM_16P4G 4 4
	ESM_16P5G 5 5
	ESM_16P6G 6 6
	ESM_16P7G 7 7
	ESM_16P8G 8 8
	ESM_16P9G 9 9
	ESM_17P0G 10 10
	ESM_17P1G 11 11
	ESM_17P2G 12 12
	ESM_17P3G 13 13
	ESM_17P4G 14 14
	ESM_17P5G 15 15
	ESM_17P6G 16 16
	ESM_17P7G 17 17
	ESM_17P8G 18 18
	ESM_17P9G 19 19
	ESM_18P0G 20 20
	ESM_18P1G 21 21
	ESM_18P2G 22 22
	ESM_18P3G 23 23
	ESM_18P4G 24 24
	ESM_18P5G 25 25
	ESM_18P6G 26 26
	ESM_18P7G 27 27
	ESM_18P8G 28 28
	ESM_18P9G 29 29
cfgBIFPLR2_0_PCIE_ESM_CAP_5 3 0x3e4 30 0 4294967295
	ESM_19P0G 0 0
	ESM_19P1G 1 1
	ESM_19P2G 2 2
	ESM_19P3G 3 3
	ESM_19P4G 4 4
	ESM_19P5G 5 5
	ESM_19P6G 6 6
	ESM_19P7G 7 7
	ESM_19P8G 8 8
	ESM_19P9G 9 9
	ESM_20P0G 10 10
	ESM_20P1G 11 11
	ESM_20P2G 12 12
	ESM_20P3G 13 13
	ESM_20P4G 14 14
	ESM_20P5G 15 15
	ESM_20P6G 16 16
	ESM_20P7G 17 17
	ESM_20P8G 18 18
	ESM_20P9G 19 19
	ESM_21P0G 20 20
	ESM_21P1G 21 21
	ESM_21P2G 22 22
	ESM_21P3G 23 23
	ESM_21P4G 24 24
	ESM_21P5G 25 25
	ESM_21P6G 26 26
	ESM_21P7G 27 27
	ESM_21P8G 28 28
	ESM_21P9G 29 29
cfgBIFPLR2_0_PCIE_ESM_CAP_6 3 0x3e8 30 0 4294967295
	ESM_22P0G 0 0
	ESM_22P1G 1 1
	ESM_22P2G 2 2
	ESM_22P3G 3 3
	ESM_22P4G 4 4
	ESM_22P5G 5 5
	ESM_22P6G 6 6
	ESM_22P7G 7 7
	ESM_22P8G 8 8
	ESM_22P9G 9 9
	ESM_23P0G 10 10
	ESM_23P1G 11 11
	ESM_23P2G 12 12
	ESM_23P3G 13 13
	ESM_23P4G 14 14
	ESM_23P5G 15 15
	ESM_23P6G 16 16
	ESM_23P7G 17 17
	ESM_23P8G 18 18
	ESM_23P9G 19 19
	ESM_24P0G 20 20
	ESM_24P1G 21 21
	ESM_24P2G 22 22
	ESM_24P3G 23 23
	ESM_24P4G 24 24
	ESM_24P5G 25 25
	ESM_24P6G 26 26
	ESM_24P7G 27 27
	ESM_24P8G 28 28
	ESM_24P9G 29 29
cfgBIFPLR2_0_PCIE_ESM_CAP_7 3 0x3ec 31 0 4294967295
	ESM_25P0G 0 0
	ESM_25P1G 1 1
	ESM_25P2G 2 2
	ESM_25P3G 3 3
	ESM_25P4G 4 4
	ESM_25P5G 5 5
	ESM_25P6G 6 6
	ESM_25P7G 7 7
	ESM_25P8G 8 8
	ESM_25P9G 9 9
	ESM_26P0G 10 10
	ESM_26P1G 11 11
	ESM_26P2G 12 12
	ESM_26P3G 13 13
	ESM_26P4G 14 14
	ESM_26P5G 15 15
	ESM_26P6G 16 16
	ESM_26P7G 17 17
	ESM_26P8G 18 18
	ESM_26P9G 19 19
	ESM_27P0G 20 20
	ESM_27P1G 21 21
	ESM_27P2G 22 22
	ESM_27P3G 23 23
	ESM_27P4G 24 24
	ESM_27P5G 25 25
	ESM_27P6G 26 26
	ESM_27P7G 27 27
	ESM_27P8G 28 28
	ESM_27P9G 29 29
	ESM_28P0G 30 30
cfgBIFPLR2_0_PCIE_ESM_CAP_LIST 3 0x3c4 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR2_0_PCIE_ESM_CTRL 3 0x3d0 3 0 4294967295
	ESM_GEN_3_DATA_RATE 0 6
	ESM_GEN_4_DATA_RATE 8 14
	ESM_ENABLED 15 15
cfgBIFPLR2_0_PCIE_ESM_HEADER_1 3 0x3c8 3 0 4294967295
	ESM_VENDOR_ID 0 15
	ESM_CAP_REV 16 19
	ESM_CAP_LEN 20 31
cfgBIFPLR2_0_PCIE_ESM_HEADER_2 3 0x3cc 1 0 4294967295
	CAP_ID 0 15
cfgBIFPLR2_0_PCIE_ESM_STATUS 3 0x3ce 2 0 4294967295
	MIN_TIME_IN_EI_VAL 0 8
	MIN_TIME_IN_EI_SCALE 9 11
cfgBIFPLR2_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR2_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR2_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR2_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR2_0_PCIE_L1_PM_SUB_CAP 3 0x374 8 0 4294967295
	PCI_PM_L1_2_SUPPORTED 0 0
	PCI_PM_L1_1_SUPPORTED 1 1
	ASPM_L1_2_SUPPORTED 2 2
	ASPM_L1_1_SUPPORTED 3 3
	L1_PM_SUB_SUPPORTED 4 4
	PORT_CM_RESTORE_TIME 8 15
	PORT_T_POWER_ON_SCALE 16 17
	PORT_T_POWER_ON_VALUE 19 23
cfgBIFPLR2_0_PCIE_L1_PM_SUB_CAP_LIST 3 0x370 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR2_0_PCIE_L1_PM_SUB_CNTL 3 0x378 7 0 4294967295
	PCI_PM_L1_2_EN 0 0
	PCI_PM_L1_1_EN 1 1
	ASPM_L1_2_EN 2 2
	ASPM_L1_1_EN 3 3
	COMMON_MODE_RESTORE_TIME 8 15
	LTR_L1_2_THRESHOLD_VALUE 16 25
	LTR_L1_2_THRESHOLD_SCALE 29 31
cfgBIFPLR2_0_PCIE_L1_PM_SUB_CNTL2 3 0x37c 2 0 4294967295
	T_POWER_ON_SCALE 0 1
	T_POWER_ON_VALUE 3 7
cfgBIFPLR2_0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR2_0_PCIE_LANE_ERROR_STATUS 3 0x278 2 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
	RESERVED 16 31
cfgBIFPLR2_0_PCIE_LINK_CNTL3 3 0x274 4 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
	RESERVED 16 31
cfgBIFPLR2_0_PCIE_MC_ADDR0 3 0x2f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgBIFPLR2_0_PCIE_MC_ADDR1 3 0x2fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgBIFPLR2_0_PCIE_MC_BLOCK_ALL0 3 0x308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgBIFPLR2_0_PCIE_MC_BLOCK_ALL1 3 0x30c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgBIFPLR2_0_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0x310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgBIFPLR2_0_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0x314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgBIFPLR2_0_PCIE_MC_CAP 3 0x2f4 2 0 4294967295
	MC_MAX_GROUP 0 5
	MC_ECRC_REGEN_SUPP 15 15
cfgBIFPLR2_0_PCIE_MC_CNTL 3 0x2f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgBIFPLR2_0_PCIE_MC_ENH_CAP_LIST 3 0x2f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR2_0_PCIE_MC_OVERLAY_BAR0 3 0x318 2 0 4294967295
	MC_OVERLAY_SIZE 0 5
	MC_OVERLAY_BAR_0 6 31
cfgBIFPLR2_0_PCIE_MC_OVERLAY_BAR1 3 0x31c 1 0 4294967295
	MC_OVERLAY_BAR_1 0 31
cfgBIFPLR2_0_PCIE_MC_RCV0 3 0x300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgBIFPLR2_0_PCIE_MC_RCV1 3 0x304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgBIFPLR2_0_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIFPLR2_0_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIFPLR2_0_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIFPLR2_0_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIFPLR2_0_PCIE_ROOT_ERR_CMD 3 0x17c 3 0 4294967295
	CORR_ERR_REP_EN 0 0
	NONFATAL_ERR_REP_EN 1 1
	FATAL_ERR_REP_EN 2 2
cfgBIFPLR2_0_PCIE_ROOT_ERR_STATUS 3 0x180 8 0 4294967295
	ERR_CORR_RCVD 0 0
	MULT_ERR_CORR_RCVD 1 1
	ERR_FATAL_NONFATAL_RCVD 2 2
	MULT_ERR_FATAL_NONFATAL_RCVD 3 3
	FIRST_UNCORRECTABLE_FATAL 4 4
	NONFATAL_ERROR_MSG_RCVD 5 5
	FATAL_ERROR_MSG_RCVD 6 6
	ADV_ERR_INT_MSG_NUM 27 31
cfgBIFPLR2_0_PCIE_RP_PIO_EXCEPTION 3 0x39c 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR2_0_PCIE_RP_PIO_HDR_LOG0 3 0x3a0 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR2_0_PCIE_RP_PIO_HDR_LOG1 3 0x3a4 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR2_0_PCIE_RP_PIO_HDR_LOG2 3 0x3a8 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR2_0_PCIE_RP_PIO_HDR_LOG3 3 0x3ac 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR2_0_PCIE_RP_PIO_IMPSPEC_LOG 3 0x3b0 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR2_0_PCIE_RP_PIO_MASK 3 0x390 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR2_0_PCIE_RP_PIO_PREFIX_LOG0 3 0x3b4 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR2_0_PCIE_RP_PIO_PREFIX_LOG1 3 0x3b8 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR2_0_PCIE_RP_PIO_PREFIX_LOG2 3 0x3bc 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR2_0_PCIE_RP_PIO_PREFIX_LOG3 3 0x3c0 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR2_0_PCIE_RP_PIO_SEVERITY 3 0x394 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR2_0_PCIE_RP_PIO_STATUS 3 0x38c 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR2_0_PCIE_RP_PIO_SYSERROR 3 0x398 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR2_0_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR2_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR2_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR2_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR2_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR2_0_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIFPLR2_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIFPLR2_0_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIFPLR2_0_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIFPLR2_0_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIFPLR2_0_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIFPLR2_0_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIFPLR2_0_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIFPLR2_0_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIFPLR2_0_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR2_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIFPLR2_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIFPLR2_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR2_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIFPLR2_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIFPLR2_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR2_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIFPLR2_0_PREF_BASE_LIMIT 3 0x24 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
cfgBIFPLR2_0_PREF_BASE_UPPER 3 0x28 1 0 4294967295
	PREF_BASE_UPPER 0 31
cfgBIFPLR2_0_PREF_LIMIT_UPPER 3 0x2c 1 0 4294967295
	PREF_LIMIT_UPPER 0 31
cfgBIFPLR2_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIFPLR2_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIFPLR2_0_ROOT_CAP 3 0x76 1 0 4294967295
	CRS_SOFTWARE_VISIBILITY 0 0
cfgBIFPLR2_0_ROOT_CNTL 3 0x74 5 0 4294967295
	SERR_ON_CORR_ERR_EN 0 0
	SERR_ON_NONFATAL_ERR_EN 1 1
	SERR_ON_FATAL_ERR_EN 2 2
	PM_INTERRUPT_EN 3 3
	CRS_SOFTWARE_VISIBILITY_EN 4 4
cfgBIFPLR2_0_ROOT_STATUS 3 0x78 3 0 4294967295
	PME_REQUESTOR_ID 0 15
	PME_STATUS 16 16
	PME_PENDING 17 17
cfgBIFPLR2_0_SECONDARY_STATUS 3 0x1e 10 0 4294967295
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIFPLR2_0_SLOT_CAP 3 0x6c 12 0 4294967295
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
cfgBIFPLR2_0_SLOT_CAP2 3 0x8c 1 0 4294967295
	RESERVED 0 31
cfgBIFPLR2_0_SLOT_CNTL 3 0x70 12 0 4294967295
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
cfgBIFPLR2_0_SLOT_CNTL2 3 0x90 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR2_0_SLOT_STATUS 3 0x72 9 0 4294967295
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
cfgBIFPLR2_0_SLOT_STATUS2 3 0x92 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR2_0_SSID_CAP 3 0xc4 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIFPLR2_0_SSID_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR2_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIFPLR2_0_SUB_BUS_NUMBER_LATENCY 3 0x18 4 0 4294967295
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
cfgBIFPLR2_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIFPLR2_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIFPLR3_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIFPLR3_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIFPLR3_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIFPLR3_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIFPLR3_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIFPLR3_0_DEVICE_CAP 3 0x5c 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIFPLR3_0_DEVICE_CAP2 3 0x7c 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIFPLR3_0_DEVICE_CNTL 3 0x60 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
cfgBIFPLR3_0_DEVICE_CNTL2 3 0x80 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIFPLR3_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIFPLR3_0_DEVICE_STATUS 3 0x62 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIFPLR3_0_DEVICE_STATUS2 3 0x82 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR3_0_EXT_BRIDGE_CNTL 3 0x40 1 0 4294967295
	IO_PORT_80_EN 0 0
cfgBIFPLR3_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIFPLR3_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIFPLR3_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIFPLR3_0_IO_BASE_LIMIT 3 0x1c 4 0 4294967295
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
cfgBIFPLR3_0_IO_BASE_LIMIT_HI 3 0x30 2 0 4294967295
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
cfgBIFPLR3_0_IRQ_BRIDGE_CNTL 3 0x3e 8 0 4294967295
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
cfgBIFPLR3_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIFPLR3_0_LINK_CAP 3 0x64 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIFPLR3_0_LINK_CAP2 3 0x84 5 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 11
	LOWER_SKP_OS_RCV_SUPPORT 16 18
	RESERVED 19 31
cfgBIFPLR3_0_LINK_CNTL 3 0x68 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIFPLR3_0_LINK_CNTL2 3 0x88 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIFPLR3_0_LINK_STATUS 3 0x6a 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIFPLR3_0_LINK_STATUS2 3 0x8a 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIFPLR3_0_MEM_BASE_LIMIT 3 0x20 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
cfgBIFPLR3_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR3_0_MSI_MAP_ADDR_HI 3 0xd0 1 0 4294967295
	MSI_MAP_ADDR_HI 0 31
cfgBIFPLR3_0_MSI_MAP_ADDR_LO 3 0xcc 1 0 4294967295
	MSI_MAP_ADDR_LO 20 31
cfgBIFPLR3_0_MSI_MAP_CAP 3 0xca 3 0 4294967295
	EN 0 0
	FIXD 1 1
	CAP_TYPE 11 15
cfgBIFPLR3_0_MSI_MAP_CAP_LIST 3 0xc8 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR3_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIFPLR3_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIFPLR3_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIFPLR3_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIFPLR3_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIFPLR3_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIFPLR3_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIFPLR3_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR3_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIFPLR3_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR3_0_PCIE_CAP 3 0x5a 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIFPLR3_0_PCIE_CAP_LIST 3 0x58 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR3_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIFPLR3_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIFPLR3_0_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIFPLR3_0_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIFPLR3_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR3_0_PCIE_DPC_CAP_LIST 3 0x384 6 0 4294967295
	DPC_INTR_MSG_NUM 0 4
	RP_EXTENSIONS_FOR_DPC 5 5
	POISONED_TLP_EGRESS_BLOCKING_SUPPORTED 6 6
	DPC_SOFTWARE_TRIGGERING_SUPPORTED 7 7
	RP_PIO_LOG_SIZE 8 11
	DL_ACTIVE_ERR_COR_SIGNALING_SUPPORTED 12 12
cfgBIFPLR3_0_PCIE_DPC_CNTL 3 0x386 7 0 4294967295
	DPC_TRIGGER_ENABLE 0 1
	DPC_COMPLETION_CONTROL 2 2
	DPC_INTERRUPT_ENABLE 3 3
	DPC_ERR_COR_ENABLE 4 4
	POISONED_TLP_EGRESS_BLOCKING_ENABLE 5 5
	DPC_SOFTWARE_TRIGGER 6 6
	DL_ACTIVE_ERR_COR_ENABLE 7 7
cfgBIFPLR3_0_PCIE_DPC_ENH_CAP_LIST 3 0x380 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR3_0_PCIE_DPC_ERROR_SOURCE_ID 3 0x38a 1 0 4294967295
	DPC_ERROR_SOURCE_ID 0 15
cfgBIFPLR3_0_PCIE_DPC_STATUS 3 0x388 6 0 4294967295
	DPC_TRIGGER_STATUS 0 0
	DPC_TRIGGER_REASON 1 2
	DPC_INTERRUPT_STATUS 3 3
	DPC_RP_BUSY 4 4
	DPC_TRIGGER_REASON_EXTENSION 5 6
	RP_PIO_FIRST_ERROR_POINTER 8 12
cfgBIFPLR3_0_PCIE_ERR_SRC_ID 3 0x184 2 0 4294967295
	ERR_CORR_SRC_ID 0 15
	ERR_FATAL_NONFATAL_SRC_ID 16 31
cfgBIFPLR3_0_PCIE_ESM_CAP_1 3 0x3d4 30 0 4294967295
	ESM_8P0G 0 0
	ESM_8P1G 1 1
	ESM_8P2G 2 2
	ESM_8P3G 3 3
	ESM_8P4G 4 4
	ESM_8P5G 5 5
	ESM_8P6G 6 6
	ESM_8P7G 7 7
	ESM_8P8G 8 8
	ESM_8P9G 9 9
	ESM_9P0G 10 10
	ESM_9P1G 11 11
	ESM_9P2G 12 12
	ESM_9P3G 13 13
	ESM_9P4G 14 14
	ESM_9P5G 15 15
	ESM_9P6G 16 16
	ESM_9P7G 17 17
	ESM_9P8G 18 18
	ESM_9P9G 19 19
	ESM_10P0G 20 20
	ESM_10P1G 21 21
	ESM_10P2G 22 22
	ESM_10P3G 23 23
	ESM_10P4G 24 24
	ESM_10P5G 25 25
	ESM_10P6G 26 26
	ESM_10P7G 27 27
	ESM_10P8G 28 28
	ESM_10P9G 29 29
cfgBIFPLR3_0_PCIE_ESM_CAP_2 3 0x3d8 30 0 4294967295
	ESM_11P0G 0 0
	ESM_11P1G 1 1
	ESM_11P2G 2 2
	ESM_11P3G 3 3
	ESM_11P4G 4 4
	ESM_11P5G 5 5
	ESM_11P6G 6 6
	ESM_11P7G 7 7
	ESM_11P8G 8 8
	ESM_11P9G 9 9
	ESM_12P0G 10 10
	ESM_12P1G 11 11
	ESM_12P2G 12 12
	ESM_12P3G 13 13
	ESM_12P4G 14 14
	ESM_12P5G 15 15
	ESM_12P6G 16 16
	ESM_12P7G 17 17
	ESM_12P8G 18 18
	ESM_12P9G 19 19
	ESM_13P0G 20 20
	ESM_13P1G 21 21
	ESM_13P2G 22 22
	ESM_13P3G 23 23
	ESM_13P4G 24 24
	ESM_13P5G 25 25
	ESM_13P6G 26 26
	ESM_13P7G 27 27
	ESM_13P8G 28 28
	ESM_13P9G 29 29
cfgBIFPLR3_0_PCIE_ESM_CAP_3 3 0x3dc 20 0 4294967295
	ESM_14P0G 0 0
	ESM_14P1G 1 1
	ESM_14P2G 2 2
	ESM_14P3G 3 3
	ESM_14P4G 4 4
	ESM_14P5G 5 5
	ESM_14P6G 6 6
	ESM_14P7G 7 7
	ESM_14P8G 8 8
	ESM_14P9G 9 9
	ESM_15P0G 10 10
	ESM_15P1G 11 11
	ESM_15P2G 12 12
	ESM_15P3G 13 13
	ESM_15P4G 14 14
	ESM_15P5G 15 15
	ESM_15P6G 16 16
	ESM_15P7G 17 17
	ESM_15P8G 18 18
	ESM_15P9G 19 19
cfgBIFPLR3_0_PCIE_ESM_CAP_4 3 0x3e0 30 0 4294967295
	ESM_16P0G 0 0
	ESM_16P1G 1 1
	ESM_16P2G 2 2
	ESM_16P3G 3 3
	ESM_16P4G 4 4
	ESM_16P5G 5 5
	ESM_16P6G 6 6
	ESM_16P7G 7 7
	ESM_16P8G 8 8
	ESM_16P9G 9 9
	ESM_17P0G 10 10
	ESM_17P1G 11 11
	ESM_17P2G 12 12
	ESM_17P3G 13 13
	ESM_17P4G 14 14
	ESM_17P5G 15 15
	ESM_17P6G 16 16
	ESM_17P7G 17 17
	ESM_17P8G 18 18
	ESM_17P9G 19 19
	ESM_18P0G 20 20
	ESM_18P1G 21 21
	ESM_18P2G 22 22
	ESM_18P3G 23 23
	ESM_18P4G 24 24
	ESM_18P5G 25 25
	ESM_18P6G 26 26
	ESM_18P7G 27 27
	ESM_18P8G 28 28
	ESM_18P9G 29 29
cfgBIFPLR3_0_PCIE_ESM_CAP_5 3 0x3e4 30 0 4294967295
	ESM_19P0G 0 0
	ESM_19P1G 1 1
	ESM_19P2G 2 2
	ESM_19P3G 3 3
	ESM_19P4G 4 4
	ESM_19P5G 5 5
	ESM_19P6G 6 6
	ESM_19P7G 7 7
	ESM_19P8G 8 8
	ESM_19P9G 9 9
	ESM_20P0G 10 10
	ESM_20P1G 11 11
	ESM_20P2G 12 12
	ESM_20P3G 13 13
	ESM_20P4G 14 14
	ESM_20P5G 15 15
	ESM_20P6G 16 16
	ESM_20P7G 17 17
	ESM_20P8G 18 18
	ESM_20P9G 19 19
	ESM_21P0G 20 20
	ESM_21P1G 21 21
	ESM_21P2G 22 22
	ESM_21P3G 23 23
	ESM_21P4G 24 24
	ESM_21P5G 25 25
	ESM_21P6G 26 26
	ESM_21P7G 27 27
	ESM_21P8G 28 28
	ESM_21P9G 29 29
cfgBIFPLR3_0_PCIE_ESM_CAP_6 3 0x3e8 30 0 4294967295
	ESM_22P0G 0 0
	ESM_22P1G 1 1
	ESM_22P2G 2 2
	ESM_22P3G 3 3
	ESM_22P4G 4 4
	ESM_22P5G 5 5
	ESM_22P6G 6 6
	ESM_22P7G 7 7
	ESM_22P8G 8 8
	ESM_22P9G 9 9
	ESM_23P0G 10 10
	ESM_23P1G 11 11
	ESM_23P2G 12 12
	ESM_23P3G 13 13
	ESM_23P4G 14 14
	ESM_23P5G 15 15
	ESM_23P6G 16 16
	ESM_23P7G 17 17
	ESM_23P8G 18 18
	ESM_23P9G 19 19
	ESM_24P0G 20 20
	ESM_24P1G 21 21
	ESM_24P2G 22 22
	ESM_24P3G 23 23
	ESM_24P4G 24 24
	ESM_24P5G 25 25
	ESM_24P6G 26 26
	ESM_24P7G 27 27
	ESM_24P8G 28 28
	ESM_24P9G 29 29
cfgBIFPLR3_0_PCIE_ESM_CAP_7 3 0x3ec 31 0 4294967295
	ESM_25P0G 0 0
	ESM_25P1G 1 1
	ESM_25P2G 2 2
	ESM_25P3G 3 3
	ESM_25P4G 4 4
	ESM_25P5G 5 5
	ESM_25P6G 6 6
	ESM_25P7G 7 7
	ESM_25P8G 8 8
	ESM_25P9G 9 9
	ESM_26P0G 10 10
	ESM_26P1G 11 11
	ESM_26P2G 12 12
	ESM_26P3G 13 13
	ESM_26P4G 14 14
	ESM_26P5G 15 15
	ESM_26P6G 16 16
	ESM_26P7G 17 17
	ESM_26P8G 18 18
	ESM_26P9G 19 19
	ESM_27P0G 20 20
	ESM_27P1G 21 21
	ESM_27P2G 22 22
	ESM_27P3G 23 23
	ESM_27P4G 24 24
	ESM_27P5G 25 25
	ESM_27P6G 26 26
	ESM_27P7G 27 27
	ESM_27P8G 28 28
	ESM_27P9G 29 29
	ESM_28P0G 30 30
cfgBIFPLR3_0_PCIE_ESM_CAP_LIST 3 0x3c4 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR3_0_PCIE_ESM_CTRL 3 0x3d0 3 0 4294967295
	ESM_GEN_3_DATA_RATE 0 6
	ESM_GEN_4_DATA_RATE 8 14
	ESM_ENABLED 15 15
cfgBIFPLR3_0_PCIE_ESM_HEADER_1 3 0x3c8 3 0 4294967295
	ESM_VENDOR_ID 0 15
	ESM_CAP_REV 16 19
	ESM_CAP_LEN 20 31
cfgBIFPLR3_0_PCIE_ESM_HEADER_2 3 0x3cc 1 0 4294967295
	CAP_ID 0 15
cfgBIFPLR3_0_PCIE_ESM_STATUS 3 0x3ce 2 0 4294967295
	MIN_TIME_IN_EI_VAL 0 8
	MIN_TIME_IN_EI_SCALE 9 11
cfgBIFPLR3_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR3_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR3_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR3_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR3_0_PCIE_L1_PM_SUB_CAP 3 0x374 8 0 4294967295
	PCI_PM_L1_2_SUPPORTED 0 0
	PCI_PM_L1_1_SUPPORTED 1 1
	ASPM_L1_2_SUPPORTED 2 2
	ASPM_L1_1_SUPPORTED 3 3
	L1_PM_SUB_SUPPORTED 4 4
	PORT_CM_RESTORE_TIME 8 15
	PORT_T_POWER_ON_SCALE 16 17
	PORT_T_POWER_ON_VALUE 19 23
cfgBIFPLR3_0_PCIE_L1_PM_SUB_CAP_LIST 3 0x370 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR3_0_PCIE_L1_PM_SUB_CNTL 3 0x378 7 0 4294967295
	PCI_PM_L1_2_EN 0 0
	PCI_PM_L1_1_EN 1 1
	ASPM_L1_2_EN 2 2
	ASPM_L1_1_EN 3 3
	COMMON_MODE_RESTORE_TIME 8 15
	LTR_L1_2_THRESHOLD_VALUE 16 25
	LTR_L1_2_THRESHOLD_SCALE 29 31
cfgBIFPLR3_0_PCIE_L1_PM_SUB_CNTL2 3 0x37c 2 0 4294967295
	T_POWER_ON_SCALE 0 1
	T_POWER_ON_VALUE 3 7
cfgBIFPLR3_0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR3_0_PCIE_LANE_ERROR_STATUS 3 0x278 2 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
	RESERVED 16 31
cfgBIFPLR3_0_PCIE_LINK_CNTL3 3 0x274 4 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
	RESERVED 16 31
cfgBIFPLR3_0_PCIE_MC_ADDR0 3 0x2f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgBIFPLR3_0_PCIE_MC_ADDR1 3 0x2fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgBIFPLR3_0_PCIE_MC_BLOCK_ALL0 3 0x308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgBIFPLR3_0_PCIE_MC_BLOCK_ALL1 3 0x30c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgBIFPLR3_0_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0x310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgBIFPLR3_0_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0x314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgBIFPLR3_0_PCIE_MC_CAP 3 0x2f4 2 0 4294967295
	MC_MAX_GROUP 0 5
	MC_ECRC_REGEN_SUPP 15 15
cfgBIFPLR3_0_PCIE_MC_CNTL 3 0x2f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgBIFPLR3_0_PCIE_MC_ENH_CAP_LIST 3 0x2f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR3_0_PCIE_MC_OVERLAY_BAR0 3 0x318 2 0 4294967295
	MC_OVERLAY_SIZE 0 5
	MC_OVERLAY_BAR_0 6 31
cfgBIFPLR3_0_PCIE_MC_OVERLAY_BAR1 3 0x31c 1 0 4294967295
	MC_OVERLAY_BAR_1 0 31
cfgBIFPLR3_0_PCIE_MC_RCV0 3 0x300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgBIFPLR3_0_PCIE_MC_RCV1 3 0x304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgBIFPLR3_0_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIFPLR3_0_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIFPLR3_0_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIFPLR3_0_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIFPLR3_0_PCIE_ROOT_ERR_CMD 3 0x17c 3 0 4294967295
	CORR_ERR_REP_EN 0 0
	NONFATAL_ERR_REP_EN 1 1
	FATAL_ERR_REP_EN 2 2
cfgBIFPLR3_0_PCIE_ROOT_ERR_STATUS 3 0x180 8 0 4294967295
	ERR_CORR_RCVD 0 0
	MULT_ERR_CORR_RCVD 1 1
	ERR_FATAL_NONFATAL_RCVD 2 2
	MULT_ERR_FATAL_NONFATAL_RCVD 3 3
	FIRST_UNCORRECTABLE_FATAL 4 4
	NONFATAL_ERROR_MSG_RCVD 5 5
	FATAL_ERROR_MSG_RCVD 6 6
	ADV_ERR_INT_MSG_NUM 27 31
cfgBIFPLR3_0_PCIE_RP_PIO_EXCEPTION 3 0x39c 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR3_0_PCIE_RP_PIO_HDR_LOG0 3 0x3a0 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR3_0_PCIE_RP_PIO_HDR_LOG1 3 0x3a4 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR3_0_PCIE_RP_PIO_HDR_LOG2 3 0x3a8 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR3_0_PCIE_RP_PIO_HDR_LOG3 3 0x3ac 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR3_0_PCIE_RP_PIO_IMPSPEC_LOG 3 0x3b0 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR3_0_PCIE_RP_PIO_MASK 3 0x390 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR3_0_PCIE_RP_PIO_PREFIX_LOG0 3 0x3b4 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR3_0_PCIE_RP_PIO_PREFIX_LOG1 3 0x3b8 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR3_0_PCIE_RP_PIO_PREFIX_LOG2 3 0x3bc 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR3_0_PCIE_RP_PIO_PREFIX_LOG3 3 0x3c0 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR3_0_PCIE_RP_PIO_SEVERITY 3 0x394 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR3_0_PCIE_RP_PIO_STATUS 3 0x38c 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR3_0_PCIE_RP_PIO_SYSERROR 3 0x398 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR3_0_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR3_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR3_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR3_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR3_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR3_0_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIFPLR3_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIFPLR3_0_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIFPLR3_0_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIFPLR3_0_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIFPLR3_0_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIFPLR3_0_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIFPLR3_0_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIFPLR3_0_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIFPLR3_0_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR3_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIFPLR3_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIFPLR3_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR3_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIFPLR3_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIFPLR3_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR3_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIFPLR3_0_PREF_BASE_LIMIT 3 0x24 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
cfgBIFPLR3_0_PREF_BASE_UPPER 3 0x28 1 0 4294967295
	PREF_BASE_UPPER 0 31
cfgBIFPLR3_0_PREF_LIMIT_UPPER 3 0x2c 1 0 4294967295
	PREF_LIMIT_UPPER 0 31
cfgBIFPLR3_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIFPLR3_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIFPLR3_0_ROOT_CAP 3 0x76 1 0 4294967295
	CRS_SOFTWARE_VISIBILITY 0 0
cfgBIFPLR3_0_ROOT_CNTL 3 0x74 5 0 4294967295
	SERR_ON_CORR_ERR_EN 0 0
	SERR_ON_NONFATAL_ERR_EN 1 1
	SERR_ON_FATAL_ERR_EN 2 2
	PM_INTERRUPT_EN 3 3
	CRS_SOFTWARE_VISIBILITY_EN 4 4
cfgBIFPLR3_0_ROOT_STATUS 3 0x78 3 0 4294967295
	PME_REQUESTOR_ID 0 15
	PME_STATUS 16 16
	PME_PENDING 17 17
cfgBIFPLR3_0_SECONDARY_STATUS 3 0x1e 10 0 4294967295
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIFPLR3_0_SLOT_CAP 3 0x6c 12 0 4294967295
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
cfgBIFPLR3_0_SLOT_CAP2 3 0x8c 1 0 4294967295
	RESERVED 0 31
cfgBIFPLR3_0_SLOT_CNTL 3 0x70 12 0 4294967295
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
cfgBIFPLR3_0_SLOT_CNTL2 3 0x90 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR3_0_SLOT_STATUS 3 0x72 9 0 4294967295
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
cfgBIFPLR3_0_SLOT_STATUS2 3 0x92 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR3_0_SSID_CAP 3 0xc4 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIFPLR3_0_SSID_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR3_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIFPLR3_0_SUB_BUS_NUMBER_LATENCY 3 0x18 4 0 4294967295
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
cfgBIFPLR3_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIFPLR3_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIFPLR4_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIFPLR4_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIFPLR4_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIFPLR4_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIFPLR4_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIFPLR4_0_DEVICE_CAP 3 0x5c 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIFPLR4_0_DEVICE_CAP2 3 0x7c 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIFPLR4_0_DEVICE_CNTL 3 0x60 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
cfgBIFPLR4_0_DEVICE_CNTL2 3 0x80 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIFPLR4_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIFPLR4_0_DEVICE_STATUS 3 0x62 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIFPLR4_0_DEVICE_STATUS2 3 0x82 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR4_0_EXT_BRIDGE_CNTL 3 0x40 1 0 4294967295
	IO_PORT_80_EN 0 0
cfgBIFPLR4_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIFPLR4_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIFPLR4_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIFPLR4_0_IO_BASE_LIMIT 3 0x1c 4 0 4294967295
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
cfgBIFPLR4_0_IO_BASE_LIMIT_HI 3 0x30 2 0 4294967295
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
cfgBIFPLR4_0_IRQ_BRIDGE_CNTL 3 0x3e 8 0 4294967295
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
cfgBIFPLR4_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIFPLR4_0_LINK_CAP 3 0x64 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIFPLR4_0_LINK_CAP2 3 0x84 5 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 11
	LOWER_SKP_OS_RCV_SUPPORT 16 18
	RESERVED 19 31
cfgBIFPLR4_0_LINK_CNTL 3 0x68 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIFPLR4_0_LINK_CNTL2 3 0x88 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIFPLR4_0_LINK_STATUS 3 0x6a 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIFPLR4_0_LINK_STATUS2 3 0x8a 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIFPLR4_0_MEM_BASE_LIMIT 3 0x20 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
cfgBIFPLR4_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR4_0_MSI_MAP_ADDR_HI 3 0xd0 1 0 4294967295
	MSI_MAP_ADDR_HI 0 31
cfgBIFPLR4_0_MSI_MAP_ADDR_LO 3 0xcc 1 0 4294967295
	MSI_MAP_ADDR_LO 20 31
cfgBIFPLR4_0_MSI_MAP_CAP 3 0xca 3 0 4294967295
	EN 0 0
	FIXD 1 1
	CAP_TYPE 11 15
cfgBIFPLR4_0_MSI_MAP_CAP_LIST 3 0xc8 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR4_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIFPLR4_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIFPLR4_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIFPLR4_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIFPLR4_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIFPLR4_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIFPLR4_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIFPLR4_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR4_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIFPLR4_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR4_0_PCIE_CAP 3 0x5a 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIFPLR4_0_PCIE_CAP_LIST 3 0x58 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR4_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIFPLR4_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIFPLR4_0_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIFPLR4_0_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIFPLR4_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR4_0_PCIE_DPC_CAP_LIST 3 0x384 6 0 4294967295
	DPC_INTR_MSG_NUM 0 4
	RP_EXTENSIONS_FOR_DPC 5 5
	POISONED_TLP_EGRESS_BLOCKING_SUPPORTED 6 6
	DPC_SOFTWARE_TRIGGERING_SUPPORTED 7 7
	RP_PIO_LOG_SIZE 8 11
	DL_ACTIVE_ERR_COR_SIGNALING_SUPPORTED 12 12
cfgBIFPLR4_0_PCIE_DPC_CNTL 3 0x386 7 0 4294967295
	DPC_TRIGGER_ENABLE 0 1
	DPC_COMPLETION_CONTROL 2 2
	DPC_INTERRUPT_ENABLE 3 3
	DPC_ERR_COR_ENABLE 4 4
	POISONED_TLP_EGRESS_BLOCKING_ENABLE 5 5
	DPC_SOFTWARE_TRIGGER 6 6
	DL_ACTIVE_ERR_COR_ENABLE 7 7
cfgBIFPLR4_0_PCIE_DPC_ENH_CAP_LIST 3 0x380 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR4_0_PCIE_DPC_ERROR_SOURCE_ID 3 0x38a 1 0 4294967295
	DPC_ERROR_SOURCE_ID 0 15
cfgBIFPLR4_0_PCIE_DPC_STATUS 3 0x388 6 0 4294967295
	DPC_TRIGGER_STATUS 0 0
	DPC_TRIGGER_REASON 1 2
	DPC_INTERRUPT_STATUS 3 3
	DPC_RP_BUSY 4 4
	DPC_TRIGGER_REASON_EXTENSION 5 6
	RP_PIO_FIRST_ERROR_POINTER 8 12
cfgBIFPLR4_0_PCIE_ERR_SRC_ID 3 0x184 2 0 4294967295
	ERR_CORR_SRC_ID 0 15
	ERR_FATAL_NONFATAL_SRC_ID 16 31
cfgBIFPLR4_0_PCIE_ESM_CAP_1 3 0x3d4 30 0 4294967295
	ESM_8P0G 0 0
	ESM_8P1G 1 1
	ESM_8P2G 2 2
	ESM_8P3G 3 3
	ESM_8P4G 4 4
	ESM_8P5G 5 5
	ESM_8P6G 6 6
	ESM_8P7G 7 7
	ESM_8P8G 8 8
	ESM_8P9G 9 9
	ESM_9P0G 10 10
	ESM_9P1G 11 11
	ESM_9P2G 12 12
	ESM_9P3G 13 13
	ESM_9P4G 14 14
	ESM_9P5G 15 15
	ESM_9P6G 16 16
	ESM_9P7G 17 17
	ESM_9P8G 18 18
	ESM_9P9G 19 19
	ESM_10P0G 20 20
	ESM_10P1G 21 21
	ESM_10P2G 22 22
	ESM_10P3G 23 23
	ESM_10P4G 24 24
	ESM_10P5G 25 25
	ESM_10P6G 26 26
	ESM_10P7G 27 27
	ESM_10P8G 28 28
	ESM_10P9G 29 29
cfgBIFPLR4_0_PCIE_ESM_CAP_2 3 0x3d8 30 0 4294967295
	ESM_11P0G 0 0
	ESM_11P1G 1 1
	ESM_11P2G 2 2
	ESM_11P3G 3 3
	ESM_11P4G 4 4
	ESM_11P5G 5 5
	ESM_11P6G 6 6
	ESM_11P7G 7 7
	ESM_11P8G 8 8
	ESM_11P9G 9 9
	ESM_12P0G 10 10
	ESM_12P1G 11 11
	ESM_12P2G 12 12
	ESM_12P3G 13 13
	ESM_12P4G 14 14
	ESM_12P5G 15 15
	ESM_12P6G 16 16
	ESM_12P7G 17 17
	ESM_12P8G 18 18
	ESM_12P9G 19 19
	ESM_13P0G 20 20
	ESM_13P1G 21 21
	ESM_13P2G 22 22
	ESM_13P3G 23 23
	ESM_13P4G 24 24
	ESM_13P5G 25 25
	ESM_13P6G 26 26
	ESM_13P7G 27 27
	ESM_13P8G 28 28
	ESM_13P9G 29 29
cfgBIFPLR4_0_PCIE_ESM_CAP_3 3 0x3dc 20 0 4294967295
	ESM_14P0G 0 0
	ESM_14P1G 1 1
	ESM_14P2G 2 2
	ESM_14P3G 3 3
	ESM_14P4G 4 4
	ESM_14P5G 5 5
	ESM_14P6G 6 6
	ESM_14P7G 7 7
	ESM_14P8G 8 8
	ESM_14P9G 9 9
	ESM_15P0G 10 10
	ESM_15P1G 11 11
	ESM_15P2G 12 12
	ESM_15P3G 13 13
	ESM_15P4G 14 14
	ESM_15P5G 15 15
	ESM_15P6G 16 16
	ESM_15P7G 17 17
	ESM_15P8G 18 18
	ESM_15P9G 19 19
cfgBIFPLR4_0_PCIE_ESM_CAP_4 3 0x3e0 30 0 4294967295
	ESM_16P0G 0 0
	ESM_16P1G 1 1
	ESM_16P2G 2 2
	ESM_16P3G 3 3
	ESM_16P4G 4 4
	ESM_16P5G 5 5
	ESM_16P6G 6 6
	ESM_16P7G 7 7
	ESM_16P8G 8 8
	ESM_16P9G 9 9
	ESM_17P0G 10 10
	ESM_17P1G 11 11
	ESM_17P2G 12 12
	ESM_17P3G 13 13
	ESM_17P4G 14 14
	ESM_17P5G 15 15
	ESM_17P6G 16 16
	ESM_17P7G 17 17
	ESM_17P8G 18 18
	ESM_17P9G 19 19
	ESM_18P0G 20 20
	ESM_18P1G 21 21
	ESM_18P2G 22 22
	ESM_18P3G 23 23
	ESM_18P4G 24 24
	ESM_18P5G 25 25
	ESM_18P6G 26 26
	ESM_18P7G 27 27
	ESM_18P8G 28 28
	ESM_18P9G 29 29
cfgBIFPLR4_0_PCIE_ESM_CAP_5 3 0x3e4 30 0 4294967295
	ESM_19P0G 0 0
	ESM_19P1G 1 1
	ESM_19P2G 2 2
	ESM_19P3G 3 3
	ESM_19P4G 4 4
	ESM_19P5G 5 5
	ESM_19P6G 6 6
	ESM_19P7G 7 7
	ESM_19P8G 8 8
	ESM_19P9G 9 9
	ESM_20P0G 10 10
	ESM_20P1G 11 11
	ESM_20P2G 12 12
	ESM_20P3G 13 13
	ESM_20P4G 14 14
	ESM_20P5G 15 15
	ESM_20P6G 16 16
	ESM_20P7G 17 17
	ESM_20P8G 18 18
	ESM_20P9G 19 19
	ESM_21P0G 20 20
	ESM_21P1G 21 21
	ESM_21P2G 22 22
	ESM_21P3G 23 23
	ESM_21P4G 24 24
	ESM_21P5G 25 25
	ESM_21P6G 26 26
	ESM_21P7G 27 27
	ESM_21P8G 28 28
	ESM_21P9G 29 29
cfgBIFPLR4_0_PCIE_ESM_CAP_6 3 0x3e8 30 0 4294967295
	ESM_22P0G 0 0
	ESM_22P1G 1 1
	ESM_22P2G 2 2
	ESM_22P3G 3 3
	ESM_22P4G 4 4
	ESM_22P5G 5 5
	ESM_22P6G 6 6
	ESM_22P7G 7 7
	ESM_22P8G 8 8
	ESM_22P9G 9 9
	ESM_23P0G 10 10
	ESM_23P1G 11 11
	ESM_23P2G 12 12
	ESM_23P3G 13 13
	ESM_23P4G 14 14
	ESM_23P5G 15 15
	ESM_23P6G 16 16
	ESM_23P7G 17 17
	ESM_23P8G 18 18
	ESM_23P9G 19 19
	ESM_24P0G 20 20
	ESM_24P1G 21 21
	ESM_24P2G 22 22
	ESM_24P3G 23 23
	ESM_24P4G 24 24
	ESM_24P5G 25 25
	ESM_24P6G 26 26
	ESM_24P7G 27 27
	ESM_24P8G 28 28
	ESM_24P9G 29 29
cfgBIFPLR4_0_PCIE_ESM_CAP_7 3 0x3ec 31 0 4294967295
	ESM_25P0G 0 0
	ESM_25P1G 1 1
	ESM_25P2G 2 2
	ESM_25P3G 3 3
	ESM_25P4G 4 4
	ESM_25P5G 5 5
	ESM_25P6G 6 6
	ESM_25P7G 7 7
	ESM_25P8G 8 8
	ESM_25P9G 9 9
	ESM_26P0G 10 10
	ESM_26P1G 11 11
	ESM_26P2G 12 12
	ESM_26P3G 13 13
	ESM_26P4G 14 14
	ESM_26P5G 15 15
	ESM_26P6G 16 16
	ESM_26P7G 17 17
	ESM_26P8G 18 18
	ESM_26P9G 19 19
	ESM_27P0G 20 20
	ESM_27P1G 21 21
	ESM_27P2G 22 22
	ESM_27P3G 23 23
	ESM_27P4G 24 24
	ESM_27P5G 25 25
	ESM_27P6G 26 26
	ESM_27P7G 27 27
	ESM_27P8G 28 28
	ESM_27P9G 29 29
	ESM_28P0G 30 30
cfgBIFPLR4_0_PCIE_ESM_CAP_LIST 3 0x3c4 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR4_0_PCIE_ESM_CTRL 3 0x3d0 3 0 4294967295
	ESM_GEN_3_DATA_RATE 0 6
	ESM_GEN_4_DATA_RATE 8 14
	ESM_ENABLED 15 15
cfgBIFPLR4_0_PCIE_ESM_HEADER_1 3 0x3c8 3 0 4294967295
	ESM_VENDOR_ID 0 15
	ESM_CAP_REV 16 19
	ESM_CAP_LEN 20 31
cfgBIFPLR4_0_PCIE_ESM_HEADER_2 3 0x3cc 1 0 4294967295
	CAP_ID 0 15
cfgBIFPLR4_0_PCIE_ESM_STATUS 3 0x3ce 2 0 4294967295
	MIN_TIME_IN_EI_VAL 0 8
	MIN_TIME_IN_EI_SCALE 9 11
cfgBIFPLR4_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR4_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR4_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR4_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR4_0_PCIE_L1_PM_SUB_CAP 3 0x374 8 0 4294967295
	PCI_PM_L1_2_SUPPORTED 0 0
	PCI_PM_L1_1_SUPPORTED 1 1
	ASPM_L1_2_SUPPORTED 2 2
	ASPM_L1_1_SUPPORTED 3 3
	L1_PM_SUB_SUPPORTED 4 4
	PORT_CM_RESTORE_TIME 8 15
	PORT_T_POWER_ON_SCALE 16 17
	PORT_T_POWER_ON_VALUE 19 23
cfgBIFPLR4_0_PCIE_L1_PM_SUB_CAP_LIST 3 0x370 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR4_0_PCIE_L1_PM_SUB_CNTL 3 0x378 7 0 4294967295
	PCI_PM_L1_2_EN 0 0
	PCI_PM_L1_1_EN 1 1
	ASPM_L1_2_EN 2 2
	ASPM_L1_1_EN 3 3
	COMMON_MODE_RESTORE_TIME 8 15
	LTR_L1_2_THRESHOLD_VALUE 16 25
	LTR_L1_2_THRESHOLD_SCALE 29 31
cfgBIFPLR4_0_PCIE_L1_PM_SUB_CNTL2 3 0x37c 2 0 4294967295
	T_POWER_ON_SCALE 0 1
	T_POWER_ON_VALUE 3 7
cfgBIFPLR4_0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR4_0_PCIE_LANE_ERROR_STATUS 3 0x278 2 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
	RESERVED 16 31
cfgBIFPLR4_0_PCIE_LINK_CNTL3 3 0x274 4 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
	RESERVED 16 31
cfgBIFPLR4_0_PCIE_MC_ADDR0 3 0x2f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgBIFPLR4_0_PCIE_MC_ADDR1 3 0x2fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgBIFPLR4_0_PCIE_MC_BLOCK_ALL0 3 0x308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgBIFPLR4_0_PCIE_MC_BLOCK_ALL1 3 0x30c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgBIFPLR4_0_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0x310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgBIFPLR4_0_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0x314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgBIFPLR4_0_PCIE_MC_CAP 3 0x2f4 2 0 4294967295
	MC_MAX_GROUP 0 5
	MC_ECRC_REGEN_SUPP 15 15
cfgBIFPLR4_0_PCIE_MC_CNTL 3 0x2f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgBIFPLR4_0_PCIE_MC_ENH_CAP_LIST 3 0x2f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR4_0_PCIE_MC_OVERLAY_BAR0 3 0x318 2 0 4294967295
	MC_OVERLAY_SIZE 0 5
	MC_OVERLAY_BAR_0 6 31
cfgBIFPLR4_0_PCIE_MC_OVERLAY_BAR1 3 0x31c 1 0 4294967295
	MC_OVERLAY_BAR_1 0 31
cfgBIFPLR4_0_PCIE_MC_RCV0 3 0x300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgBIFPLR4_0_PCIE_MC_RCV1 3 0x304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgBIFPLR4_0_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIFPLR4_0_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIFPLR4_0_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIFPLR4_0_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIFPLR4_0_PCIE_ROOT_ERR_CMD 3 0x17c 3 0 4294967295
	CORR_ERR_REP_EN 0 0
	NONFATAL_ERR_REP_EN 1 1
	FATAL_ERR_REP_EN 2 2
cfgBIFPLR4_0_PCIE_ROOT_ERR_STATUS 3 0x180 8 0 4294967295
	ERR_CORR_RCVD 0 0
	MULT_ERR_CORR_RCVD 1 1
	ERR_FATAL_NONFATAL_RCVD 2 2
	MULT_ERR_FATAL_NONFATAL_RCVD 3 3
	FIRST_UNCORRECTABLE_FATAL 4 4
	NONFATAL_ERROR_MSG_RCVD 5 5
	FATAL_ERROR_MSG_RCVD 6 6
	ADV_ERR_INT_MSG_NUM 27 31
cfgBIFPLR4_0_PCIE_RP_PIO_EXCEPTION 3 0x39c 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR4_0_PCIE_RP_PIO_HDR_LOG0 3 0x3a0 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR4_0_PCIE_RP_PIO_HDR_LOG1 3 0x3a4 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR4_0_PCIE_RP_PIO_HDR_LOG2 3 0x3a8 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR4_0_PCIE_RP_PIO_HDR_LOG3 3 0x3ac 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR4_0_PCIE_RP_PIO_IMPSPEC_LOG 3 0x3b0 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR4_0_PCIE_RP_PIO_MASK 3 0x390 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR4_0_PCIE_RP_PIO_PREFIX_LOG0 3 0x3b4 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR4_0_PCIE_RP_PIO_PREFIX_LOG1 3 0x3b8 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR4_0_PCIE_RP_PIO_PREFIX_LOG2 3 0x3bc 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR4_0_PCIE_RP_PIO_PREFIX_LOG3 3 0x3c0 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR4_0_PCIE_RP_PIO_SEVERITY 3 0x394 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR4_0_PCIE_RP_PIO_STATUS 3 0x38c 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR4_0_PCIE_RP_PIO_SYSERROR 3 0x398 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR4_0_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR4_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR4_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR4_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR4_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR4_0_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIFPLR4_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIFPLR4_0_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIFPLR4_0_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIFPLR4_0_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIFPLR4_0_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIFPLR4_0_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIFPLR4_0_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIFPLR4_0_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIFPLR4_0_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR4_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIFPLR4_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIFPLR4_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR4_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIFPLR4_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIFPLR4_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR4_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIFPLR4_0_PREF_BASE_LIMIT 3 0x24 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
cfgBIFPLR4_0_PREF_BASE_UPPER 3 0x28 1 0 4294967295
	PREF_BASE_UPPER 0 31
cfgBIFPLR4_0_PREF_LIMIT_UPPER 3 0x2c 1 0 4294967295
	PREF_LIMIT_UPPER 0 31
cfgBIFPLR4_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIFPLR4_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIFPLR4_0_ROOT_CAP 3 0x76 1 0 4294967295
	CRS_SOFTWARE_VISIBILITY 0 0
cfgBIFPLR4_0_ROOT_CNTL 3 0x74 5 0 4294967295
	SERR_ON_CORR_ERR_EN 0 0
	SERR_ON_NONFATAL_ERR_EN 1 1
	SERR_ON_FATAL_ERR_EN 2 2
	PM_INTERRUPT_EN 3 3
	CRS_SOFTWARE_VISIBILITY_EN 4 4
cfgBIFPLR4_0_ROOT_STATUS 3 0x78 3 0 4294967295
	PME_REQUESTOR_ID 0 15
	PME_STATUS 16 16
	PME_PENDING 17 17
cfgBIFPLR4_0_SECONDARY_STATUS 3 0x1e 10 0 4294967295
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIFPLR4_0_SLOT_CAP 3 0x6c 12 0 4294967295
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
cfgBIFPLR4_0_SLOT_CAP2 3 0x8c 1 0 4294967295
	RESERVED 0 31
cfgBIFPLR4_0_SLOT_CNTL 3 0x70 12 0 4294967295
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
cfgBIFPLR4_0_SLOT_CNTL2 3 0x90 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR4_0_SLOT_STATUS 3 0x72 9 0 4294967295
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
cfgBIFPLR4_0_SLOT_STATUS2 3 0x92 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR4_0_SSID_CAP 3 0xc4 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIFPLR4_0_SSID_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR4_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIFPLR4_0_SUB_BUS_NUMBER_LATENCY 3 0x18 4 0 4294967295
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
cfgBIFPLR4_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIFPLR4_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIFPLR5_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIFPLR5_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIFPLR5_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIFPLR5_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIFPLR5_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIFPLR5_0_DEVICE_CAP 3 0x5c 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIFPLR5_0_DEVICE_CAP2 3 0x7c 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIFPLR5_0_DEVICE_CNTL 3 0x60 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
cfgBIFPLR5_0_DEVICE_CNTL2 3 0x80 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIFPLR5_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIFPLR5_0_DEVICE_STATUS 3 0x62 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIFPLR5_0_DEVICE_STATUS2 3 0x82 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR5_0_EXT_BRIDGE_CNTL 3 0x40 1 0 4294967295
	IO_PORT_80_EN 0 0
cfgBIFPLR5_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIFPLR5_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIFPLR5_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIFPLR5_0_IO_BASE_LIMIT 3 0x1c 4 0 4294967295
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
cfgBIFPLR5_0_IO_BASE_LIMIT_HI 3 0x30 2 0 4294967295
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
cfgBIFPLR5_0_IRQ_BRIDGE_CNTL 3 0x3e 8 0 4294967295
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
cfgBIFPLR5_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIFPLR5_0_LINK_CAP 3 0x64 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIFPLR5_0_LINK_CAP2 3 0x84 5 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 11
	LOWER_SKP_OS_RCV_SUPPORT 16 18
	RESERVED 19 31
cfgBIFPLR5_0_LINK_CNTL 3 0x68 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIFPLR5_0_LINK_CNTL2 3 0x88 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIFPLR5_0_LINK_STATUS 3 0x6a 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIFPLR5_0_LINK_STATUS2 3 0x8a 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIFPLR5_0_MEM_BASE_LIMIT 3 0x20 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
cfgBIFPLR5_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR5_0_MSI_MAP_ADDR_HI 3 0xd0 1 0 4294967295
	MSI_MAP_ADDR_HI 0 31
cfgBIFPLR5_0_MSI_MAP_ADDR_LO 3 0xcc 1 0 4294967295
	MSI_MAP_ADDR_LO 20 31
cfgBIFPLR5_0_MSI_MAP_CAP 3 0xca 3 0 4294967295
	EN 0 0
	FIXD 1 1
	CAP_TYPE 11 15
cfgBIFPLR5_0_MSI_MAP_CAP_LIST 3 0xc8 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR5_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIFPLR5_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIFPLR5_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIFPLR5_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIFPLR5_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIFPLR5_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIFPLR5_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIFPLR5_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR5_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIFPLR5_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR5_0_PCIE_CAP 3 0x5a 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIFPLR5_0_PCIE_CAP_LIST 3 0x58 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR5_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIFPLR5_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIFPLR5_0_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIFPLR5_0_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIFPLR5_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR5_0_PCIE_DPC_CAP_LIST 3 0x384 6 0 4294967295
	DPC_INTR_MSG_NUM 0 4
	RP_EXTENSIONS_FOR_DPC 5 5
	POISONED_TLP_EGRESS_BLOCKING_SUPPORTED 6 6
	DPC_SOFTWARE_TRIGGERING_SUPPORTED 7 7
	RP_PIO_LOG_SIZE 8 11
	DL_ACTIVE_ERR_COR_SIGNALING_SUPPORTED 12 12
cfgBIFPLR5_0_PCIE_DPC_CNTL 3 0x386 7 0 4294967295
	DPC_TRIGGER_ENABLE 0 1
	DPC_COMPLETION_CONTROL 2 2
	DPC_INTERRUPT_ENABLE 3 3
	DPC_ERR_COR_ENABLE 4 4
	POISONED_TLP_EGRESS_BLOCKING_ENABLE 5 5
	DPC_SOFTWARE_TRIGGER 6 6
	DL_ACTIVE_ERR_COR_ENABLE 7 7
cfgBIFPLR5_0_PCIE_DPC_ENH_CAP_LIST 3 0x380 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR5_0_PCIE_DPC_ERROR_SOURCE_ID 3 0x38a 1 0 4294967295
	DPC_ERROR_SOURCE_ID 0 15
cfgBIFPLR5_0_PCIE_DPC_STATUS 3 0x388 6 0 4294967295
	DPC_TRIGGER_STATUS 0 0
	DPC_TRIGGER_REASON 1 2
	DPC_INTERRUPT_STATUS 3 3
	DPC_RP_BUSY 4 4
	DPC_TRIGGER_REASON_EXTENSION 5 6
	RP_PIO_FIRST_ERROR_POINTER 8 12
cfgBIFPLR5_0_PCIE_ERR_SRC_ID 3 0x184 2 0 4294967295
	ERR_CORR_SRC_ID 0 15
	ERR_FATAL_NONFATAL_SRC_ID 16 31
cfgBIFPLR5_0_PCIE_ESM_CAP_1 3 0x3d4 30 0 4294967295
	ESM_8P0G 0 0
	ESM_8P1G 1 1
	ESM_8P2G 2 2
	ESM_8P3G 3 3
	ESM_8P4G 4 4
	ESM_8P5G 5 5
	ESM_8P6G 6 6
	ESM_8P7G 7 7
	ESM_8P8G 8 8
	ESM_8P9G 9 9
	ESM_9P0G 10 10
	ESM_9P1G 11 11
	ESM_9P2G 12 12
	ESM_9P3G 13 13
	ESM_9P4G 14 14
	ESM_9P5G 15 15
	ESM_9P6G 16 16
	ESM_9P7G 17 17
	ESM_9P8G 18 18
	ESM_9P9G 19 19
	ESM_10P0G 20 20
	ESM_10P1G 21 21
	ESM_10P2G 22 22
	ESM_10P3G 23 23
	ESM_10P4G 24 24
	ESM_10P5G 25 25
	ESM_10P6G 26 26
	ESM_10P7G 27 27
	ESM_10P8G 28 28
	ESM_10P9G 29 29
cfgBIFPLR5_0_PCIE_ESM_CAP_2 3 0x3d8 30 0 4294967295
	ESM_11P0G 0 0
	ESM_11P1G 1 1
	ESM_11P2G 2 2
	ESM_11P3G 3 3
	ESM_11P4G 4 4
	ESM_11P5G 5 5
	ESM_11P6G 6 6
	ESM_11P7G 7 7
	ESM_11P8G 8 8
	ESM_11P9G 9 9
	ESM_12P0G 10 10
	ESM_12P1G 11 11
	ESM_12P2G 12 12
	ESM_12P3G 13 13
	ESM_12P4G 14 14
	ESM_12P5G 15 15
	ESM_12P6G 16 16
	ESM_12P7G 17 17
	ESM_12P8G 18 18
	ESM_12P9G 19 19
	ESM_13P0G 20 20
	ESM_13P1G 21 21
	ESM_13P2G 22 22
	ESM_13P3G 23 23
	ESM_13P4G 24 24
	ESM_13P5G 25 25
	ESM_13P6G 26 26
	ESM_13P7G 27 27
	ESM_13P8G 28 28
	ESM_13P9G 29 29
cfgBIFPLR5_0_PCIE_ESM_CAP_3 3 0x3dc 20 0 4294967295
	ESM_14P0G 0 0
	ESM_14P1G 1 1
	ESM_14P2G 2 2
	ESM_14P3G 3 3
	ESM_14P4G 4 4
	ESM_14P5G 5 5
	ESM_14P6G 6 6
	ESM_14P7G 7 7
	ESM_14P8G 8 8
	ESM_14P9G 9 9
	ESM_15P0G 10 10
	ESM_15P1G 11 11
	ESM_15P2G 12 12
	ESM_15P3G 13 13
	ESM_15P4G 14 14
	ESM_15P5G 15 15
	ESM_15P6G 16 16
	ESM_15P7G 17 17
	ESM_15P8G 18 18
	ESM_15P9G 19 19
cfgBIFPLR5_0_PCIE_ESM_CAP_4 3 0x3e0 30 0 4294967295
	ESM_16P0G 0 0
	ESM_16P1G 1 1
	ESM_16P2G 2 2
	ESM_16P3G 3 3
	ESM_16P4G 4 4
	ESM_16P5G 5 5
	ESM_16P6G 6 6
	ESM_16P7G 7 7
	ESM_16P8G 8 8
	ESM_16P9G 9 9
	ESM_17P0G 10 10
	ESM_17P1G 11 11
	ESM_17P2G 12 12
	ESM_17P3G 13 13
	ESM_17P4G 14 14
	ESM_17P5G 15 15
	ESM_17P6G 16 16
	ESM_17P7G 17 17
	ESM_17P8G 18 18
	ESM_17P9G 19 19
	ESM_18P0G 20 20
	ESM_18P1G 21 21
	ESM_18P2G 22 22
	ESM_18P3G 23 23
	ESM_18P4G 24 24
	ESM_18P5G 25 25
	ESM_18P6G 26 26
	ESM_18P7G 27 27
	ESM_18P8G 28 28
	ESM_18P9G 29 29
cfgBIFPLR5_0_PCIE_ESM_CAP_5 3 0x3e4 30 0 4294967295
	ESM_19P0G 0 0
	ESM_19P1G 1 1
	ESM_19P2G 2 2
	ESM_19P3G 3 3
	ESM_19P4G 4 4
	ESM_19P5G 5 5
	ESM_19P6G 6 6
	ESM_19P7G 7 7
	ESM_19P8G 8 8
	ESM_19P9G 9 9
	ESM_20P0G 10 10
	ESM_20P1G 11 11
	ESM_20P2G 12 12
	ESM_20P3G 13 13
	ESM_20P4G 14 14
	ESM_20P5G 15 15
	ESM_20P6G 16 16
	ESM_20P7G 17 17
	ESM_20P8G 18 18
	ESM_20P9G 19 19
	ESM_21P0G 20 20
	ESM_21P1G 21 21
	ESM_21P2G 22 22
	ESM_21P3G 23 23
	ESM_21P4G 24 24
	ESM_21P5G 25 25
	ESM_21P6G 26 26
	ESM_21P7G 27 27
	ESM_21P8G 28 28
	ESM_21P9G 29 29
cfgBIFPLR5_0_PCIE_ESM_CAP_6 3 0x3e8 30 0 4294967295
	ESM_22P0G 0 0
	ESM_22P1G 1 1
	ESM_22P2G 2 2
	ESM_22P3G 3 3
	ESM_22P4G 4 4
	ESM_22P5G 5 5
	ESM_22P6G 6 6
	ESM_22P7G 7 7
	ESM_22P8G 8 8
	ESM_22P9G 9 9
	ESM_23P0G 10 10
	ESM_23P1G 11 11
	ESM_23P2G 12 12
	ESM_23P3G 13 13
	ESM_23P4G 14 14
	ESM_23P5G 15 15
	ESM_23P6G 16 16
	ESM_23P7G 17 17
	ESM_23P8G 18 18
	ESM_23P9G 19 19
	ESM_24P0G 20 20
	ESM_24P1G 21 21
	ESM_24P2G 22 22
	ESM_24P3G 23 23
	ESM_24P4G 24 24
	ESM_24P5G 25 25
	ESM_24P6G 26 26
	ESM_24P7G 27 27
	ESM_24P8G 28 28
	ESM_24P9G 29 29
cfgBIFPLR5_0_PCIE_ESM_CAP_7 3 0x3ec 31 0 4294967295
	ESM_25P0G 0 0
	ESM_25P1G 1 1
	ESM_25P2G 2 2
	ESM_25P3G 3 3
	ESM_25P4G 4 4
	ESM_25P5G 5 5
	ESM_25P6G 6 6
	ESM_25P7G 7 7
	ESM_25P8G 8 8
	ESM_25P9G 9 9
	ESM_26P0G 10 10
	ESM_26P1G 11 11
	ESM_26P2G 12 12
	ESM_26P3G 13 13
	ESM_26P4G 14 14
	ESM_26P5G 15 15
	ESM_26P6G 16 16
	ESM_26P7G 17 17
	ESM_26P8G 18 18
	ESM_26P9G 19 19
	ESM_27P0G 20 20
	ESM_27P1G 21 21
	ESM_27P2G 22 22
	ESM_27P3G 23 23
	ESM_27P4G 24 24
	ESM_27P5G 25 25
	ESM_27P6G 26 26
	ESM_27P7G 27 27
	ESM_27P8G 28 28
	ESM_27P9G 29 29
	ESM_28P0G 30 30
cfgBIFPLR5_0_PCIE_ESM_CAP_LIST 3 0x3c4 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR5_0_PCIE_ESM_CTRL 3 0x3d0 3 0 4294967295
	ESM_GEN_3_DATA_RATE 0 6
	ESM_GEN_4_DATA_RATE 8 14
	ESM_ENABLED 15 15
cfgBIFPLR5_0_PCIE_ESM_HEADER_1 3 0x3c8 3 0 4294967295
	ESM_VENDOR_ID 0 15
	ESM_CAP_REV 16 19
	ESM_CAP_LEN 20 31
cfgBIFPLR5_0_PCIE_ESM_HEADER_2 3 0x3cc 1 0 4294967295
	CAP_ID 0 15
cfgBIFPLR5_0_PCIE_ESM_STATUS 3 0x3ce 2 0 4294967295
	MIN_TIME_IN_EI_VAL 0 8
	MIN_TIME_IN_EI_SCALE 9 11
cfgBIFPLR5_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR5_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR5_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR5_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR5_0_PCIE_L1_PM_SUB_CAP 3 0x374 8 0 4294967295
	PCI_PM_L1_2_SUPPORTED 0 0
	PCI_PM_L1_1_SUPPORTED 1 1
	ASPM_L1_2_SUPPORTED 2 2
	ASPM_L1_1_SUPPORTED 3 3
	L1_PM_SUB_SUPPORTED 4 4
	PORT_CM_RESTORE_TIME 8 15
	PORT_T_POWER_ON_SCALE 16 17
	PORT_T_POWER_ON_VALUE 19 23
cfgBIFPLR5_0_PCIE_L1_PM_SUB_CAP_LIST 3 0x370 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR5_0_PCIE_L1_PM_SUB_CNTL 3 0x378 7 0 4294967295
	PCI_PM_L1_2_EN 0 0
	PCI_PM_L1_1_EN 1 1
	ASPM_L1_2_EN 2 2
	ASPM_L1_1_EN 3 3
	COMMON_MODE_RESTORE_TIME 8 15
	LTR_L1_2_THRESHOLD_VALUE 16 25
	LTR_L1_2_THRESHOLD_SCALE 29 31
cfgBIFPLR5_0_PCIE_L1_PM_SUB_CNTL2 3 0x37c 2 0 4294967295
	T_POWER_ON_SCALE 0 1
	T_POWER_ON_VALUE 3 7
cfgBIFPLR5_0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR5_0_PCIE_LANE_ERROR_STATUS 3 0x278 2 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
	RESERVED 16 31
cfgBIFPLR5_0_PCIE_LINK_CNTL3 3 0x274 4 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
	RESERVED 16 31
cfgBIFPLR5_0_PCIE_MC_ADDR0 3 0x2f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgBIFPLR5_0_PCIE_MC_ADDR1 3 0x2fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgBIFPLR5_0_PCIE_MC_BLOCK_ALL0 3 0x308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgBIFPLR5_0_PCIE_MC_BLOCK_ALL1 3 0x30c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgBIFPLR5_0_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0x310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgBIFPLR5_0_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0x314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgBIFPLR5_0_PCIE_MC_CAP 3 0x2f4 2 0 4294967295
	MC_MAX_GROUP 0 5
	MC_ECRC_REGEN_SUPP 15 15
cfgBIFPLR5_0_PCIE_MC_CNTL 3 0x2f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgBIFPLR5_0_PCIE_MC_ENH_CAP_LIST 3 0x2f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR5_0_PCIE_MC_OVERLAY_BAR0 3 0x318 2 0 4294967295
	MC_OVERLAY_SIZE 0 5
	MC_OVERLAY_BAR_0 6 31
cfgBIFPLR5_0_PCIE_MC_OVERLAY_BAR1 3 0x31c 1 0 4294967295
	MC_OVERLAY_BAR_1 0 31
cfgBIFPLR5_0_PCIE_MC_RCV0 3 0x300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgBIFPLR5_0_PCIE_MC_RCV1 3 0x304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgBIFPLR5_0_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIFPLR5_0_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIFPLR5_0_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIFPLR5_0_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIFPLR5_0_PCIE_ROOT_ERR_CMD 3 0x17c 3 0 4294967295
	CORR_ERR_REP_EN 0 0
	NONFATAL_ERR_REP_EN 1 1
	FATAL_ERR_REP_EN 2 2
cfgBIFPLR5_0_PCIE_ROOT_ERR_STATUS 3 0x180 8 0 4294967295
	ERR_CORR_RCVD 0 0
	MULT_ERR_CORR_RCVD 1 1
	ERR_FATAL_NONFATAL_RCVD 2 2
	MULT_ERR_FATAL_NONFATAL_RCVD 3 3
	FIRST_UNCORRECTABLE_FATAL 4 4
	NONFATAL_ERROR_MSG_RCVD 5 5
	FATAL_ERROR_MSG_RCVD 6 6
	ADV_ERR_INT_MSG_NUM 27 31
cfgBIFPLR5_0_PCIE_RP_PIO_EXCEPTION 3 0x39c 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR5_0_PCIE_RP_PIO_HDR_LOG0 3 0x3a0 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR5_0_PCIE_RP_PIO_HDR_LOG1 3 0x3a4 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR5_0_PCIE_RP_PIO_HDR_LOG2 3 0x3a8 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR5_0_PCIE_RP_PIO_HDR_LOG3 3 0x3ac 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR5_0_PCIE_RP_PIO_IMPSPEC_LOG 3 0x3b0 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR5_0_PCIE_RP_PIO_MASK 3 0x390 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR5_0_PCIE_RP_PIO_PREFIX_LOG0 3 0x3b4 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR5_0_PCIE_RP_PIO_PREFIX_LOG1 3 0x3b8 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR5_0_PCIE_RP_PIO_PREFIX_LOG2 3 0x3bc 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR5_0_PCIE_RP_PIO_PREFIX_LOG3 3 0x3c0 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR5_0_PCIE_RP_PIO_SEVERITY 3 0x394 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR5_0_PCIE_RP_PIO_STATUS 3 0x38c 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR5_0_PCIE_RP_PIO_SYSERROR 3 0x398 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR5_0_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR5_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR5_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR5_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR5_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR5_0_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIFPLR5_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIFPLR5_0_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIFPLR5_0_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIFPLR5_0_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIFPLR5_0_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIFPLR5_0_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIFPLR5_0_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIFPLR5_0_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIFPLR5_0_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR5_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIFPLR5_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIFPLR5_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR5_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIFPLR5_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIFPLR5_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR5_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIFPLR5_0_PREF_BASE_LIMIT 3 0x24 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
cfgBIFPLR5_0_PREF_BASE_UPPER 3 0x28 1 0 4294967295
	PREF_BASE_UPPER 0 31
cfgBIFPLR5_0_PREF_LIMIT_UPPER 3 0x2c 1 0 4294967295
	PREF_LIMIT_UPPER 0 31
cfgBIFPLR5_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIFPLR5_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIFPLR5_0_ROOT_CAP 3 0x76 1 0 4294967295
	CRS_SOFTWARE_VISIBILITY 0 0
cfgBIFPLR5_0_ROOT_CNTL 3 0x74 5 0 4294967295
	SERR_ON_CORR_ERR_EN 0 0
	SERR_ON_NONFATAL_ERR_EN 1 1
	SERR_ON_FATAL_ERR_EN 2 2
	PM_INTERRUPT_EN 3 3
	CRS_SOFTWARE_VISIBILITY_EN 4 4
cfgBIFPLR5_0_ROOT_STATUS 3 0x78 3 0 4294967295
	PME_REQUESTOR_ID 0 15
	PME_STATUS 16 16
	PME_PENDING 17 17
cfgBIFPLR5_0_SECONDARY_STATUS 3 0x1e 10 0 4294967295
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIFPLR5_0_SLOT_CAP 3 0x6c 12 0 4294967295
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
cfgBIFPLR5_0_SLOT_CAP2 3 0x8c 1 0 4294967295
	RESERVED 0 31
cfgBIFPLR5_0_SLOT_CNTL 3 0x70 12 0 4294967295
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
cfgBIFPLR5_0_SLOT_CNTL2 3 0x90 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR5_0_SLOT_STATUS 3 0x72 9 0 4294967295
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
cfgBIFPLR5_0_SLOT_STATUS2 3 0x92 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR5_0_SSID_CAP 3 0xc4 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIFPLR5_0_SSID_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR5_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIFPLR5_0_SUB_BUS_NUMBER_LATENCY 3 0x18 4 0 4294967295
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
cfgBIFPLR5_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIFPLR5_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIFPLR6_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIFPLR6_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIFPLR6_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIFPLR6_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIFPLR6_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIFPLR6_0_DEVICE_CAP 3 0x5c 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIFPLR6_0_DEVICE_CAP2 3 0x7c 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIFPLR6_0_DEVICE_CNTL 3 0x60 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
cfgBIFPLR6_0_DEVICE_CNTL2 3 0x80 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIFPLR6_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIFPLR6_0_DEVICE_STATUS 3 0x62 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIFPLR6_0_DEVICE_STATUS2 3 0x82 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR6_0_EXT_BRIDGE_CNTL 3 0x40 1 0 4294967295
	IO_PORT_80_EN 0 0
cfgBIFPLR6_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIFPLR6_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIFPLR6_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIFPLR6_0_IO_BASE_LIMIT 3 0x1c 4 0 4294967295
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
cfgBIFPLR6_0_IO_BASE_LIMIT_HI 3 0x30 2 0 4294967295
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
cfgBIFPLR6_0_IRQ_BRIDGE_CNTL 3 0x3e 8 0 4294967295
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
cfgBIFPLR6_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIFPLR6_0_LINK_CAP 3 0x64 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIFPLR6_0_LINK_CAP2 3 0x84 5 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 11
	LOWER_SKP_OS_RCV_SUPPORT 16 18
	RESERVED 19 31
cfgBIFPLR6_0_LINK_CNTL 3 0x68 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIFPLR6_0_LINK_CNTL2 3 0x88 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIFPLR6_0_LINK_STATUS 3 0x6a 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIFPLR6_0_LINK_STATUS2 3 0x8a 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIFPLR6_0_MEM_BASE_LIMIT 3 0x20 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
cfgBIFPLR6_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR6_0_MSI_MAP_ADDR_HI 3 0xd0 1 0 4294967295
	MSI_MAP_ADDR_HI 0 31
cfgBIFPLR6_0_MSI_MAP_ADDR_LO 3 0xcc 1 0 4294967295
	MSI_MAP_ADDR_LO 20 31
cfgBIFPLR6_0_MSI_MAP_CAP 3 0xca 3 0 4294967295
	EN 0 0
	FIXD 1 1
	CAP_TYPE 11 15
cfgBIFPLR6_0_MSI_MAP_CAP_LIST 3 0xc8 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR6_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIFPLR6_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIFPLR6_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIFPLR6_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIFPLR6_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIFPLR6_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIFPLR6_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIFPLR6_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR6_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIFPLR6_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR6_0_PCIE_CAP 3 0x5a 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIFPLR6_0_PCIE_CAP_LIST 3 0x58 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR6_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIFPLR6_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIFPLR6_0_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIFPLR6_0_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIFPLR6_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR6_0_PCIE_DPC_CAP_LIST 3 0x384 6 0 4294967295
	DPC_INTR_MSG_NUM 0 4
	RP_EXTENSIONS_FOR_DPC 5 5
	POISONED_TLP_EGRESS_BLOCKING_SUPPORTED 6 6
	DPC_SOFTWARE_TRIGGERING_SUPPORTED 7 7
	RP_PIO_LOG_SIZE 8 11
	DL_ACTIVE_ERR_COR_SIGNALING_SUPPORTED 12 12
cfgBIFPLR6_0_PCIE_DPC_CNTL 3 0x386 7 0 4294967295
	DPC_TRIGGER_ENABLE 0 1
	DPC_COMPLETION_CONTROL 2 2
	DPC_INTERRUPT_ENABLE 3 3
	DPC_ERR_COR_ENABLE 4 4
	POISONED_TLP_EGRESS_BLOCKING_ENABLE 5 5
	DPC_SOFTWARE_TRIGGER 6 6
	DL_ACTIVE_ERR_COR_ENABLE 7 7
cfgBIFPLR6_0_PCIE_DPC_ENH_CAP_LIST 3 0x380 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR6_0_PCIE_DPC_ERROR_SOURCE_ID 3 0x38a 1 0 4294967295
	DPC_ERROR_SOURCE_ID 0 15
cfgBIFPLR6_0_PCIE_DPC_STATUS 3 0x388 6 0 4294967295
	DPC_TRIGGER_STATUS 0 0
	DPC_TRIGGER_REASON 1 2
	DPC_INTERRUPT_STATUS 3 3
	DPC_RP_BUSY 4 4
	DPC_TRIGGER_REASON_EXTENSION 5 6
	RP_PIO_FIRST_ERROR_POINTER 8 12
cfgBIFPLR6_0_PCIE_ERR_SRC_ID 3 0x184 2 0 4294967295
	ERR_CORR_SRC_ID 0 15
	ERR_FATAL_NONFATAL_SRC_ID 16 31
cfgBIFPLR6_0_PCIE_ESM_CAP_1 3 0x3d4 30 0 4294967295
	ESM_8P0G 0 0
	ESM_8P1G 1 1
	ESM_8P2G 2 2
	ESM_8P3G 3 3
	ESM_8P4G 4 4
	ESM_8P5G 5 5
	ESM_8P6G 6 6
	ESM_8P7G 7 7
	ESM_8P8G 8 8
	ESM_8P9G 9 9
	ESM_9P0G 10 10
	ESM_9P1G 11 11
	ESM_9P2G 12 12
	ESM_9P3G 13 13
	ESM_9P4G 14 14
	ESM_9P5G 15 15
	ESM_9P6G 16 16
	ESM_9P7G 17 17
	ESM_9P8G 18 18
	ESM_9P9G 19 19
	ESM_10P0G 20 20
	ESM_10P1G 21 21
	ESM_10P2G 22 22
	ESM_10P3G 23 23
	ESM_10P4G 24 24
	ESM_10P5G 25 25
	ESM_10P6G 26 26
	ESM_10P7G 27 27
	ESM_10P8G 28 28
	ESM_10P9G 29 29
cfgBIFPLR6_0_PCIE_ESM_CAP_2 3 0x3d8 30 0 4294967295
	ESM_11P0G 0 0
	ESM_11P1G 1 1
	ESM_11P2G 2 2
	ESM_11P3G 3 3
	ESM_11P4G 4 4
	ESM_11P5G 5 5
	ESM_11P6G 6 6
	ESM_11P7G 7 7
	ESM_11P8G 8 8
	ESM_11P9G 9 9
	ESM_12P0G 10 10
	ESM_12P1G 11 11
	ESM_12P2G 12 12
	ESM_12P3G 13 13
	ESM_12P4G 14 14
	ESM_12P5G 15 15
	ESM_12P6G 16 16
	ESM_12P7G 17 17
	ESM_12P8G 18 18
	ESM_12P9G 19 19
	ESM_13P0G 20 20
	ESM_13P1G 21 21
	ESM_13P2G 22 22
	ESM_13P3G 23 23
	ESM_13P4G 24 24
	ESM_13P5G 25 25
	ESM_13P6G 26 26
	ESM_13P7G 27 27
	ESM_13P8G 28 28
	ESM_13P9G 29 29
cfgBIFPLR6_0_PCIE_ESM_CAP_3 3 0x3dc 20 0 4294967295
	ESM_14P0G 0 0
	ESM_14P1G 1 1
	ESM_14P2G 2 2
	ESM_14P3G 3 3
	ESM_14P4G 4 4
	ESM_14P5G 5 5
	ESM_14P6G 6 6
	ESM_14P7G 7 7
	ESM_14P8G 8 8
	ESM_14P9G 9 9
	ESM_15P0G 10 10
	ESM_15P1G 11 11
	ESM_15P2G 12 12
	ESM_15P3G 13 13
	ESM_15P4G 14 14
	ESM_15P5G 15 15
	ESM_15P6G 16 16
	ESM_15P7G 17 17
	ESM_15P8G 18 18
	ESM_15P9G 19 19
cfgBIFPLR6_0_PCIE_ESM_CAP_4 3 0x3e0 30 0 4294967295
	ESM_16P0G 0 0
	ESM_16P1G 1 1
	ESM_16P2G 2 2
	ESM_16P3G 3 3
	ESM_16P4G 4 4
	ESM_16P5G 5 5
	ESM_16P6G 6 6
	ESM_16P7G 7 7
	ESM_16P8G 8 8
	ESM_16P9G 9 9
	ESM_17P0G 10 10
	ESM_17P1G 11 11
	ESM_17P2G 12 12
	ESM_17P3G 13 13
	ESM_17P4G 14 14
	ESM_17P5G 15 15
	ESM_17P6G 16 16
	ESM_17P7G 17 17
	ESM_17P8G 18 18
	ESM_17P9G 19 19
	ESM_18P0G 20 20
	ESM_18P1G 21 21
	ESM_18P2G 22 22
	ESM_18P3G 23 23
	ESM_18P4G 24 24
	ESM_18P5G 25 25
	ESM_18P6G 26 26
	ESM_18P7G 27 27
	ESM_18P8G 28 28
	ESM_18P9G 29 29
cfgBIFPLR6_0_PCIE_ESM_CAP_5 3 0x3e4 30 0 4294967295
	ESM_19P0G 0 0
	ESM_19P1G 1 1
	ESM_19P2G 2 2
	ESM_19P3G 3 3
	ESM_19P4G 4 4
	ESM_19P5G 5 5
	ESM_19P6G 6 6
	ESM_19P7G 7 7
	ESM_19P8G 8 8
	ESM_19P9G 9 9
	ESM_20P0G 10 10
	ESM_20P1G 11 11
	ESM_20P2G 12 12
	ESM_20P3G 13 13
	ESM_20P4G 14 14
	ESM_20P5G 15 15
	ESM_20P6G 16 16
	ESM_20P7G 17 17
	ESM_20P8G 18 18
	ESM_20P9G 19 19
	ESM_21P0G 20 20
	ESM_21P1G 21 21
	ESM_21P2G 22 22
	ESM_21P3G 23 23
	ESM_21P4G 24 24
	ESM_21P5G 25 25
	ESM_21P6G 26 26
	ESM_21P7G 27 27
	ESM_21P8G 28 28
	ESM_21P9G 29 29
cfgBIFPLR6_0_PCIE_ESM_CAP_6 3 0x3e8 30 0 4294967295
	ESM_22P0G 0 0
	ESM_22P1G 1 1
	ESM_22P2G 2 2
	ESM_22P3G 3 3
	ESM_22P4G 4 4
	ESM_22P5G 5 5
	ESM_22P6G 6 6
	ESM_22P7G 7 7
	ESM_22P8G 8 8
	ESM_22P9G 9 9
	ESM_23P0G 10 10
	ESM_23P1G 11 11
	ESM_23P2G 12 12
	ESM_23P3G 13 13
	ESM_23P4G 14 14
	ESM_23P5G 15 15
	ESM_23P6G 16 16
	ESM_23P7G 17 17
	ESM_23P8G 18 18
	ESM_23P9G 19 19
	ESM_24P0G 20 20
	ESM_24P1G 21 21
	ESM_24P2G 22 22
	ESM_24P3G 23 23
	ESM_24P4G 24 24
	ESM_24P5G 25 25
	ESM_24P6G 26 26
	ESM_24P7G 27 27
	ESM_24P8G 28 28
	ESM_24P9G 29 29
cfgBIFPLR6_0_PCIE_ESM_CAP_7 3 0x3ec 31 0 4294967295
	ESM_25P0G 0 0
	ESM_25P1G 1 1
	ESM_25P2G 2 2
	ESM_25P3G 3 3
	ESM_25P4G 4 4
	ESM_25P5G 5 5
	ESM_25P6G 6 6
	ESM_25P7G 7 7
	ESM_25P8G 8 8
	ESM_25P9G 9 9
	ESM_26P0G 10 10
	ESM_26P1G 11 11
	ESM_26P2G 12 12
	ESM_26P3G 13 13
	ESM_26P4G 14 14
	ESM_26P5G 15 15
	ESM_26P6G 16 16
	ESM_26P7G 17 17
	ESM_26P8G 18 18
	ESM_26P9G 19 19
	ESM_27P0G 20 20
	ESM_27P1G 21 21
	ESM_27P2G 22 22
	ESM_27P3G 23 23
	ESM_27P4G 24 24
	ESM_27P5G 25 25
	ESM_27P6G 26 26
	ESM_27P7G 27 27
	ESM_27P8G 28 28
	ESM_27P9G 29 29
	ESM_28P0G 30 30
cfgBIFPLR6_0_PCIE_ESM_CAP_LIST 3 0x3c4 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR6_0_PCIE_ESM_CTRL 3 0x3d0 3 0 4294967295
	ESM_GEN_3_DATA_RATE 0 6
	ESM_GEN_4_DATA_RATE 8 14
	ESM_ENABLED 15 15
cfgBIFPLR6_0_PCIE_ESM_HEADER_1 3 0x3c8 3 0 4294967295
	ESM_VENDOR_ID 0 15
	ESM_CAP_REV 16 19
	ESM_CAP_LEN 20 31
cfgBIFPLR6_0_PCIE_ESM_HEADER_2 3 0x3cc 1 0 4294967295
	CAP_ID 0 15
cfgBIFPLR6_0_PCIE_ESM_STATUS 3 0x3ce 2 0 4294967295
	MIN_TIME_IN_EI_VAL 0 8
	MIN_TIME_IN_EI_SCALE 9 11
cfgBIFPLR6_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR6_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR6_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR6_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR6_0_PCIE_L1_PM_SUB_CAP 3 0x374 8 0 4294967295
	PCI_PM_L1_2_SUPPORTED 0 0
	PCI_PM_L1_1_SUPPORTED 1 1
	ASPM_L1_2_SUPPORTED 2 2
	ASPM_L1_1_SUPPORTED 3 3
	L1_PM_SUB_SUPPORTED 4 4
	PORT_CM_RESTORE_TIME 8 15
	PORT_T_POWER_ON_SCALE 16 17
	PORT_T_POWER_ON_VALUE 19 23
cfgBIFPLR6_0_PCIE_L1_PM_SUB_CAP_LIST 3 0x370 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR6_0_PCIE_L1_PM_SUB_CNTL 3 0x378 7 0 4294967295
	PCI_PM_L1_2_EN 0 0
	PCI_PM_L1_1_EN 1 1
	ASPM_L1_2_EN 2 2
	ASPM_L1_1_EN 3 3
	COMMON_MODE_RESTORE_TIME 8 15
	LTR_L1_2_THRESHOLD_VALUE 16 25
	LTR_L1_2_THRESHOLD_SCALE 29 31
cfgBIFPLR6_0_PCIE_L1_PM_SUB_CNTL2 3 0x37c 2 0 4294967295
	T_POWER_ON_SCALE 0 1
	T_POWER_ON_VALUE 3 7
cfgBIFPLR6_0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgBIFPLR6_0_PCIE_LANE_ERROR_STATUS 3 0x278 2 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
	RESERVED 16 31
cfgBIFPLR6_0_PCIE_LINK_CNTL3 3 0x274 4 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
	RESERVED 16 31
cfgBIFPLR6_0_PCIE_MC_ADDR0 3 0x2f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgBIFPLR6_0_PCIE_MC_ADDR1 3 0x2fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgBIFPLR6_0_PCIE_MC_BLOCK_ALL0 3 0x308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgBIFPLR6_0_PCIE_MC_BLOCK_ALL1 3 0x30c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgBIFPLR6_0_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0x310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgBIFPLR6_0_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0x314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgBIFPLR6_0_PCIE_MC_CAP 3 0x2f4 2 0 4294967295
	MC_MAX_GROUP 0 5
	MC_ECRC_REGEN_SUPP 15 15
cfgBIFPLR6_0_PCIE_MC_CNTL 3 0x2f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgBIFPLR6_0_PCIE_MC_ENH_CAP_LIST 3 0x2f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR6_0_PCIE_MC_OVERLAY_BAR0 3 0x318 2 0 4294967295
	MC_OVERLAY_SIZE 0 5
	MC_OVERLAY_BAR_0 6 31
cfgBIFPLR6_0_PCIE_MC_OVERLAY_BAR1 3 0x31c 1 0 4294967295
	MC_OVERLAY_BAR_1 0 31
cfgBIFPLR6_0_PCIE_MC_RCV0 3 0x300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgBIFPLR6_0_PCIE_MC_RCV1 3 0x304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgBIFPLR6_0_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIFPLR6_0_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIFPLR6_0_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIFPLR6_0_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIFPLR6_0_PCIE_ROOT_ERR_CMD 3 0x17c 3 0 4294967295
	CORR_ERR_REP_EN 0 0
	NONFATAL_ERR_REP_EN 1 1
	FATAL_ERR_REP_EN 2 2
cfgBIFPLR6_0_PCIE_ROOT_ERR_STATUS 3 0x180 8 0 4294967295
	ERR_CORR_RCVD 0 0
	MULT_ERR_CORR_RCVD 1 1
	ERR_FATAL_NONFATAL_RCVD 2 2
	MULT_ERR_FATAL_NONFATAL_RCVD 3 3
	FIRST_UNCORRECTABLE_FATAL 4 4
	NONFATAL_ERROR_MSG_RCVD 5 5
	FATAL_ERROR_MSG_RCVD 6 6
	ADV_ERR_INT_MSG_NUM 27 31
cfgBIFPLR6_0_PCIE_RP_PIO_EXCEPTION 3 0x39c 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR6_0_PCIE_RP_PIO_HDR_LOG0 3 0x3a0 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR6_0_PCIE_RP_PIO_HDR_LOG1 3 0x3a4 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR6_0_PCIE_RP_PIO_HDR_LOG2 3 0x3a8 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR6_0_PCIE_RP_PIO_HDR_LOG3 3 0x3ac 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR6_0_PCIE_RP_PIO_IMPSPEC_LOG 3 0x3b0 1 0 4294967295
	TLP_HDR 0 31
cfgBIFPLR6_0_PCIE_RP_PIO_MASK 3 0x390 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR6_0_PCIE_RP_PIO_PREFIX_LOG0 3 0x3b4 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR6_0_PCIE_RP_PIO_PREFIX_LOG1 3 0x3b8 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR6_0_PCIE_RP_PIO_PREFIX_LOG2 3 0x3bc 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR6_0_PCIE_RP_PIO_PREFIX_LOG3 3 0x3c0 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR6_0_PCIE_RP_PIO_SEVERITY 3 0x394 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR6_0_PCIE_RP_PIO_STATUS 3 0x38c 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR6_0_PCIE_RP_PIO_SYSERROR 3 0x398 9 0 4294967295
	CFG_UR_CPL 0 0
	CFG_CA_CPL 1 1
	CFG_CTO 2 2
	IO_UR_CPL 8 8
	IO_CA_CPL 9 9
	IO_CTO 10 10
	MEM_UR_CPL 16 16
	MEM_CA_CPL 17 17
	MEM_CTO 18 18
cfgBIFPLR6_0_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR6_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR6_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR6_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR6_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIFPLR6_0_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIFPLR6_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIFPLR6_0_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIFPLR6_0_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIFPLR6_0_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIFPLR6_0_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIFPLR6_0_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIFPLR6_0_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIFPLR6_0_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIFPLR6_0_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR6_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIFPLR6_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIFPLR6_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIFPLR6_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIFPLR6_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIFPLR6_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR6_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIFPLR6_0_PREF_BASE_LIMIT 3 0x24 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
cfgBIFPLR6_0_PREF_BASE_UPPER 3 0x28 1 0 4294967295
	PREF_BASE_UPPER 0 31
cfgBIFPLR6_0_PREF_LIMIT_UPPER 3 0x2c 1 0 4294967295
	PREF_LIMIT_UPPER 0 31
cfgBIFPLR6_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIFPLR6_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIFPLR6_0_ROOT_CAP 3 0x76 1 0 4294967295
	CRS_SOFTWARE_VISIBILITY 0 0
cfgBIFPLR6_0_ROOT_CNTL 3 0x74 5 0 4294967295
	SERR_ON_CORR_ERR_EN 0 0
	SERR_ON_NONFATAL_ERR_EN 1 1
	SERR_ON_FATAL_ERR_EN 2 2
	PM_INTERRUPT_EN 3 3
	CRS_SOFTWARE_VISIBILITY_EN 4 4
cfgBIFPLR6_0_ROOT_STATUS 3 0x78 3 0 4294967295
	PME_REQUESTOR_ID 0 15
	PME_STATUS 16 16
	PME_PENDING 17 17
cfgBIFPLR6_0_SECONDARY_STATUS 3 0x1e 10 0 4294967295
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIFPLR6_0_SLOT_CAP 3 0x6c 12 0 4294967295
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
cfgBIFPLR6_0_SLOT_CAP2 3 0x8c 1 0 4294967295
	RESERVED 0 31
cfgBIFPLR6_0_SLOT_CNTL 3 0x70 12 0 4294967295
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
cfgBIFPLR6_0_SLOT_CNTL2 3 0x90 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR6_0_SLOT_STATUS 3 0x72 9 0 4294967295
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
cfgBIFPLR6_0_SLOT_STATUS2 3 0x92 1 0 4294967295
	RESERVED 0 15
cfgBIFPLR6_0_SSID_CAP 3 0xc4 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIFPLR6_0_SSID_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIFPLR6_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIFPLR6_0_SUB_BUS_NUMBER_LATENCY 3 0x18 4 0 4294967295
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
cfgBIFPLR6_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIFPLR6_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF1_0_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF1_0_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF1_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF1_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF1_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF1_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CAP 3 0x68 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CAP2 3 0x88 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CNTL2 3 0x8c 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF1_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS 3 0x6e 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF1_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF1_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF1_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF1_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF1_0_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF1_0_LINK_CAP2 3 0x90 3 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	RESERVED 9 31
cfgBIF_CFG_DEV0_EPF1_0_LINK_CNTL 3 0x74 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIF_CFG_DEV0_EPF1_0_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF1_0_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF1_0_LINK_STATUS2 3 0x96 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIF_CFG_DEV0_EPF1_0_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF1_0_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF1_0_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_0_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF1_0_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF1_0_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF1_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_0_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF1_0_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF1_0_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF1_0_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ATS_CAP 3 0x2b4 3 0 4294967295
	INVALIDATE_Q_DEPTH 0 4
	PAGE_ALIGNED_REQUEST 5 5
	GLOBAL_INVALIDATE_SUPPORTED 6 6
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ATS_CNTL 3 0x2b6 2 0 4294967295
	STU 0 4
	ATC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ATS_ENH_CAP_LIST 3 0x2b0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR1_CNTL 3 0x208 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR2_CNTL 3 0x210 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR3_CNTL 3 0x218 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR4_CNTL 3 0x220 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR5_CNTL 3 0x228 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR6_CNTL 3 0x230 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF1_0_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_ERROR_STATUS 3 0x278 2 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
	RESERVED 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LINK_CNTL3 3 0x274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	RESERVED 2 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LTR_CAP 3 0x324 4 0 4294967295
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LTR_ENH_CAP_LIST 3 0x320 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ADDR0 3 0x2f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ADDR1 3 0x2fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_ALL0 3 0x308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_ALL1 3 0x30c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0x310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0x314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_CAP 3 0x2f4 3 0 4294967295
	MC_MAX_GROUP 0 5
	MC_WIN_SIZE_REQ 8 13
	MC_ECRC_REGEN_SUPP 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_CNTL 3 0x2f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ENH_CAP_LIST 3 0x2f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_RCV0 3 0x300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_RCV1 3 0x304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_OUTSTAND_PAGE_REQ_ALLOC 3 0x2cc 1 0 4294967295
	OUTSTAND_PAGE_REQ_ALLOC 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_OUTSTAND_PAGE_REQ_CAPACITY 3 0x2c8 1 0 4294967295
	OUTSTAND_PAGE_REQ_CAPACITY 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_REQ_CNTL 3 0x2c4 2 0 4294967295
	PRI_ENABLE 0 0
	PRI_RESET 1 1
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_REQ_ENH_CAP_LIST 3 0x2c0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_REQ_STATUS 3 0x2c6 4 0 4294967295
	RESPONSE_FAILURE 0 0
	UNEXPECTED_PAGE_REQ_GRP_INDEX 1 1
	STOPPED 8 8
	PRG_RESPONSE_PASID_REQUIRED 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CAP 3 0x2d4 3 0 4294967295
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CNTL 3 0x2d6 3 0 4294967295
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_ENH_CAP_LIST 3 0x2d0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_CAP 3 0x334 3 0 4294967295
	SRIOV_VF_MIGRATION_CAP 0 0
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_MIGRATION_INTR_MSG_NUM 21 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_CONTROL 3 0x338 5 0 4294967295
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MIGRATION_ENABLE 1 1
	SRIOV_VF_MIGRATION_INTR_ENABLE 2 2
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_ENH_CAP_LIST 3 0x330 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_FIRST_VF_OFFSET 3 0x344 1 0 4294967295
	SRIOV_FIRST_VF_OFFSET 0 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_FUNC_DEP_LINK 3 0x342 1 0 4294967295
	SRIOV_FUNC_DEP_LINK 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_INITIAL_VFS 3 0x33c 1 0 4294967295
	SRIOV_INITIAL_VFS 0 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_NUM_VFS 3 0x340 1 0 4294967295
	SRIOV_NUM_VFS 0 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_STATUS 3 0x33a 1 0 4294967295
	SRIOV_VF_MIGRATION_STATUS 0 0
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 3 0x34c 1 0 4294967295
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_SYSTEM_PAGE_SIZE 3 0x350 1 0 4294967295
	SRIOV_SYSTEM_PAGE_SIZE 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_TOTAL_VFS 3 0x33e 1 0 4294967295
	SRIOV_TOTAL_VFS 0 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_0 3 0x354 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_1 3 0x358 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_2 3 0x35c 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_3 3 0x360 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_4 3 0x364 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_5 3 0x368 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_DEVICE_ID 3 0x34a 1 0 4294967295
	SRIOV_VF_DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 0x36c 2 0 4294967295
	SRIOV_VF_MIGRATION_STATE_BIF 0 2
	SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_STRIDE 3 0x346 1 0 4294967295
	SRIOV_VF_STRIDE 0 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_TPH_REQR_CAP 3 0x2e4 6 0 4294967295
	TPH_REQR_NO_ST_MODE_SUPPORTED 0 0
	TPH_REQR_INT_VEC_MODE_SUPPORTED 1 1
	TPH_REQR_DEV_SPC_MODE_SUPPORTED 2 2
	TPH_REQR_EXTND_TPH_REQR_SUPPORED 8 8
	TPH_REQR_ST_TABLE_LOCATION 9 10
	TPH_REQR_ST_TABLE_SIZE 16 26
cfgBIF_CFG_DEV0_EPF1_0_PCIE_TPH_REQR_CNTL 3 0x2e8 2 0 4294967295
	TPH_REQR_ST_MODE_SEL 0 2
	TPH_REQR_EN 8 9
cfgBIF_CFG_DEV0_EPF1_0_PCIE_TPH_REQR_ENH_CAP_LIST 3 0x2e0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_MASK 3 0x158 16 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 16 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_STATUS 3 0x154 16 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV 3 0x400 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV 3 0x404 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT 3 0x424 3 0 4294967295
	CONTEXT_SIZE 0 6
	LOC 7 7
	CONTEXT_OFFSET 10 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0 3 0x4d0 1 0 4294967295
	DW0 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1 3 0x4d4 1 0 4294967295
	DW1 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2 3 0x4d8 1 0 4294967295
	DW2 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3 3 0x4dc 1 0 4294967295
	DW3 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4 3 0x4e0 1 0 4294967295
	DW4 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5 3 0x4e4 1 0 4294967295
	DW5 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6 3 0x4e8 1 0 4294967295
	DW6 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7 3 0x4ec 1 0 4294967295
	DW7 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW8 3 0x4f0 1 0 4294967295
	DW8 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0 3 0x418 5 0 4294967295
	VF_INDEX 0 7
	TRN_MSG_DATA 8 11
	TRN_MSG_VALID 15 15
	RCV_MSG_DATA 16 19
	RCV_MSG_ACK 24 24
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1 3 0x41c 32 0 4294967295
	VF0_TRN_ACK 0 0
	VF0_RCV_VALID 1 1
	VF1_TRN_ACK 2 2
	VF1_RCV_VALID 3 3
	VF2_TRN_ACK 4 4
	VF2_RCV_VALID 5 5
	VF3_TRN_ACK 6 6
	VF3_RCV_VALID 7 7
	VF4_TRN_ACK 8 8
	VF4_RCV_VALID 9 9
	VF5_TRN_ACK 10 10
	VF5_RCV_VALID 11 11
	VF6_TRN_ACK 12 12
	VF6_RCV_VALID 13 13
	VF7_TRN_ACK 14 14
	VF7_RCV_VALID 15 15
	VF8_TRN_ACK 16 16
	VF8_RCV_VALID 17 17
	VF9_TRN_ACK 18 18
	VF9_RCV_VALID 19 19
	VF10_TRN_ACK 20 20
	VF10_RCV_VALID 21 21
	VF11_TRN_ACK 22 22
	VF11_RCV_VALID 23 23
	VF12_TRN_ACK 24 24
	VF12_RCV_VALID 25 25
	VF13_TRN_ACK 26 26
	VF13_RCV_VALID 27 27
	VF14_TRN_ACK 28 28
	VF14_RCV_VALID 29 29
	VF15_TRN_ACK 30 30
	VF15_RCV_VALID 31 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2 3 0x420 2 0 4294967295
	PF_TRN_ACK 0 0
	PF_RCV_VALID 1 1
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE 3 0x40c 14 0 4294967295
	GFX_CMD_COMPLETE_INTR_EN 0 0
	GFX_HANG_SELF_RECOVERED_INTR_EN 1 1
	GFX_HANG_NEED_FLR_INTR_EN 2 2
	GFX_VM_BUSY_TRANSITION_INTR_EN 3 3
	UVD_CMD_COMPLETE_INTR_EN 8 8
	UVD_HANG_SELF_RECOVERED_INTR_EN 9 9
	UVD_HANG_NEED_FLR_INTR_EN 10 10
	UVD_VM_BUSY_TRANSITION_INTR_EN 11 11
	VCE_CMD_COMPLETE_INTR_EN 16 16
	VCE_HANG_SELF_RECOVERED_INTR_EN 17 17
	VCE_HANG_NEED_FLR_INTR_EN 18 18
	VCE_VM_BUSY_TRANSITION_INTR_EN 19 19
	HVVM_MAILBOX_TRN_ACK_INTR_EN 24 24
	HVVM_MAILBOX_RCV_VALID_INTR_EN 25 25
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS 3 0x410 14 0 4294967295
	GFX_CMD_COMPLETE_INTR_STATUS 0 0
	GFX_HANG_SELF_RECOVERED_INTR_STATUS 1 1
	GFX_HANG_NEED_FLR_INTR_STATUS 2 2
	GFX_VM_BUSY_TRANSITION_INTR_STATUS 3 3
	UVD_CMD_COMPLETE_INTR_STATUS 8 8
	UVD_HANG_SELF_RECOVERED_INTR_STATUS 9 9
	UVD_HANG_NEED_FLR_INTR_STATUS 10 10
	UVD_VM_BUSY_TRANSITION_INTR_STATUS 11 11
	VCE_CMD_COMPLETE_INTR_STATUS 16 16
	VCE_HANG_SELF_RECOVERED_INTR_STATUS 17 17
	VCE_HANG_NEED_FLR_INTR_STATUS 18 18
	VCE_VM_BUSY_TRANSITION_INTR_STATUS 19 19
	HVVM_MAILBOX_TRN_ACK_INTR_STATUS 24 24
	HVVM_MAILBOX_RCV_VALID_INTR_STATUS 25 25
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS 3 0x42c 3 0 4294967295
	UVDSCH_OFFSET 0 7
	VCESCH_OFFSET 8 15
	GFXSCH_OFFSET 16 23
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL 3 0x414 1 0 4294967295
	SOFT_PF_FLR 0 0
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW 3 0x408 2 0 4294967295
	VF_EN 0 0
	VF_NUM 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB 3 0x428 2 0 4294967295
	TOTAL_FB_AVAILABLE 0 15
	TOTAL_FB_CONSUMED 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0 3 0x470 1 0 4294967295
	DW0 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1 3 0x474 1 0 4294967295
	DW1 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2 3 0x478 1 0 4294967295
	DW2 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3 3 0x47c 1 0 4294967295
	DW3 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4 3 0x480 1 0 4294967295
	DW4 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5 3 0x484 1 0 4294967295
	DW5 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6 3 0x488 1 0 4294967295
	DW6 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7 3 0x48c 1 0 4294967295
	DW7 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW8 3 0x490 1 0 4294967295
	DW8 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0 3 0x4a0 1 0 4294967295
	DW0 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1 3 0x4a4 1 0 4294967295
	DW1 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2 3 0x4a8 1 0 4294967295
	DW2 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3 3 0x4ac 1 0 4294967295
	DW3 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4 3 0x4b0 1 0 4294967295
	DW4 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5 3 0x4b4 1 0 4294967295
	DW5 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6 3 0x4b8 1 0 4294967295
	DW6 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7 3 0x4bc 1 0 4294967295
	DW7 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW8 3 0x4c0 1 0 4294967295
	DW8 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB 3 0x430 2 0 4294967295
	VF0_FB_SIZE 0 15
	VF0_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB 3 0x458 2 0 4294967295
	VF10_FB_SIZE 0 15
	VF10_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB 3 0x45c 2 0 4294967295
	VF11_FB_SIZE 0 15
	VF11_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB 3 0x460 2 0 4294967295
	VF12_FB_SIZE 0 15
	VF12_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB 3 0x464 2 0 4294967295
	VF13_FB_SIZE 0 15
	VF13_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB 3 0x468 2 0 4294967295
	VF14_FB_SIZE 0 15
	VF14_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB 3 0x46c 2 0 4294967295
	VF15_FB_SIZE 0 15
	VF15_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB 3 0x434 2 0 4294967295
	VF1_FB_SIZE 0 15
	VF1_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB 3 0x438 2 0 4294967295
	VF2_FB_SIZE 0 15
	VF2_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB 3 0x43c 2 0 4294967295
	VF3_FB_SIZE 0 15
	VF3_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB 3 0x440 2 0 4294967295
	VF4_FB_SIZE 0 15
	VF4_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB 3 0x444 2 0 4294967295
	VF5_FB_SIZE 0 15
	VF5_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB 3 0x448 2 0 4294967295
	VF6_FB_SIZE 0 15
	VF6_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB 3 0x44c 2 0 4294967295
	VF7_FB_SIZE 0 15
	VF7_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB 3 0x450 2 0 4294967295
	VF8_FB_SIZE 0 15
	VF8_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB 3 0x454 2 0 4294967295
	VF9_FB_SIZE 0 15
	VF9_FB_OFFSET 16 31
cfgBIF_CFG_DEV0_EPF1_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF1_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF1_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF1_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF1_0_ROM_BASE_ADDR 3 0x30 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_SLOT_CAP2 3 0x98 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF1_0_SLOT_CNTL2 3 0x9c 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF1_0_SLOT_STATUS2 3 0x9e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF1_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF1_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF1_0_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF1_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF2_0_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF2_0_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF2_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF2_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF2_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF2_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF2_0_DBESL_DBESLD 3 0x62 2 0 4294967295
	DBESL 0 3
	DBESLD 4 7
cfgBIF_CFG_DEV0_EPF2_0_DEVICE_CAP 3 0x68 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF2_0_DEVICE_CAP2 3 0x88 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIF_CFG_DEV0_EPF2_0_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF2_0_DEVICE_CNTL2 3 0x8c 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF2_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF2_0_DEVICE_STATUS 3 0x6e 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIF_CFG_DEV0_EPF2_0_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF2_0_FLADJ 3 0x61 1 0 4294967295
	FLADJ 0 5
cfgBIF_CFG_DEV0_EPF2_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF2_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF2_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF2_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF2_0_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF2_0_LINK_CAP2 3 0x90 3 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	RESERVED 9 31
cfgBIF_CFG_DEV0_EPF2_0_LINK_CNTL 3 0x74 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIF_CFG_DEV0_EPF2_0_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF2_0_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF2_0_LINK_STATUS2 3 0x96 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIF_CFG_DEV0_EPF2_0_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF2_0_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF2_0_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF2_0_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF2_0_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF2_0_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF2_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF2_0_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF2_0_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF2_0_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF2_0_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR1_CNTL 3 0x208 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR2_CNTL 3 0x210 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR3_CNTL 3 0x218 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR4_CNTL 3 0x220 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR5_CNTL 3 0x228 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR6_CNTL 3 0x230 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF2_0_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF2_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF2_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_UNCORR_ERR_MASK 3 0x158 16 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
cfgBIF_CFG_DEV0_EPF2_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 16 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
cfgBIF_CFG_DEV0_EPF2_0_PCIE_UNCORR_ERR_STATUS 3 0x154 16 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
cfgBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF2_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF2_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF2_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF2_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF2_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF2_0_ROM_BASE_ADDR 3 0x30 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_SATA_CAP_0 3 0xd0 5 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
cfgBIF_CFG_DEV0_EPF2_0_SATA_CAP_1 3 0xd4 3 0 4294967295
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
cfgBIF_CFG_DEV0_EPF2_0_SATA_IDP_DATA 3 0xdc 1 0 4294967295
	IDP_DATA 0 31
cfgBIF_CFG_DEV0_EPF2_0_SATA_IDP_INDEX 3 0xd8 3 0 4294967295
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
cfgBIF_CFG_DEV0_EPF2_0_SBRN 3 0x60 1 0 4294967295
	SBRN 0 7
cfgBIF_CFG_DEV0_EPF2_0_SLOT_CAP2 3 0x98 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF2_0_SLOT_CNTL2 3 0x9c 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF2_0_SLOT_STATUS2 3 0x9e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF2_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF2_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF2_0_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF2_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF3_0_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF3_0_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF3_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF3_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF3_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF3_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF3_0_DBESL_DBESLD 3 0x62 2 0 4294967295
	DBESL 0 3
	DBESLD 4 7
cfgBIF_CFG_DEV0_EPF3_0_DEVICE_CAP 3 0x68 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF3_0_DEVICE_CAP2 3 0x88 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIF_CFG_DEV0_EPF3_0_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF3_0_DEVICE_CNTL2 3 0x8c 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF3_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF3_0_DEVICE_STATUS 3 0x6e 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIF_CFG_DEV0_EPF3_0_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF3_0_FLADJ 3 0x61 1 0 4294967295
	FLADJ 0 5
cfgBIF_CFG_DEV0_EPF3_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF3_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF3_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF3_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF3_0_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF3_0_LINK_CAP2 3 0x90 3 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	RESERVED 9 31
cfgBIF_CFG_DEV0_EPF3_0_LINK_CNTL 3 0x74 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIF_CFG_DEV0_EPF3_0_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF3_0_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF3_0_LINK_STATUS2 3 0x96 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIF_CFG_DEV0_EPF3_0_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF3_0_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF3_0_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF3_0_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF3_0_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF3_0_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF3_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF3_0_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF3_0_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF3_0_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF3_0_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR1_CNTL 3 0x208 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR2_CNTL 3 0x210 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR3_CNTL 3 0x218 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR4_CNTL 3 0x220 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR5_CNTL 3 0x228 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR6_CNTL 3 0x230 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF3_0_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF3_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF3_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_UNCORR_ERR_MASK 3 0x158 16 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
cfgBIF_CFG_DEV0_EPF3_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 16 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
cfgBIF_CFG_DEV0_EPF3_0_PCIE_UNCORR_ERR_STATUS 3 0x154 16 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
cfgBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF3_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF3_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF3_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF3_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF3_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF3_0_ROM_BASE_ADDR 3 0x30 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_SATA_CAP_0 3 0xd0 5 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
cfgBIF_CFG_DEV0_EPF3_0_SATA_CAP_1 3 0xd4 3 0 4294967295
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
cfgBIF_CFG_DEV0_EPF3_0_SATA_IDP_DATA 3 0xdc 1 0 4294967295
	IDP_DATA 0 31
cfgBIF_CFG_DEV0_EPF3_0_SATA_IDP_INDEX 3 0xd8 3 0 4294967295
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
cfgBIF_CFG_DEV0_EPF3_0_SBRN 3 0x60 1 0 4294967295
	SBRN 0 7
cfgBIF_CFG_DEV0_EPF3_0_SLOT_CAP2 3 0x98 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF3_0_SLOT_CNTL2 3 0x9c 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF3_0_SLOT_STATUS2 3 0x9e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF3_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF3_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF3_0_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF3_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF4_0_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF4_0_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF4_0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF4_0_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF4_0_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF4_0_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF4_0_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF4_0_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF4_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF4_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF4_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF4_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF4_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF4_0_DBESL_DBESLD 3 0x62 2 0 4294967295
	DBESL 0 3
	DBESLD 4 7
cfgBIF_CFG_DEV0_EPF4_0_DEVICE_CAP 3 0x68 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF4_0_DEVICE_CAP2 3 0x88 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIF_CFG_DEV0_EPF4_0_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF4_0_DEVICE_CNTL2 3 0x8c 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF4_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF4_0_DEVICE_STATUS 3 0x6e 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIF_CFG_DEV0_EPF4_0_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF4_0_FLADJ 3 0x61 1 0 4294967295
	FLADJ 0 5
cfgBIF_CFG_DEV0_EPF4_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF4_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF4_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF4_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF4_0_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF4_0_LINK_CAP2 3 0x90 3 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	RESERVED 9 31
cfgBIF_CFG_DEV0_EPF4_0_LINK_CNTL 3 0x74 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIF_CFG_DEV0_EPF4_0_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF4_0_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF4_0_LINK_STATUS2 3 0x96 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIF_CFG_DEV0_EPF4_0_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF4_0_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF4_0_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF4_0_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF4_0_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF4_0_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF4_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF4_0_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF4_0_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF4_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF4_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF4_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIF_CFG_DEV0_EPF4_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF4_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF4_0_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF4_0_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF4_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIF_CFG_DEV0_EPF4_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIF_CFG_DEV0_EPF4_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF4_0_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF4_0_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF4_0_PCIE_BAR1_CNTL 3 0x208 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF4_0_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF4_0_PCIE_BAR2_CNTL 3 0x210 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF4_0_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF4_0_PCIE_BAR3_CNTL 3 0x218 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF4_0_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF4_0_PCIE_BAR4_CNTL 3 0x220 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF4_0_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF4_0_PCIE_BAR5_CNTL 3 0x228 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF4_0_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF4_0_PCIE_BAR6_CNTL 3 0x230 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF4_0_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF4_0_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF4_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF4_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF4_0_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF4_0_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF4_0_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF4_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF4_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF4_0_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF4_0_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF4_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_UNCORR_ERR_MASK 3 0x158 16 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
cfgBIF_CFG_DEV0_EPF4_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 16 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
cfgBIF_CFG_DEV0_EPF4_0_PCIE_UNCORR_ERR_STATUS 3 0x154 16 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
cfgBIF_CFG_DEV0_EPF4_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF4_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF4_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF4_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF4_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF4_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF4_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF4_0_ROM_BASE_ADDR 3 0x30 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF4_0_SATA_CAP_0 3 0xd0 5 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
cfgBIF_CFG_DEV0_EPF4_0_SATA_CAP_1 3 0xd4 3 0 4294967295
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
cfgBIF_CFG_DEV0_EPF4_0_SATA_IDP_DATA 3 0xdc 1 0 4294967295
	IDP_DATA 0 31
cfgBIF_CFG_DEV0_EPF4_0_SATA_IDP_INDEX 3 0xd8 3 0 4294967295
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
cfgBIF_CFG_DEV0_EPF4_0_SBRN 3 0x60 1 0 4294967295
	SBRN 0 7
cfgBIF_CFG_DEV0_EPF4_0_SLOT_CAP2 3 0x98 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF4_0_SLOT_CNTL2 3 0x9c 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF4_0_SLOT_STATUS2 3 0x9e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF4_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF4_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF4_0_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF4_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF5_0_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF5_0_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF5_0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF5_0_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF5_0_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF5_0_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF5_0_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF5_0_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF5_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF5_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF5_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF5_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF5_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF5_0_DBESL_DBESLD 3 0x62 2 0 4294967295
	DBESL 0 3
	DBESLD 4 7
cfgBIF_CFG_DEV0_EPF5_0_DEVICE_CAP 3 0x68 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF5_0_DEVICE_CAP2 3 0x88 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIF_CFG_DEV0_EPF5_0_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF5_0_DEVICE_CNTL2 3 0x8c 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF5_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF5_0_DEVICE_STATUS 3 0x6e 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIF_CFG_DEV0_EPF5_0_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF5_0_FLADJ 3 0x61 1 0 4294967295
	FLADJ 0 5
cfgBIF_CFG_DEV0_EPF5_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF5_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF5_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF5_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF5_0_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF5_0_LINK_CAP2 3 0x90 3 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	RESERVED 9 31
cfgBIF_CFG_DEV0_EPF5_0_LINK_CNTL 3 0x74 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIF_CFG_DEV0_EPF5_0_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF5_0_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF5_0_LINK_STATUS2 3 0x96 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIF_CFG_DEV0_EPF5_0_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF5_0_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF5_0_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF5_0_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF5_0_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF5_0_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF5_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF5_0_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF5_0_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF5_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF5_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF5_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIF_CFG_DEV0_EPF5_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF5_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF5_0_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF5_0_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF5_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIF_CFG_DEV0_EPF5_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIF_CFG_DEV0_EPF5_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF5_0_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF5_0_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF5_0_PCIE_BAR1_CNTL 3 0x208 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF5_0_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF5_0_PCIE_BAR2_CNTL 3 0x210 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF5_0_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF5_0_PCIE_BAR3_CNTL 3 0x218 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF5_0_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF5_0_PCIE_BAR4_CNTL 3 0x220 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF5_0_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF5_0_PCIE_BAR5_CNTL 3 0x228 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF5_0_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF5_0_PCIE_BAR6_CNTL 3 0x230 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF5_0_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF5_0_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF5_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF5_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF5_0_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF5_0_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF5_0_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF5_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF5_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF5_0_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF5_0_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF5_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_UNCORR_ERR_MASK 3 0x158 16 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
cfgBIF_CFG_DEV0_EPF5_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 16 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
cfgBIF_CFG_DEV0_EPF5_0_PCIE_UNCORR_ERR_STATUS 3 0x154 16 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
cfgBIF_CFG_DEV0_EPF5_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF5_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF5_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF5_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF5_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF5_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF5_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF5_0_ROM_BASE_ADDR 3 0x30 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF5_0_SATA_CAP_0 3 0xd0 5 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
cfgBIF_CFG_DEV0_EPF5_0_SATA_CAP_1 3 0xd4 3 0 4294967295
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
cfgBIF_CFG_DEV0_EPF5_0_SATA_IDP_DATA 3 0xdc 1 0 4294967295
	IDP_DATA 0 31
cfgBIF_CFG_DEV0_EPF5_0_SATA_IDP_INDEX 3 0xd8 3 0 4294967295
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
cfgBIF_CFG_DEV0_EPF5_0_SBRN 3 0x60 1 0 4294967295
	SBRN 0 7
cfgBIF_CFG_DEV0_EPF5_0_SLOT_CAP2 3 0x98 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF5_0_SLOT_CNTL2 3 0x9c 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF5_0_SLOT_STATUS2 3 0x9e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF5_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF5_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF5_0_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF5_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF6_0_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF6_0_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF6_0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF6_0_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF6_0_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF6_0_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF6_0_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF6_0_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF6_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF6_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF6_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF6_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF6_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF6_0_DBESL_DBESLD 3 0x62 2 0 4294967295
	DBESL 0 3
	DBESLD 4 7
cfgBIF_CFG_DEV0_EPF6_0_DEVICE_CAP 3 0x68 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF6_0_DEVICE_CAP2 3 0x88 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIF_CFG_DEV0_EPF6_0_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF6_0_DEVICE_CNTL2 3 0x8c 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF6_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF6_0_DEVICE_STATUS 3 0x6e 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIF_CFG_DEV0_EPF6_0_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF6_0_FLADJ 3 0x61 1 0 4294967295
	FLADJ 0 5
cfgBIF_CFG_DEV0_EPF6_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF6_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF6_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF6_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF6_0_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF6_0_LINK_CAP2 3 0x90 3 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	RESERVED 9 31
cfgBIF_CFG_DEV0_EPF6_0_LINK_CNTL 3 0x74 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIF_CFG_DEV0_EPF6_0_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF6_0_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF6_0_LINK_STATUS2 3 0x96 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIF_CFG_DEV0_EPF6_0_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF6_0_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF6_0_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF6_0_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF6_0_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF6_0_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF6_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF6_0_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF6_0_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF6_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF6_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF6_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIF_CFG_DEV0_EPF6_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF6_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF6_0_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF6_0_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF6_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIF_CFG_DEV0_EPF6_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIF_CFG_DEV0_EPF6_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF6_0_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF6_0_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF6_0_PCIE_BAR1_CNTL 3 0x208 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF6_0_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF6_0_PCIE_BAR2_CNTL 3 0x210 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF6_0_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF6_0_PCIE_BAR3_CNTL 3 0x218 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF6_0_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF6_0_PCIE_BAR4_CNTL 3 0x220 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF6_0_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF6_0_PCIE_BAR5_CNTL 3 0x228 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF6_0_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF6_0_PCIE_BAR6_CNTL 3 0x230 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF6_0_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF6_0_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF6_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF6_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF6_0_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF6_0_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF6_0_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF6_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF6_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF6_0_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF6_0_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF6_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_UNCORR_ERR_MASK 3 0x158 16 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
cfgBIF_CFG_DEV0_EPF6_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 16 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
cfgBIF_CFG_DEV0_EPF6_0_PCIE_UNCORR_ERR_STATUS 3 0x154 16 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
cfgBIF_CFG_DEV0_EPF6_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF6_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF6_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF6_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF6_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF6_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF6_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF6_0_ROM_BASE_ADDR 3 0x30 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF6_0_SATA_CAP_0 3 0xd0 5 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
cfgBIF_CFG_DEV0_EPF6_0_SATA_CAP_1 3 0xd4 3 0 4294967295
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
cfgBIF_CFG_DEV0_EPF6_0_SATA_IDP_DATA 3 0xdc 1 0 4294967295
	IDP_DATA 0 31
cfgBIF_CFG_DEV0_EPF6_0_SATA_IDP_INDEX 3 0xd8 3 0 4294967295
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
cfgBIF_CFG_DEV0_EPF6_0_SBRN 3 0x60 1 0 4294967295
	SBRN 0 7
cfgBIF_CFG_DEV0_EPF6_0_SLOT_CAP2 3 0x98 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF6_0_SLOT_CNTL2 3 0x9c 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF6_0_SLOT_STATUS2 3 0x9e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF6_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF6_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF6_0_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF6_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF7_0_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF7_0_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF7_0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF7_0_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF7_0_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF7_0_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF7_0_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF7_0_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF7_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF7_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF7_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF7_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF7_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF7_0_DBESL_DBESLD 3 0x62 2 0 4294967295
	DBESL 0 3
	DBESLD 4 7
cfgBIF_CFG_DEV0_EPF7_0_DEVICE_CAP 3 0x68 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF7_0_DEVICE_CAP2 3 0x88 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIF_CFG_DEV0_EPF7_0_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF7_0_DEVICE_CNTL2 3 0x8c 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF7_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF7_0_DEVICE_STATUS 3 0x6e 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIF_CFG_DEV0_EPF7_0_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF7_0_FLADJ 3 0x61 1 0 4294967295
	FLADJ 0 5
cfgBIF_CFG_DEV0_EPF7_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF7_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF7_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF7_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF7_0_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF7_0_LINK_CAP2 3 0x90 3 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	RESERVED 9 31
cfgBIF_CFG_DEV0_EPF7_0_LINK_CNTL 3 0x74 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIF_CFG_DEV0_EPF7_0_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF7_0_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF7_0_LINK_STATUS2 3 0x96 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIF_CFG_DEV0_EPF7_0_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF7_0_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF7_0_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF7_0_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF7_0_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF7_0_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF7_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF7_0_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF7_0_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF7_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF7_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF7_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIF_CFG_DEV0_EPF7_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF7_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF7_0_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF7_0_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF7_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIF_CFG_DEV0_EPF7_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIF_CFG_DEV0_EPF7_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF7_0_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF7_0_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF7_0_PCIE_BAR1_CNTL 3 0x208 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF7_0_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF7_0_PCIE_BAR2_CNTL 3 0x210 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF7_0_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF7_0_PCIE_BAR3_CNTL 3 0x218 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF7_0_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF7_0_PCIE_BAR4_CNTL 3 0x220 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF7_0_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF7_0_PCIE_BAR5_CNTL 3 0x228 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF7_0_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV0_EPF7_0_PCIE_BAR6_CNTL 3 0x230 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV0_EPF7_0_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF7_0_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF7_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF7_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF7_0_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF7_0_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF7_0_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF7_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF7_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF7_0_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF7_0_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF7_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_UNCORR_ERR_MASK 3 0x158 16 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
cfgBIF_CFG_DEV0_EPF7_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 16 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
cfgBIF_CFG_DEV0_EPF7_0_PCIE_UNCORR_ERR_STATUS 3 0x154 16 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
cfgBIF_CFG_DEV0_EPF7_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF7_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF7_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF7_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF7_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF7_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF7_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF7_0_ROM_BASE_ADDR 3 0x30 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF7_0_SATA_CAP_0 3 0xd0 5 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
cfgBIF_CFG_DEV0_EPF7_0_SATA_CAP_1 3 0xd4 3 0 4294967295
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
cfgBIF_CFG_DEV0_EPF7_0_SATA_IDP_DATA 3 0xdc 1 0 4294967295
	IDP_DATA 0 31
cfgBIF_CFG_DEV0_EPF7_0_SATA_IDP_INDEX 3 0xd8 3 0 4294967295
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
cfgBIF_CFG_DEV0_EPF7_0_SBRN 3 0x60 1 0 4294967295
	SBRN 0 7
cfgBIF_CFG_DEV0_EPF7_0_SLOT_CAP2 3 0x98 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF7_0_SLOT_CNTL2 3 0x9c 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF7_0_SLOT_STATUS2 3 0x9e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF7_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF7_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF7_0_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF7_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_RC0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_RC0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_RC0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_RC0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_RC0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_RC0_COMMAND 3 0x4 11 0 4294967295
	IOEN_DN 0 0
	MEMEN_DN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_RC0_DEVICE_CAP 3 0x5c 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_RC0_DEVICE_CAP2 3 0x7c 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIF_CFG_DEV0_RC0_DEVICE_CNTL 3 0x60 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
cfgBIF_CFG_DEV0_RC0_DEVICE_CNTL2 3 0x80 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_RC0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_RC0_DEVICE_STATUS 3 0x62 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIF_CFG_DEV0_RC0_DEVICE_STATUS2 3 0x82 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_RC0_EXT_BRIDGE_CNTL 3 0x40 1 0 4294967295
	IO_PORT_80_EN 0 0
cfgBIF_CFG_DEV0_RC0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_RC0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_RC0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_RC0_IO_BASE_LIMIT 3 0x1c 4 0 4294967295
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
cfgBIF_CFG_DEV0_RC0_IO_BASE_LIMIT_HI 3 0x30 2 0 4294967295
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
cfgBIF_CFG_DEV0_RC0_IRQ_BRIDGE_CNTL 3 0x3e 8 0 4294967295
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
cfgBIF_CFG_DEV0_RC0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_RC0_LINK_CAP 3 0x64 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_RC0_LINK_CAP2 3 0x84 3 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	RESERVED 9 31
cfgBIF_CFG_DEV0_RC0_LINK_CNTL 3 0x68 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIF_CFG_DEV0_RC0_LINK_CNTL2 3 0x88 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_RC0_LINK_STATUS 3 0x6a 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_RC0_LINK_STATUS2 3 0x8a 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIF_CFG_DEV0_RC0_MEM_BASE_LIMIT 3 0x20 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
cfgBIF_CFG_DEV0_RC0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC0_MSI_MAP_ADDR_HI 3 0xd0 1 0 4294967295
	MSI_MAP_ADDR_HI 0 31
cfgBIF_CFG_DEV0_RC0_MSI_MAP_ADDR_LO 3 0xcc 1 0 4294967295
	MSI_MAP_ADDR_LO 20 31
cfgBIF_CFG_DEV0_RC0_MSI_MAP_CAP 3 0xca 3 0 4294967295
	EN 0 0
	FIXD 1 1
	CAP_TYPE 11 15
cfgBIF_CFG_DEV0_RC0_MSI_MAP_CAP_LIST 3 0xc8 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_RC0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_RC0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIF_CFG_DEV0_RC0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_RC0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_RC0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_RC0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIF_CFG_DEV0_RC0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIF_CFG_DEV0_RC0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_CAP 3 0x5a 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_RC0_PCIE_CAP_LIST 3 0x58 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_ERR_SRC_ID 3 0x184 2 0 4294967295
	ERR_CORR_SRC_ID 0 15
	ERR_FATAL_NONFATAL_SRC_ID 16 31
cfgBIF_CFG_DEV0_RC0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_ERROR_STATUS 3 0x278 2 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
	RESERVED 16 31
cfgBIF_CFG_DEV0_RC0_PCIE_LINK_CNTL3 3 0x274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	RESERVED 2 31
cfgBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIF_CFG_DEV0_RC0_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIF_CFG_DEV0_RC0_PCIE_ROOT_ERR_CMD 3 0x17c 3 0 4294967295
	CORR_ERR_REP_EN 0 0
	NONFATAL_ERR_REP_EN 1 1
	FATAL_ERR_REP_EN 2 2
cfgBIF_CFG_DEV0_RC0_PCIE_ROOT_ERR_STATUS 3 0x180 8 0 4294967295
	ERR_CORR_RCVD 0 0
	MULT_ERR_CORR_RCVD 1 1
	ERR_FATAL_NONFATAL_RCVD 2 2
	MULT_ERR_FATAL_NONFATAL_RCVD 3 3
	FIRST_UNCORRECTABLE_FATAL 4 4
	NONFATAL_ERROR_MSG_RCVD 5 5
	FATAL_ERROR_MSG_RCVD 6 6
	ADV_ERR_INT_MSG_NUM 27 31
cfgBIF_CFG_DEV0_RC0_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_MASK 3 0x158 16 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
cfgBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 16 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
cfgBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_STATUS 3 0x154 16 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
cfgBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_RC0_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_RC0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_RC0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_RC0_PREF_BASE_LIMIT 3 0x24 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
cfgBIF_CFG_DEV0_RC0_PREF_BASE_UPPER 3 0x28 1 0 4294967295
	PREF_BASE_UPPER 0 31
cfgBIF_CFG_DEV0_RC0_PREF_LIMIT_UPPER 3 0x2c 1 0 4294967295
	PREF_LIMIT_UPPER 0 31
cfgBIF_CFG_DEV0_RC0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_RC0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_RC0_ROOT_CAP 3 0x76 1 0 4294967295
	CRS_SOFTWARE_VISIBILITY 0 0
cfgBIF_CFG_DEV0_RC0_ROOT_CNTL 3 0x74 5 0 4294967295
	SERR_ON_CORR_ERR_EN 0 0
	SERR_ON_NONFATAL_ERR_EN 1 1
	SERR_ON_FATAL_ERR_EN 2 2
	PM_INTERRUPT_EN 3 3
	CRS_SOFTWARE_VISIBILITY_EN 4 4
cfgBIF_CFG_DEV0_RC0_ROOT_STATUS 3 0x78 3 0 4294967295
	PME_REQUESTOR_ID 0 15
	PME_STATUS 16 16
	PME_PENDING 17 17
cfgBIF_CFG_DEV0_RC0_SECONDARY_STATUS 3 0x1e 10 0 4294967295
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_RC0_SLOT_CAP 3 0x6c 12 0 4294967295
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
cfgBIF_CFG_DEV0_RC0_SLOT_CAP2 3 0x8c 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_RC0_SLOT_CNTL 3 0x70 11 0 4294967295
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
cfgBIF_CFG_DEV0_RC0_SLOT_CNTL2 3 0x90 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_RC0_SLOT_STATUS 3 0x72 9 0 4294967295
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
cfgBIF_CFG_DEV0_RC0_SLOT_STATUS2 3 0x92 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_RC0_SSID_CAP 3 0xc4 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_RC0_SSID_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_RC0_SUB_BUS_NUMBER_LATENCY 3 0x18 4 0 4294967295
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
cfgBIF_CFG_DEV0_RC0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_RC0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV1_EPF0_0_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV1_EPF0_0_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV1_EPF0_0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF0_0_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF0_0_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF0_0_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF0_0_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF0_0_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF0_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV1_EPF0_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV1_EPF0_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV1_EPF0_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV1_EPF0_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV1_EPF0_0_DEVICE_CAP 3 0x68 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV1_EPF0_0_DEVICE_CAP2 3 0x88 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIF_CFG_DEV1_EPF0_0_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV1_EPF0_0_DEVICE_CNTL2 3 0x8c 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV1_EPF0_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV1_EPF0_0_DEVICE_STATUS 3 0x6e 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIF_CFG_DEV1_EPF0_0_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV1_EPF0_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV1_EPF0_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV1_EPF0_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV1_EPF0_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV1_EPF0_0_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV1_EPF0_0_LINK_CAP2 3 0x90 3 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	RESERVED 9 31
cfgBIF_CFG_DEV1_EPF0_0_LINK_CNTL 3 0x74 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIF_CFG_DEV1_EPF0_0_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV1_EPF0_0_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV1_EPF0_0_LINK_STATUS2 3 0x96 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIF_CFG_DEV1_EPF0_0_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV1_EPF0_0_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV1_EPF0_0_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_EPF0_0_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV1_EPF0_0_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV1_EPF0_0_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV1_EPF0_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_EPF0_0_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV1_EPF0_0_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV1_EPF0_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV1_EPF0_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV1_EPF0_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIF_CFG_DEV1_EPF0_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV1_EPF0_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV1_EPF0_0_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV1_EPF0_0_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIF_CFG_DEV1_EPF0_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIF_CFG_DEV1_EPF0_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV1_EPF0_0_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF0_0_PCIE_BAR1_CNTL 3 0x208 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF0_0_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF0_0_PCIE_BAR2_CNTL 3 0x210 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF0_0_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF0_0_PCIE_BAR3_CNTL 3 0x218 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF0_0_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF0_0_PCIE_BAR4_CNTL 3 0x220 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF0_0_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF0_0_PCIE_BAR5_CNTL 3 0x228 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF0_0_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF0_0_PCIE_BAR6_CNTL 3 0x230 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF0_0_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV1_EPF0_0_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV1_EPF0_0_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV1_EPF0_0_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF0_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LANE_ERROR_STATUS 3 0x278 2 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
	RESERVED 16 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LINK_CNTL3 3 0x274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	RESERVED 2 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LTR_CAP 3 0x324 4 0 4294967295
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
cfgBIF_CFG_DEV1_EPF0_0_PCIE_LTR_ENH_CAP_LIST 3 0x320 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIF_CFG_DEV1_EPF0_0_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIF_CFG_DEV1_EPF0_0_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIF_CFG_DEV1_EPF0_0_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV1_EPF0_0_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV1_EPF0_0_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV1_EPF0_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_UNCORR_ERR_MASK 3 0x158 16 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
cfgBIF_CFG_DEV1_EPF0_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 16 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
cfgBIF_CFG_DEV1_EPF0_0_PCIE_UNCORR_ERR_STATUS 3 0x154 16 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
cfgBIF_CFG_DEV1_EPF0_0_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV1_EPF0_0_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV1_EPF0_0_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV1_EPF0_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV1_EPF0_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_EPF0_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV1_EPF0_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV1_EPF0_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV1_EPF0_0_ROM_BASE_ADDR 3 0x30 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF0_0_SATA_CAP_0 3 0xd0 5 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
cfgBIF_CFG_DEV1_EPF0_0_SATA_CAP_1 3 0xd4 3 0 4294967295
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
cfgBIF_CFG_DEV1_EPF0_0_SATA_IDP_DATA 3 0xdc 1 0 4294967295
	IDP_DATA 0 31
cfgBIF_CFG_DEV1_EPF0_0_SATA_IDP_INDEX 3 0xd8 3 0 4294967295
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
cfgBIF_CFG_DEV1_EPF0_0_SLOT_CAP2 3 0x98 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV1_EPF0_0_SLOT_CNTL2 3 0x9c 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV1_EPF0_0_SLOT_STATUS2 3 0x9e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV1_EPF0_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV1_EPF0_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV1_EPF0_0_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV1_EPF0_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV1_EPF1_0_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV1_EPF1_0_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV1_EPF1_0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF1_0_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF1_0_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF1_0_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF1_0_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF1_0_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF1_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV1_EPF1_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV1_EPF1_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV1_EPF1_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV1_EPF1_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV1_EPF1_0_DBESL_DBESLD 3 0x62 2 0 4294967295
	DBESL 0 3
	DBESLD 4 7
cfgBIF_CFG_DEV1_EPF1_0_DEVICE_CAP 3 0x68 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV1_EPF1_0_DEVICE_CAP2 3 0x88 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIF_CFG_DEV1_EPF1_0_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV1_EPF1_0_DEVICE_CNTL2 3 0x8c 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV1_EPF1_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV1_EPF1_0_DEVICE_STATUS 3 0x6e 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIF_CFG_DEV1_EPF1_0_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV1_EPF1_0_FLADJ 3 0x61 1 0 4294967295
	FLADJ 0 5
cfgBIF_CFG_DEV1_EPF1_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV1_EPF1_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV1_EPF1_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV1_EPF1_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV1_EPF1_0_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV1_EPF1_0_LINK_CAP2 3 0x90 3 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	RESERVED 9 31
cfgBIF_CFG_DEV1_EPF1_0_LINK_CNTL 3 0x74 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIF_CFG_DEV1_EPF1_0_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV1_EPF1_0_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV1_EPF1_0_LINK_STATUS2 3 0x96 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIF_CFG_DEV1_EPF1_0_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV1_EPF1_0_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV1_EPF1_0_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_EPF1_0_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV1_EPF1_0_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV1_EPF1_0_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV1_EPF1_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_EPF1_0_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV1_EPF1_0_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV1_EPF1_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV1_EPF1_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV1_EPF1_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIF_CFG_DEV1_EPF1_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV1_EPF1_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV1_EPF1_0_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV1_EPF1_0_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV1_EPF1_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIF_CFG_DEV1_EPF1_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIF_CFG_DEV1_EPF1_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV1_EPF1_0_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV1_EPF1_0_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF1_0_PCIE_BAR1_CNTL 3 0x208 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF1_0_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF1_0_PCIE_BAR2_CNTL 3 0x210 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF1_0_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF1_0_PCIE_BAR3_CNTL 3 0x218 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF1_0_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF1_0_PCIE_BAR4_CNTL 3 0x220 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF1_0_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF1_0_PCIE_BAR5_CNTL 3 0x228 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF1_0_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF1_0_PCIE_BAR6_CNTL 3 0x230 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF1_0_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV1_EPF1_0_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_EPF1_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV1_EPF1_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV1_EPF1_0_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV1_EPF1_0_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV1_EPF1_0_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF1_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV1_EPF1_0_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV1_EPF1_0_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV1_EPF1_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_UNCORR_ERR_MASK 3 0x158 16 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
cfgBIF_CFG_DEV1_EPF1_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 16 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
cfgBIF_CFG_DEV1_EPF1_0_PCIE_UNCORR_ERR_STATUS 3 0x154 16 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
cfgBIF_CFG_DEV1_EPF1_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV1_EPF1_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV1_EPF1_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_EPF1_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV1_EPF1_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV1_EPF1_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV1_EPF1_0_ROM_BASE_ADDR 3 0x30 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF1_0_SATA_CAP_0 3 0xd0 5 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
cfgBIF_CFG_DEV1_EPF1_0_SATA_CAP_1 3 0xd4 3 0 4294967295
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
cfgBIF_CFG_DEV1_EPF1_0_SATA_IDP_DATA 3 0xdc 1 0 4294967295
	IDP_DATA 0 31
cfgBIF_CFG_DEV1_EPF1_0_SATA_IDP_INDEX 3 0xd8 3 0 4294967295
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
cfgBIF_CFG_DEV1_EPF1_0_SBRN 3 0x60 1 0 4294967295
	SBRN 0 7
cfgBIF_CFG_DEV1_EPF1_0_SLOT_CAP2 3 0x98 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV1_EPF1_0_SLOT_CNTL2 3 0x9c 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV1_EPF1_0_SLOT_STATUS2 3 0x9e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV1_EPF1_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV1_EPF1_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV1_EPF1_0_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV1_EPF1_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV1_EPF2_0_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV1_EPF2_0_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV1_EPF2_0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF2_0_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF2_0_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF2_0_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF2_0_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF2_0_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF2_0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV1_EPF2_0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV1_EPF2_0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV1_EPF2_0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV1_EPF2_0_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV1_EPF2_0_DBESL_DBESLD 3 0x62 2 0 4294967295
	DBESL 0 3
	DBESLD 4 7
cfgBIF_CFG_DEV1_EPF2_0_DEVICE_CAP 3 0x68 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV1_EPF2_0_DEVICE_CAP2 3 0x88 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIF_CFG_DEV1_EPF2_0_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV1_EPF2_0_DEVICE_CNTL2 3 0x8c 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV1_EPF2_0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV1_EPF2_0_DEVICE_STATUS 3 0x6e 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIF_CFG_DEV1_EPF2_0_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV1_EPF2_0_FLADJ 3 0x61 1 0 4294967295
	FLADJ 0 5
cfgBIF_CFG_DEV1_EPF2_0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV1_EPF2_0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV1_EPF2_0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV1_EPF2_0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV1_EPF2_0_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV1_EPF2_0_LINK_CAP2 3 0x90 3 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	RESERVED 9 31
cfgBIF_CFG_DEV1_EPF2_0_LINK_CNTL 3 0x74 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIF_CFG_DEV1_EPF2_0_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV1_EPF2_0_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV1_EPF2_0_LINK_STATUS2 3 0x96 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIF_CFG_DEV1_EPF2_0_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV1_EPF2_0_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV1_EPF2_0_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_EPF2_0_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV1_EPF2_0_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV1_EPF2_0_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV1_EPF2_0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_EPF2_0_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV1_EPF2_0_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV1_EPF2_0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV1_EPF2_0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV1_EPF2_0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIF_CFG_DEV1_EPF2_0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV1_EPF2_0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV1_EPF2_0_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV1_EPF2_0_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV1_EPF2_0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIF_CFG_DEV1_EPF2_0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIF_CFG_DEV1_EPF2_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV1_EPF2_0_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV1_EPF2_0_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF2_0_PCIE_BAR1_CNTL 3 0x208 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF2_0_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF2_0_PCIE_BAR2_CNTL 3 0x210 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF2_0_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF2_0_PCIE_BAR3_CNTL 3 0x218 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF2_0_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF2_0_PCIE_BAR4_CNTL 3 0x220 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF2_0_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF2_0_PCIE_BAR5_CNTL 3 0x228 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF2_0_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgBIF_CFG_DEV1_EPF2_0_PCIE_BAR6_CNTL 3 0x230 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgBIF_CFG_DEV1_EPF2_0_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV1_EPF2_0_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_EPF2_0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV1_EPF2_0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV1_EPF2_0_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV1_EPF2_0_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV1_EPF2_0_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV1_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV1_EPF2_0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV1_EPF2_0_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV1_EPF2_0_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV1_EPF2_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_UNCORR_ERR_MASK 3 0x158 16 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
cfgBIF_CFG_DEV1_EPF2_0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 16 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
cfgBIF_CFG_DEV1_EPF2_0_PCIE_UNCORR_ERR_STATUS 3 0x154 16 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
cfgBIF_CFG_DEV1_EPF2_0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_EPF2_0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV1_EPF2_0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV1_EPF2_0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_EPF2_0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV1_EPF2_0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV1_EPF2_0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV1_EPF2_0_ROM_BASE_ADDR 3 0x30 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_EPF2_0_SATA_CAP_0 3 0xd0 5 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	SATA_CAP_MINOR_REV 16 19
	SATA_CAP_MAJOR_REV 20 23
	SATA_CAP_RESERVED1 24 31
cfgBIF_CFG_DEV1_EPF2_0_SATA_CAP_1 3 0xd4 3 0 4294967295
	SATA_CAP_BAR_LOC 0 3
	SATA_CAP_BAR_OFFSET 4 23
	SATA_CAP_RESERVED2 24 31
cfgBIF_CFG_DEV1_EPF2_0_SATA_IDP_DATA 3 0xdc 1 0 4294967295
	IDP_DATA 0 31
cfgBIF_CFG_DEV1_EPF2_0_SATA_IDP_INDEX 3 0xd8 3 0 4294967295
	IDP_RESERVED1 0 1
	IDP_INDEX 2 11
	IDP_RESERVED2 12 31
cfgBIF_CFG_DEV1_EPF2_0_SBRN 3 0x60 1 0 4294967295
	SBRN 0 7
cfgBIF_CFG_DEV1_EPF2_0_SLOT_CAP2 3 0x98 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV1_EPF2_0_SLOT_CNTL2 3 0x9c 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV1_EPF2_0_SLOT_STATUS2 3 0x9e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV1_EPF2_0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV1_EPF2_0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV1_EPF2_0_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV1_EPF2_0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV1_RC0_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV1_RC0_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV1_RC0_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV1_RC0_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV1_RC0_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV1_RC0_COMMAND 3 0x4 11 0 4294967295
	IOEN_DN 0 0
	MEMEN_DN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV1_RC0_DEVICE_CAP 3 0x5c 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV1_RC0_DEVICE_CAP2 3 0x7c 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgBIF_CFG_DEV1_RC0_DEVICE_CNTL 3 0x60 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
cfgBIF_CFG_DEV1_RC0_DEVICE_CNTL2 3 0x80 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV1_RC0_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV1_RC0_DEVICE_STATUS 3 0x62 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgBIF_CFG_DEV1_RC0_DEVICE_STATUS2 3 0x82 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV1_RC0_EXT_BRIDGE_CNTL 3 0x40 1 0 4294967295
	IO_PORT_80_EN 0 0
cfgBIF_CFG_DEV1_RC0_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV1_RC0_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV1_RC0_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV1_RC0_IO_BASE_LIMIT 3 0x1c 4 0 4294967295
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
cfgBIF_CFG_DEV1_RC0_IO_BASE_LIMIT_HI 3 0x30 2 0 4294967295
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
cfgBIF_CFG_DEV1_RC0_IRQ_BRIDGE_CNTL 3 0x3e 8 0 4294967295
	PARITY_RESPONSE_EN 0 0
	SERR_EN 1 1
	ISA_EN 2 2
	VGA_EN 3 3
	VGA_DEC 4 4
	MASTER_ABORT_MODE 5 5
	SECONDARY_BUS_RESET 6 6
	FAST_B2B_EN 7 7
cfgBIF_CFG_DEV1_RC0_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV1_RC0_LINK_CAP 3 0x64 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV1_RC0_LINK_CAP2 3 0x84 3 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	RESERVED 9 31
cfgBIF_CFG_DEV1_RC0_LINK_CNTL 3 0x68 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgBIF_CFG_DEV1_RC0_LINK_CNTL2 3 0x88 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV1_RC0_LINK_STATUS 3 0x6a 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV1_RC0_LINK_STATUS2 3 0x8a 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgBIF_CFG_DEV1_RC0_MEM_BASE_LIMIT 3 0x20 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
cfgBIF_CFG_DEV1_RC0_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_RC0_MSI_MAP_ADDR_HI 3 0xd0 1 0 4294967295
	MSI_MAP_ADDR_HI 0 31
cfgBIF_CFG_DEV1_RC0_MSI_MAP_ADDR_LO 3 0xcc 1 0 4294967295
	MSI_MAP_ADDR_LO 20 31
cfgBIF_CFG_DEV1_RC0_MSI_MAP_CAP 3 0xca 3 0 4294967295
	EN 0 0
	FIXD 1 1
	CAP_TYPE 11 15
cfgBIF_CFG_DEV1_RC0_MSI_MAP_CAP_LIST 3 0xc8 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_RC0_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV1_RC0_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV1_RC0_MSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgBIF_CFG_DEV1_RC0_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV1_RC0_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV1_RC0_PCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV1_RC0_PCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgBIF_CFG_DEV1_RC0_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_RC0_PCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgBIF_CFG_DEV1_RC0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_RC0_PCIE_CAP 3 0x5a 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV1_RC0_PCIE_CAP_LIST 3 0x58 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_RC0_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIF_CFG_DEV1_RC0_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIF_CFG_DEV1_RC0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_RC0_PCIE_ERR_SRC_ID 3 0x184 2 0 4294967295
	ERR_CORR_SRC_ID 0 15
	ERR_FATAL_NONFATAL_SRC_ID 16 31
cfgBIF_CFG_DEV1_RC0_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_RC0_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_RC0_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_RC0_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgBIF_CFG_DEV1_RC0_PCIE_LANE_ERROR_STATUS 3 0x278 2 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
	RESERVED 16 31
cfgBIF_CFG_DEV1_RC0_PCIE_LINK_CNTL3 3 0x274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	RESERVED 2 31
cfgBIF_CFG_DEV1_RC0_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIF_CFG_DEV1_RC0_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV1_RC0_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIF_CFG_DEV1_RC0_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIF_CFG_DEV1_RC0_PCIE_ROOT_ERR_CMD 3 0x17c 3 0 4294967295
	CORR_ERR_REP_EN 0 0
	NONFATAL_ERR_REP_EN 1 1
	FATAL_ERR_REP_EN 2 2
cfgBIF_CFG_DEV1_RC0_PCIE_ROOT_ERR_STATUS 3 0x180 8 0 4294967295
	ERR_CORR_RCVD 0 0
	MULT_ERR_CORR_RCVD 1 1
	ERR_FATAL_NONFATAL_RCVD 2 2
	MULT_ERR_FATAL_NONFATAL_RCVD 3 3
	FIRST_UNCORRECTABLE_FATAL 4 4
	NONFATAL_ERROR_MSG_RCVD 5 5
	FATAL_ERROR_MSG_RCVD 6 6
	ADV_ERR_INT_MSG_NUM 27 31
cfgBIF_CFG_DEV1_RC0_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_RC0_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_RC0_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_RC0_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_RC0_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV1_RC0_PCIE_UNCORR_ERR_MASK 3 0x158 16 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
cfgBIF_CFG_DEV1_RC0_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 16 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
cfgBIF_CFG_DEV1_RC0_PCIE_UNCORR_ERR_STATUS 3 0x154 16 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
cfgBIF_CFG_DEV1_RC0_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV1_RC0_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV1_RC0_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV1_RC0_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV1_RC0_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV1_RC0_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV1_RC0_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_RC0_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV1_RC0_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV1_RC0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV1_RC0_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV1_RC0_PMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV1_RC0_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_RC0_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV1_RC0_PREF_BASE_LIMIT 3 0x24 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
cfgBIF_CFG_DEV1_RC0_PREF_BASE_UPPER 3 0x28 1 0 4294967295
	PREF_BASE_UPPER 0 31
cfgBIF_CFG_DEV1_RC0_PREF_LIMIT_UPPER 3 0x2c 1 0 4294967295
	PREF_LIMIT_UPPER 0 31
cfgBIF_CFG_DEV1_RC0_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV1_RC0_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV1_RC0_ROOT_CAP 3 0x76 1 0 4294967295
	CRS_SOFTWARE_VISIBILITY 0 0
cfgBIF_CFG_DEV1_RC0_ROOT_CNTL 3 0x74 5 0 4294967295
	SERR_ON_CORR_ERR_EN 0 0
	SERR_ON_NONFATAL_ERR_EN 1 1
	SERR_ON_FATAL_ERR_EN 2 2
	PM_INTERRUPT_EN 3 3
	CRS_SOFTWARE_VISIBILITY_EN 4 4
cfgBIF_CFG_DEV1_RC0_ROOT_STATUS 3 0x78 3 0 4294967295
	PME_REQUESTOR_ID 0 15
	PME_STATUS 16 16
	PME_PENDING 17 17
cfgBIF_CFG_DEV1_RC0_SECONDARY_STATUS 3 0x1e 10 0 4294967295
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV1_RC0_SLOT_CAP 3 0x6c 12 0 4294967295
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
cfgBIF_CFG_DEV1_RC0_SLOT_CAP2 3 0x8c 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV1_RC0_SLOT_CNTL 3 0x70 11 0 4294967295
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
cfgBIF_CFG_DEV1_RC0_SLOT_CNTL2 3 0x90 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV1_RC0_SLOT_STATUS 3 0x72 9 0 4294967295
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
cfgBIF_CFG_DEV1_RC0_SLOT_STATUS2 3 0x92 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV1_RC0_SSID_CAP 3 0xc4 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV1_RC0_SSID_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV1_RC0_STATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV1_RC0_SUB_BUS_NUMBER_LATENCY 3 0x18 4 0 4294967295
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
cfgBIF_CFG_DEV1_RC0_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV1_RC0_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgCACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgCAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgCOMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgDEVICE_CAP 3 0x68 9 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgDEVICE_CAP2 3 0x88 14 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
cfgDEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgDEVICE_CNTL2 3 0x8c 10 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgDEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgDEVICE_STATUS 3 0x6e 6 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
cfgDEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgHEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgINTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgINTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgIOMMU_L2_0_IOHC_L2_HostRsp_Stall_Control 3 0xa0 1 0 4294967295
	StallUpRdRspEn 4 5
cfgIOMMU_L2_0_IOMMU_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgIOMMU_L2_0_IOMMU_ADAPTER_ID_W 3 0x78 2 0 4294967295
	SUBSYSTEM_VENDOR_ID_W 0 15
	SUBSYSTEM_ID_W 16 31
cfgIOMMU_L2_0_IOMMU_BASE_CODE 3 0xb 1 0 4294967295
	BASE_CLASS_CODE 0 7
cfgIOMMU_L2_0_IOMMU_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgIOMMU_L2_0_IOMMU_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgIOMMU_L2_0_IOMMU_CAPABILITIES_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgIOMMU_L2_0_IOMMU_CAP_BASE_HI 3 0x48 1 0 4294967295
	IOMMU_BASE_ADDR_HI 0 31
cfgIOMMU_L2_0_IOMMU_CAP_BASE_LO 3 0x44 3 0 4294967295
	IOMMU_ENABLE 0 0
	Reserved 1 13
	IOMMU_BASE_ADDR_LO 19 31
cfgIOMMU_L2_0_IOMMU_CAP_HEADER 3 0x40 10 0 4294967295
	IOMMU_CAP_ID 0 7
	IOMMU_CAP_PTR 8 15
	IOMMU_CAP_TYPE 16 18
	IOMMU_CAP_REV 19 23
	IOMMU_IO_TLBSUP 24 24
	IOMMU_HT_TUNNEL_SUP 25 25
	IOMMU_NP_CACHE 26 26
	IOMMU_EFR_SUP 27 27
	IOMMU_CAP_EXT 28 28
	Reserved 29 31
cfgIOMMU_L2_0_IOMMU_CAP_MISC 3 0x50 7 0 4294967295
	IOMMU_MSI_NUM 0 4
	IOMMU_GVA_SIZE 5 7
	IOMMU_PA_SIZE 8 14
	IOMMU_VA_SIZE 15 21
	IOMMU_HT_ATS_RESV 22 22
	Reserved1 23 26
	IOMMU_MSI_NUM_PPR 27 31
cfgIOMMU_L2_0_IOMMU_CAP_MISC_1 3 0x54 5 0 4294967295
	IOMMU_MSI_NUM_GA 0 4
	IOMMU_ARCH_MODE 5 5
	DVM_MODE 6 7
	SMMUMMIO_EN 15 15
	SMMUMMIO_LOCK 31 31
cfgIOMMU_L2_0_IOMMU_CAP_RANGE 3 0x4c 6 0 4294967295
	IOMMU_UNIT_ID 0 4
	Reserved 5 6
	IOMMU_RNG_VALID 7 7
	IOMMU_BUS_NUMBER 8 15
	IOMMU_FIRST_DEVICE 16 23
	IOMMU_LAST_DEVICE 24 31
cfgIOMMU_L2_0_IOMMU_COMMAND 3 0x4 10 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	Reserved1 3 5
	PARITY_ERROR_EN 6 6
	Reserved0 7 7
	SERR_EN 8 8
	Reserved2 9 9
	INTERRUPT_DIS 10 10
	Reserved 11 15
cfgIOMMU_L2_0_IOMMU_CONTROL_W 3 0x7c 6 0 4294967295
	INTERRUPT_PIN_W 0 2
	MINOR_REV_ID_W 4 7
	IO_TLBSUP_W 8 8
	EFR_SUP_W 9 9
	MSI_MULT_MESS_CAP_W 10 12
	IOMMU_CAP_EXT_W 13 13
cfgIOMMU_L2_0_IOMMU_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgIOMMU_L2_0_IOMMU_DSCX_DUMMY_0 3 0x94 2 0 4294967295
	DSCX_CNTRL_set 0 23
	Reserved 24 31
cfgIOMMU_L2_0_IOMMU_DSFX_CONTROL 3 0x8c 3 0 4294967295
	DSFXSup 0 23
	REVISION_MINOR 24 27
	REVISION_MAJOR 28 31
cfgIOMMU_L2_0_IOMMU_DSSX_DUMMY_0 3 0x90 2 0 4294967295
	DSSX_status_set 0 23
	Reserved 24 31
cfgIOMMU_L2_0_IOMMU_HEADER 3 0xe 1 0 4294967295
	HEADER_TYPE 0 7
cfgIOMMU_L2_0_IOMMU_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgIOMMU_L2_0_IOMMU_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgIOMMU_L2_0_IOMMU_LATENCY 3 0xd 1 0 4294967295
	LATENCY 0 7
cfgIOMMU_L2_0_IOMMU_MMIO_CONTROL0_W 3 0x80 18 0 4294967295
	PREF_SUP_W 0 0
	PPR_SUP_W 1 1
	Reserved3 2 2
	NX_SUP_W 3 3
	GT_SUP_W 4 4
	Reserved2 5 5
	IA_SUP_W 6 6
	GA_SUP_W 7 7
	HE_SUP_W 8 8
	PC_SUP_W 9 9
	HATS_W 10 11
	US_SUP_W 12 12
	Reserved5 13 20
	GAM_SUP_W 21 23
	PPRF_W 24 25
	Reserved6 26 27
	EVENTF_W 28 29
	GLX_SUP_W 30 31
cfgIOMMU_L2_0_IOMMU_MMIO_CONTROL1_W 3 0x84 16 0 4294967295
	PAS_MAX_W 0 3
	Reserved1 4 5
	DTE_seg_W 6 7
	PPR_OVERFLOW_EARLY_SUP_W 8 8
	PPR_AUTORESP_SUP_W 9 9
	BLOCK_STOPMARK_SUP_W 10 10
	MARCnum_SUP_W 11 12
	SNOOP_ATTRS_SUP_W 13 13
	GIo_SUP_W 14 14
	HA_SUP_W 15 15
	EPH_SUP_W 16 16
	ATTRFW_SUP_W 17 17
	V2_HD_DIS_SUP_W 18 18
	InvIotlbTypeSup_W 19 19
	HD_SUP_W 20 20
	Reserved 21 31
cfgIOMMU_L2_0_IOMMU_MSI_ADDR_HI 3 0x6c 1 0 4294967295
	MSI_ADDR_HI 0 31
cfgIOMMU_L2_0_IOMMU_MSI_ADDR_LO 3 0x68 2 0 4294967295
	Reserved 0 1
	MSI_ADDR_LO 2 31
cfgIOMMU_L2_0_IOMMU_MSI_CAP 3 0x64 7 0 4294967295
	MSI_CAP_ID 0 7
	MSI_CAP_PTR 8 15
	MSI_EN 16 16
	MSI_MULT_MESS_CAP 17 19
	MSI_MULT_MESS_EN 20 22
	MSI_64_EN 23 23
	Reserved 24 31
cfgIOMMU_L2_0_IOMMU_MSI_DATA 3 0x70 2 0 4294967295
	MSI_DATA 0 15
	Reserved 16 31
cfgIOMMU_L2_0_IOMMU_MSI_MAPPING_CAP 3 0x74 6 0 4294967295
	MSI_MAP_CAP_ID 0 7
	MSI_MAP_CAP_PTR 8 15
	MSI_MAP_EN 16 16
	MSI_MAP_FIXD 17 17
	MSI_MAP_RSV 18 26
	MSI_MAP_CAP_TYPE 27 31
cfgIOMMU_L2_0_IOMMU_RANGE_W 3 0x88 5 0 4294967295
	Reserved 0 6
	RNG_VALID_W 7 7
	BUS_NUMBER_W 8 15
	FIRST_DEVICE_W 16 23
	LAST_DEVICE_W 24 31
cfgIOMMU_L2_0_IOMMU_REGPROG_INF 3 0x9 1 0 4294967295
	REG_LEVEL_PROG_INF 0 7
cfgIOMMU_L2_0_IOMMU_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgIOMMU_L2_0_IOMMU_STATUS 3 0x6 11 0 4294967295
	Reserved 0 2
	INT_Status 3 3
	CAP_LIST 4 4
	Reserved1 5 7
	MASTER_DATA_ERROR 8 8
	Reserved2 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgIOMMU_L2_0_IOMMU_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS_INF 0 7
cfgIOMMU_L2_0_IOMMU_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgIOMMU_L2_0_L2B_POISON_DVM_CNTRL 3 0x98 1 0 4294967295
	DVM_POISON_RESP_MODE 0 1
cfgIOMMU_L2_0_L2_IOHC_DmaReq_Stall_Control 3 0x9c 4 0 4294967295
	StallNPReqEn 0 1
	StallPReqEn 2 3
	StallMemReqEn 8 9
	StallHRT1ReqEn 14 15
cfgIOMMU_L2_0_SMMU_AIDR_W 3 0xc0 2 0 4294967295
	ArchMinorRev_W 0 3
	ArchMajorRev_W 4 7
cfgIOMMU_L2_0_SMMU_MMIO_IDR0_W 3 0xa4 24 0 4294967295
	S2P_W 0 0
	S1P_W 1 1
	TTF_W 2 3
	COHACC_W 4 4
	BTM_W 5 5
	HTTU_W 6 7
	DORMHINT_W 8 8
	Hyp_W 9 9
	ATS_W 10 10
	PERFCTRS_W 11 11
	ASID16_W 12 12
	MSI_W 13 13
	SEV_W 14 14
	ATOS_W 15 15
	PRI_W 16 16
	VMW_W 17 17
	VMID16_W 18 18
	CD2L_W 19 19
	VATOS_W 20 20
	TTENDIAN_W 21 22
	STALL_MODEL_W 24 25
	TERM_MODEL_W 26 26
	ST_LEVEL_W 27 28
	RAS_W 29 29
cfgIOMMU_L2_0_SMMU_MMIO_IDR1_W 3 0xa8 10 0 4294967295
	SIDSIZE_W 0 5
	SSIDSIZE_W 6 10
	PRIQS_W 11 15
	EVENTQS_W 16 20
	CMDQS_W 21 25
	ATTR_PERMS_OVR_W 26 26
	ATTR_TYPES_OVR_W 27 27
	REL_W 28 28
	QUEUES_PRESET_W 29 29
	TABLES_PRESET_W 30 30
cfgIOMMU_L2_0_SMMU_MMIO_IDR2_W 3 0xac 2 0 4294967295
	BA_VATOS_W 0 9
	BA_RAS_W 10 19
cfgIOMMU_L2_0_SMMU_MMIO_IDR3_W 3 0xb0 1 0 4294967295
	HAD_W 2 2
cfgIOMMU_L2_0_SMMU_MMIO_IDR5_W 3 0xb8 5 0 4294967295
	OAS_W 0 2
	GRAN4K_W 4 4
	GRAN16K_W 5 5
	GRAN64K_W 6 6
	STALL_MAX_W 16 31
cfgIOMMU_L2_0_SMMU_MMIO_IIDR_W 3 0xbc 4 0 4294967295
	Implementer_W 0 11
	Revision_W 12 15
	Variant_W 16 19
	ProductID_W 20 31
cfgLATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgLINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgLINK_CAP2 3 0x90 3 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	RESERVED 9 31
cfgLINK_CNTL 3 0x74 10 0 4294967295
	PM_CONTROL 0 1
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
cfgLINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgLINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgLINK_STATUS2 3 0x96 6 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE 1 1
	EQUALIZATION_PHASE1_SUCCESS 2 2
	EQUALIZATION_PHASE2_SUCCESS 3 3
	EQUALIZATION_PHASE3_SUCCESS 4 4
	LINK_EQUALIZATION_REQUEST 5 5
cfgMAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgMIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgMSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgMSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgMSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgMSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgMSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgMSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgMSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgMSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgMSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgMSI_MSG_CNTL 3 0xa2 5 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
cfgMSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgMSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgMSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgMSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgNB_NBCFG0_NBCFG_SCRATCH_0 3 0x68 1 0 4294967295
	NBCFG_SCRATCH_0 0 31
cfgNB_NBCFG0_NBCFG_SCRATCH_1 3 0x6c 1 0 4294967295
	NBCFG_SCRATCH_1 0 31
cfgNB_NBCFG0_NBCFG_SCRATCH_2 3 0x70 1 0 4294967295
	NBCFG_SCRATCH_2 0 31
cfgNB_NBCFG0_NBCFG_SCRATCH_3 3 0x74 1 0 4294967295
	NBCFG_SCRATCH_3 0 31
cfgNB_NBCFG0_NBCFG_SCRATCH_4 3 0x78 1 0 4294967295
	NBCFG_SCRATCH_4 0 31
cfgNB_NBCFG0_NB_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgNB_NBCFG0_NB_ADAPTER_ID_W 3 0x50 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgNB_NBCFG0_NB_BASE_CODE 3 0xb 1 0 4294967295
	BASE_CLASS_CODE 0 7
cfgNB_NBCFG0_NB_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgNB_NBCFG0_NB_CAPABILITIES_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgNB_NBCFG0_NB_COMMAND 3 0x4 3 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
cfgNB_NBCFG0_NB_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgNB_NBCFG0_NB_DRAM_SLOT1_BASE 3 0x88 1 0 4294967295
	DRAM_BASE 23 31
cfgNB_NBCFG0_NB_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgNB_NBCFG0_NB_HEADER_W 3 0x48 1 0 4294967295
	DEVICE_TYPE 7 7
cfgNB_NBCFG0_NB_INDEX_DATA_MUTEX0 3 0xa8 2 0 4294967295
	NB_INDEX_DATA_MUTEX0 0 30
	NB_INDEX_DATA_MUTEX0_UNLOCK 31 31
cfgNB_NBCFG0_NB_INDEX_DATA_MUTEX1 3 0xac 2 0 4294967295
	NB_INDEX_DATA_MUTEX1 0 30
	NB_INDEX_DATA_MUTEX1_UNLOCK 31 31
cfgNB_NBCFG0_NB_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgNB_NBCFG0_NB_PCI_ARB 3 0x84 5 0 4294967295
	VGA_HOLE 3 3
	PMEMode 8 8
	PMETurnOff 9 9
	PMETOAckStatus 10 10
	PMETarget 16 23
cfgNB_NBCFG0_NB_PCI_CTRL 3 0x4c 4 0 4294967295
	PMEDis 4 4
	SErrDis 5 5
	MMIOEnable 23 23
	HPDis 26 26
cfgNB_NBCFG0_NB_PERF_CNT_CTRL 3 0xf4 7 0 4294967295
	GLOBE_CNT_EN 0 0
	GLOBE_SHADOW_WR 1 1
	GLOBE_PERF_RESET 2 2
	GLOBE_SHADOW_DELAY 8 11
	GLOBE_SHADOW_DELAY_EN 15 15
	GLOBE_PERF_RESET_DELAY 16 19
	GLOBE_PERF_RESET_DELAY_EN 23 23
cfgNB_NBCFG0_NB_REGPROG_INF 3 0x9 1 0 4294967295
	REG_LEVEL_PROG_INF 0 7
cfgNB_NBCFG0_NB_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgNB_NBCFG0_NB_SMN_DATA_0 3 0x64 1 0 4294967295
	NB_SMN_DATA_0 0 31
cfgNB_NBCFG0_NB_SMN_DATA_1 3 0xa4 1 0 4294967295
	NB_SMN_DATA_1 0 31
cfgNB_NBCFG0_NB_SMN_DATA_2 3 0xbc 1 0 4294967295
	NB_SMN_DATA_2 0 31
cfgNB_NBCFG0_NB_SMN_DATA_3 3 0xc8 1 0 4294967295
	NB_SMN_DATA_3 0 31
cfgNB_NBCFG0_NB_SMN_DATA_4 3 0xd4 1 0 4294967295
	NB_SMN_DATA_4 0 31
cfgNB_NBCFG0_NB_SMN_DATA_5 3 0xe4 1 0 4294967295
	NB_SMN_DATA_5 0 31
cfgNB_NBCFG0_NB_SMN_DATA_6 3 0xfc 1 0 4294967295
	NB_SMN_DATA_6 0 31
cfgNB_NBCFG0_NB_SMN_INDEX_0 3 0x60 1 0 4294967295
	NB_SMN_INDEX_0 0 31
cfgNB_NBCFG0_NB_SMN_INDEX_1 3 0xa0 1 0 4294967295
	NB_SMN_INDEX_1 0 31
cfgNB_NBCFG0_NB_SMN_INDEX_2 3 0xb8 1 0 4294967295
	NB_SMN_INDEX_2 0 31
cfgNB_NBCFG0_NB_SMN_INDEX_3 3 0xc4 1 0 4294967295
	NB_SMN_INDEX_3 0 31
cfgNB_NBCFG0_NB_SMN_INDEX_4 3 0xd0 1 0 4294967295
	NB_SMN_INDEX_4 0 31
cfgNB_NBCFG0_NB_SMN_INDEX_5 3 0xe0 1 0 4294967295
	NB_SMN_INDEX_5 0 31
cfgNB_NBCFG0_NB_SMN_INDEX_6 3 0xf8 1 0 4294967295
	NB_SMN_INDEX_6 0 31
cfgNB_NBCFG0_NB_SMN_INDEX_EXTENSION_0 3 0x5c 1 0 4294967295
	NB_SMN_INDEX_EXTENSION_0 0 3
cfgNB_NBCFG0_NB_SMN_INDEX_EXTENSION_1 3 0x9c 1 0 4294967295
	NB_SMN_INDEX_EXTENSION_1 0 3
cfgNB_NBCFG0_NB_SMN_INDEX_EXTENSION_2 3 0xb4 1 0 4294967295
	NB_SMN_INDEX_EXTENSION_2 0 3
cfgNB_NBCFG0_NB_SMN_INDEX_EXTENSION_3 3 0xc0 1 0 4294967295
	NB_SMN_INDEX_EXTENSION_3 0 3
cfgNB_NBCFG0_NB_SMN_INDEX_EXTENSION_4 3 0xcc 1 0 4294967295
	NB_SMN_INDEX_EXTENSION_4 0 3
cfgNB_NBCFG0_NB_SMN_INDEX_EXTENSION_5 3 0xdc 1 0 4294967295
	NB_SMN_INDEX_EXTENSION_5 0 3
cfgNB_NBCFG0_NB_STATUS 3 0x6 3 0 4294967295
	CAP_LIST 4 4
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
cfgNB_NBCFG0_NB_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS_INF 0 7
cfgNB_NBCFG0_NB_TOP_OF_DRAM_SLOT1 3 0x90 2 0 4294967295
	TOP_OF_DRAM_BIT_32 0 0
	TOP_OF_DRAM 23 31
cfgNB_NBCFG0_NB_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgNB_PCIEDUMMY0_0_CLASS_CODE_REVID 3 0x8 2 0 4294967295
	REVID 0 7
	CLASS_CODE 8 31
cfgNB_PCIEDUMMY0_0_DEVICE_VENDOR_ID 3 0x0 2 0 4294967295
	VENDOR_ID 0 15
	DEVICE_ID 16 31
cfgNB_PCIEDUMMY0_0_HEADER_TYPE 3 0xc 2 0 4294967295
	HEADER_TYPE 16 22
	DEVICE_TYPE 23 23
cfgNB_PCIEDUMMY0_0_HEADER_TYPE_W 3 0x40 1 0 4294967295
	DEVICE_TYPE 7 7
cfgNB_PCIEDUMMY0_0_STATUS_COMMAND 3 0x4 2 0 4294967295
	COMMAND 0 15
	STATUS 16 31
cfgNB_PCIEDUMMY1_0_CLASS_CODE_REVID 3 0x8 2 0 4294967295
	REVID 0 7
	CLASS_CODE 8 31
cfgNB_PCIEDUMMY1_0_DEVICE_VENDOR_ID 3 0x0 2 0 4294967295
	VENDOR_ID 0 15
	DEVICE_ID 16 31
cfgNB_PCIEDUMMY1_0_HEADER_TYPE 3 0xc 2 0 4294967295
	HEADER_TYPE 16 22
	DEVICE_TYPE 23 23
cfgNB_PCIEDUMMY1_0_HEADER_TYPE_W 3 0x40 1 0 4294967295
	DEVICE_TYPE 7 7
cfgNB_PCIEDUMMY1_0_STATUS_COMMAND 3 0x4 2 0 4294967295
	COMMAND 0 15
	STATUS 16 31
cfgPCIE_ACS_CAP 3 0x2a4 8 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgPCIE_ACS_CNTL 3 0x2a6 7 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
cfgPCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_ADV_ERR_CAP_CNTL 3 0x168 8 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
cfgPCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgPCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgPCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_ATS_CAP 3 0x2b4 3 0 4294967295
	INVALIDATE_Q_DEPTH 0 4
	PAGE_ALIGNED_REQUEST 5 5
	GLOBAL_INVALIDATE_SUPPORTED 6 6
cfgPCIE_ATS_CNTL 3 0x2b6 2 0 4294967295
	STU 0 4
	ATC_ENABLE 15 15
cfgPCIE_ATS_ENH_CAP_LIST 3 0x2b0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgPCIE_BAR1_CNTL 3 0x208 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgPCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgPCIE_BAR2_CNTL 3 0x210 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgPCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgPCIE_BAR3_CNTL 3 0x218 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgPCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgPCIE_BAR4_CNTL 3 0x220 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgPCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgPCIE_BAR5_CNTL 3 0x228 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgPCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 23
cfgPCIE_BAR6_CNTL 3 0x230 3 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 12
cfgPCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgPCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgPCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgPCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgPCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgPCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgPCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgPCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgPCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgPCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgPCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgPCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgPCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgPCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 5 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
	RESERVED 15 15
cfgPCIE_LANE_ERROR_STATUS 3 0x278 2 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
	RESERVED 16 31
cfgPCIE_LINK_CNTL3 3 0x274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	RESERVED 2 31
cfgPCIE_LTR_CAP 3 0x324 4 0 4294967295
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
cfgPCIE_LTR_ENH_CAP_LIST 3 0x320 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_MC_ADDR0 3 0x2f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgPCIE_MC_ADDR1 3 0x2fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgPCIE_MC_BLOCK_ALL0 3 0x308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgPCIE_MC_BLOCK_ALL1 3 0x30c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgPCIE_MC_BLOCK_UNTRANSLATED_0 3 0x310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgPCIE_MC_BLOCK_UNTRANSLATED_1 3 0x314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgPCIE_MC_CAP 3 0x2f4 3 0 4294967295
	MC_MAX_GROUP 0 5
	MC_WIN_SIZE_REQ 8 13
	MC_ECRC_REGEN_SUPP 15 15
cfgPCIE_MC_CNTL 3 0x2f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgPCIE_MC_ENH_CAP_LIST 3 0x2f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_MC_RCV0 3 0x300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgPCIE_MC_RCV1 3 0x304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgPCIE_OUTSTAND_PAGE_REQ_ALLOC 3 0x2cc 1 0 4294967295
	OUTSTAND_PAGE_REQ_ALLOC 0 31
cfgPCIE_OUTSTAND_PAGE_REQ_CAPACITY 3 0x2c8 1 0 4294967295
	OUTSTAND_PAGE_REQ_CAPACITY 0 31
cfgPCIE_PAGE_REQ_CNTL 3 0x2c4 2 0 4294967295
	PRI_ENABLE 0 0
	PRI_RESET 1 1
cfgPCIE_PAGE_REQ_ENH_CAP_LIST 3 0x2c0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_PAGE_REQ_STATUS 3 0x2c6 4 0 4294967295
	RESPONSE_FAILURE 0 0
	UNEXPECTED_PAGE_REQ_GRP_INDEX 1 1
	STOPPED 8 8
	PRG_RESPONSE_PASID_REQUIRED 15 15
cfgPCIE_PASID_CAP 3 0x2d4 3 0 4294967295
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
cfgPCIE_PASID_CNTL 3 0x2d6 3 0 4294967295
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
cfgPCIE_PASID_ENH_CAP_LIST 3 0x2d0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgPCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgPCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgPCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgPCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgPCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgPCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgPCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_SRIOV_CAP 3 0x334 3 0 4294967295
	SRIOV_VF_MIGRATION_CAP 0 0
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_MIGRATION_INTR_MSG_NUM 21 31
cfgPCIE_SRIOV_CONTROL 3 0x338 5 0 4294967295
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MIGRATION_ENABLE 1 1
	SRIOV_VF_MIGRATION_INTR_ENABLE 2 2
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
cfgPCIE_SRIOV_ENH_CAP_LIST 3 0x330 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_SRIOV_FIRST_VF_OFFSET 3 0x344 1 0 4294967295
	SRIOV_FIRST_VF_OFFSET 0 15
cfgPCIE_SRIOV_FUNC_DEP_LINK 3 0x342 1 0 4294967295
	SRIOV_FUNC_DEP_LINK 0 7
cfgPCIE_SRIOV_INITIAL_VFS 3 0x33c 1 0 4294967295
	SRIOV_INITIAL_VFS 0 15
cfgPCIE_SRIOV_NUM_VFS 3 0x340 1 0 4294967295
	SRIOV_NUM_VFS 0 15
cfgPCIE_SRIOV_STATUS 3 0x33a 1 0 4294967295
	SRIOV_VF_MIGRATION_STATUS 0 0
cfgPCIE_SRIOV_SUPPORTED_PAGE_SIZE 3 0x34c 1 0 4294967295
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
cfgPCIE_SRIOV_SYSTEM_PAGE_SIZE 3 0x350 1 0 4294967295
	SRIOV_SYSTEM_PAGE_SIZE 0 31
cfgPCIE_SRIOV_TOTAL_VFS 3 0x33e 1 0 4294967295
	SRIOV_TOTAL_VFS 0 15
cfgPCIE_SRIOV_VF_BASE_ADDR_0 3 0x354 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgPCIE_SRIOV_VF_BASE_ADDR_1 3 0x358 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgPCIE_SRIOV_VF_BASE_ADDR_2 3 0x35c 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgPCIE_SRIOV_VF_BASE_ADDR_3 3 0x360 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgPCIE_SRIOV_VF_BASE_ADDR_4 3 0x364 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgPCIE_SRIOV_VF_BASE_ADDR_5 3 0x368 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgPCIE_SRIOV_VF_DEVICE_ID 3 0x34a 1 0 4294967295
	SRIOV_VF_DEVICE_ID 0 15
cfgPCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 0x36c 2 0 4294967295
	SRIOV_VF_MIGRATION_STATE_BIF 0 2
	SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 31
cfgPCIE_SRIOV_VF_STRIDE 3 0x346 1 0 4294967295
	SRIOV_VF_STRIDE 0 15
cfgPCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgPCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgPCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgPCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgPCIE_TPH_REQR_CAP 3 0x2e4 6 0 4294967295
	TPH_REQR_NO_ST_MODE_SUPPORTED 0 0
	TPH_REQR_INT_VEC_MODE_SUPPORTED 1 1
	TPH_REQR_DEV_SPC_MODE_SUPPORTED 2 2
	TPH_REQR_EXTND_TPH_REQR_SUPPORED 8 8
	TPH_REQR_ST_TABLE_LOCATION 9 10
	TPH_REQR_ST_TABLE_SIZE 16 26
cfgPCIE_TPH_REQR_CNTL 3 0x2e8 2 0 4294967295
	TPH_REQR_ST_MODE_SEL 0 2
	TPH_REQR_EN 8 9
cfgPCIE_TPH_REQR_ENH_CAP_LIST 3 0x2e0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_UNCORR_ERR_MASK 3 0x158 16 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
cfgPCIE_UNCORR_ERR_SEVERITY 3 0x15c 16 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
cfgPCIE_UNCORR_ERR_STATUS 3 0x154 16 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
cfgPCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgPCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgPCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgPCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgPCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgPCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgPCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgPCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV 3 0x400 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV 3 0x404 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT 3 0x424 3 0 4294967295
	CONTEXT_SIZE 0 6
	LOC 7 7
	CONTEXT_OFFSET 10 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0 3 0x4d0 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1 3 0x4d4 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2 3 0x4d8 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3 3 0x4dc 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4 3 0x4e0 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5 3 0x4e4 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6 3 0x4e8 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7 3 0x4ec 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW8 3 0x4f0 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0 3 0x418 5 0 4294967295
	VF_INDEX 0 7
	TRN_MSG_DATA 8 11
	TRN_MSG_VALID 15 15
	RCV_MSG_DATA 16 19
	RCV_MSG_ACK 24 24
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1 3 0x41c 32 0 4294967295
	VF0_TRN_ACK 0 0
	VF0_RCV_VALID 1 1
	VF1_TRN_ACK 2 2
	VF1_RCV_VALID 3 3
	VF2_TRN_ACK 4 4
	VF2_RCV_VALID 5 5
	VF3_TRN_ACK 6 6
	VF3_RCV_VALID 7 7
	VF4_TRN_ACK 8 8
	VF4_RCV_VALID 9 9
	VF5_TRN_ACK 10 10
	VF5_RCV_VALID 11 11
	VF6_TRN_ACK 12 12
	VF6_RCV_VALID 13 13
	VF7_TRN_ACK 14 14
	VF7_RCV_VALID 15 15
	VF8_TRN_ACK 16 16
	VF8_RCV_VALID 17 17
	VF9_TRN_ACK 18 18
	VF9_RCV_VALID 19 19
	VF10_TRN_ACK 20 20
	VF10_RCV_VALID 21 21
	VF11_TRN_ACK 22 22
	VF11_RCV_VALID 23 23
	VF12_TRN_ACK 24 24
	VF12_RCV_VALID 25 25
	VF13_TRN_ACK 26 26
	VF13_RCV_VALID 27 27
	VF14_TRN_ACK 28 28
	VF14_RCV_VALID 29 29
	VF15_TRN_ACK 30 30
	VF15_RCV_VALID 31 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2 3 0x420 2 0 4294967295
	PF_TRN_ACK 0 0
	PF_RCV_VALID 1 1
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE 3 0x40c 14 0 4294967295
	GFX_CMD_COMPLETE_INTR_EN 0 0
	GFX_HANG_SELF_RECOVERED_INTR_EN 1 1
	GFX_HANG_NEED_FLR_INTR_EN 2 2
	GFX_VM_BUSY_TRANSITION_INTR_EN 3 3
	UVD_CMD_COMPLETE_INTR_EN 8 8
	UVD_HANG_SELF_RECOVERED_INTR_EN 9 9
	UVD_HANG_NEED_FLR_INTR_EN 10 10
	UVD_VM_BUSY_TRANSITION_INTR_EN 11 11
	VCE_CMD_COMPLETE_INTR_EN 16 16
	VCE_HANG_SELF_RECOVERED_INTR_EN 17 17
	VCE_HANG_NEED_FLR_INTR_EN 18 18
	VCE_VM_BUSY_TRANSITION_INTR_EN 19 19
	HVVM_MAILBOX_TRN_ACK_INTR_EN 24 24
	HVVM_MAILBOX_RCV_VALID_INTR_EN 25 25
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS 3 0x410 14 0 4294967295
	GFX_CMD_COMPLETE_INTR_STATUS 0 0
	GFX_HANG_SELF_RECOVERED_INTR_STATUS 1 1
	GFX_HANG_NEED_FLR_INTR_STATUS 2 2
	GFX_VM_BUSY_TRANSITION_INTR_STATUS 3 3
	UVD_CMD_COMPLETE_INTR_STATUS 8 8
	UVD_HANG_SELF_RECOVERED_INTR_STATUS 9 9
	UVD_HANG_NEED_FLR_INTR_STATUS 10 10
	UVD_VM_BUSY_TRANSITION_INTR_STATUS 11 11
	VCE_CMD_COMPLETE_INTR_STATUS 16 16
	VCE_HANG_SELF_RECOVERED_INTR_STATUS 17 17
	VCE_HANG_NEED_FLR_INTR_STATUS 18 18
	VCE_VM_BUSY_TRANSITION_INTR_STATUS 19 19
	HVVM_MAILBOX_TRN_ACK_INTR_STATUS 24 24
	HVVM_MAILBOX_RCV_VALID_INTR_STATUS 25 25
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS 3 0x42c 3 0 4294967295
	UVDSCH_OFFSET 0 7
	VCESCH_OFFSET 8 15
	GFXSCH_OFFSET 16 23
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL 3 0x414 1 0 4294967295
	SOFT_PF_FLR 0 0
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW 3 0x408 2 0 4294967295
	VF_EN 0 0
	VF_NUM 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB 3 0x428 2 0 4294967295
	TOTAL_FB_AVAILABLE 0 15
	TOTAL_FB_CONSUMED 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0 3 0x470 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1 3 0x474 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2 3 0x478 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3 3 0x47c 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4 3 0x480 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5 3 0x484 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6 3 0x488 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7 3 0x48c 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW8 3 0x490 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0 3 0x4a0 1 0 4294967295
	DW0 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1 3 0x4a4 1 0 4294967295
	DW1 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2 3 0x4a8 1 0 4294967295
	DW2 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3 3 0x4ac 1 0 4294967295
	DW3 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4 3 0x4b0 1 0 4294967295
	DW4 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5 3 0x4b4 1 0 4294967295
	DW5 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6 3 0x4b8 1 0 4294967295
	DW6 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7 3 0x4bc 1 0 4294967295
	DW7 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW8 3 0x4c0 1 0 4294967295
	DW8 0 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB 3 0x430 2 0 4294967295
	VF0_FB_SIZE 0 15
	VF0_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB 3 0x458 2 0 4294967295
	VF10_FB_SIZE 0 15
	VF10_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB 3 0x45c 2 0 4294967295
	VF11_FB_SIZE 0 15
	VF11_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB 3 0x460 2 0 4294967295
	VF12_FB_SIZE 0 15
	VF12_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB 3 0x464 2 0 4294967295
	VF13_FB_SIZE 0 15
	VF13_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB 3 0x468 2 0 4294967295
	VF14_FB_SIZE 0 15
	VF14_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB 3 0x46c 2 0 4294967295
	VF15_FB_SIZE 0 15
	VF15_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB 3 0x434 2 0 4294967295
	VF1_FB_SIZE 0 15
	VF1_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB 3 0x438 2 0 4294967295
	VF2_FB_SIZE 0 15
	VF2_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB 3 0x43c 2 0 4294967295
	VF3_FB_SIZE 0 15
	VF3_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB 3 0x440 2 0 4294967295
	VF4_FB_SIZE 0 15
	VF4_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB 3 0x444 2 0 4294967295
	VF5_FB_SIZE 0 15
	VF5_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB 3 0x448 2 0 4294967295
	VF6_FB_SIZE 0 15
	VF6_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB 3 0x44c 2 0 4294967295
	VF7_FB_SIZE 0 15
	VF7_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB 3 0x450 2 0 4294967295
	VF8_FB_SIZE 0 15
	VF8_FB_OFFSET 16 31
cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB 3 0x454 2 0 4294967295
	VF9_FB_SIZE 0 15
	VF9_FB_OFFSET 16 31
cfgPMI_CAP 3 0x52 7 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgPMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgPMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgPROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgREVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgROM_BASE_ADDR 3 0x30 1 0 4294967295
	BASE_ADDR 0 31
cfgSLOT_CAP2 3 0x98 1 0 4294967295
	RESERVED 0 31
cfgSLOT_CNTL2 3 0x9c 1 0 4294967295
	RESERVED 0 15
cfgSLOT_STATUS2 3 0x9e 1 0 4294967295
	RESERVED 0 15
cfgSTATUS 3 0x6 11 0 4294967295
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_EN 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgSUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgVENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgVENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL0_CNTL 2 0x1001c 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL1_CNTL 2 0x10020 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL2_CNTL 2 0x10024 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL3_CNTL 2 0x10028 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL4_CNTL 2 0x1002c 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL5_CNTL 2 0x10030 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_SYSHUB_QOS_CNTL 2 0x10010 3 0 4294967295
	QOS_CNTL_MODE 0 0
	QOS_MAX_VALUE 1 4
	QOS_MIN_VALUE 5 8
ixSYSHUB_MMREG_IND_DMA_CLK0_SW1_CL0_CNTL 2 0x10034 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK0_SW1_SYSHUB_QOS_CNTL 2 0x10014 3 0 4294967295
	QOS_CNTL_MODE 0 0
	QOS_MAX_VALUE 1 4
	QOS_MIN_VALUE 5 8
ixSYSHUB_MMREG_IND_DMA_CLK0_SW2_CL0_CNTL 2 0x10038 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK0_SW2_SYSHUB_QOS_CNTL 2 0x10018 3 0 4294967295
	QOS_CNTL_MODE 0 0
	QOS_MAX_VALUE 1 4
	QOS_MIN_VALUE 5 8
ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL0_CNTL 2 0x11018 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL1_CNTL 2 0x1101c 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL2_CNTL 2 0x11020 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL3_CNTL 2 0x11024 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL4_CNTL 2 0x11028 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_SYSHUB_QOS_CNTL 2 0x11010 3 0 4294967295
	QOS_CNTL_MODE 0 0
	QOS_MAX_VALUE 1 4
	QOS_MIN_VALUE 5 8
ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL0_CNTL 2 0x1102c 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL1_CNTL 2 0x11030 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL2_CNTL 2 0x11034 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL3_CNTL 2 0x11038 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL4_CNTL 2 0x1103c 6 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
	QOS_STATIC_OVERRIDE_EN 8 8
	QOS_STATIC_OVERRIDE_VALUE 9 12
	READ_WRR_WEIGHT 16 23
	WRITE_WRR_WEIGHT 24 31
ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_SYSHUB_QOS_CNTL 2 0x11014 3 0 4294967295
	QOS_CNTL_MODE 0 0
	QOS_MAX_VALUE 1 4
	QOS_MIN_VALUE 5 8
ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL0_CNTL 2 0x10100 2 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL1_CNTL 2 0x10104 2 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL2_CNTL 2 0x10108 2 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL0_CNTL 2 0x1010c 2 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL1_CNTL 2 0x10110 2 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL2_CNTL 2 0x10114 2 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL3_CNTL 2 0x10118 2 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL4_CNTL 2 0x1011c 2 0 4294967295
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
ixSYSHUB_MMREG_IND_NIC400_0_AMIB_0_FN_MOD_BM_ISS 2 0x30008 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_0_AMIB_1_FN_MOD_BM_ISS 2 0x31008 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_0_ASIB_0_FN_MOD 2 0x20108 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_1_AMIB_0_FN_MOD 2 0x50008 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_1_AMIB_1_FN_MOD 2 0x51008 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_1_AMIB_2_FN_MOD 2 0x52008 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_1_ASIB_0_FN_MOD 2 0x40108 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_2_AMIB_0_FN_MOD_BM_ISS 2 0x70008 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_2_ASIB_0_FN_MOD 2 0x60108 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_2_ASIB_1_FN_MOD 2 0x61108 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_2_ASIB_2_FN_MOD 2 0x62108 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_2_ASIB_3_FN_MOD 2 0x63108 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_2_ASIB_4_FN_MOD 2 0x64108 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_4_AMIB_0_FN_MOD 2 0xf0008 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_4_ASIB_0_FN_MOD 2 0xe0108 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_4_ASIB_1_FN_MOD 2 0xe1108 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_5_AMIB_0_FN_MOD 2 0xd0008 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_5_ASIB_0_FN_MOD 2 0xc0108 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_5_ASIB_1_FN_MOD 2 0xc1108 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_5_ASIB_2_FN_MOD 2 0xc2108 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_5_ASIB_3_FN_MOD 2 0xc3108 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_NIC400_5_ASIB_4_FN_MOD 2 0xc4108 2 0 4294967295
	read_iss_override 0 0
	write_iss_override 1 1
ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK 2 0x11008 2 0 4294967295
	SYSHUB_bgen_shubclk_DMA_SW0_bypass_en 15 15
	SYSHUB_bgen_shubclk_DMA_SW1_bypass_en 16 16
ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK 2 0x10008 5 0 4294967295
	SYSHUB_bgen_socclk_HST_SW0_bypass_en 0 0
	SYSHUB_bgen_socclk_HST_SW1_bypass_en 1 1
	SYSHUB_bgen_socclk_DMA_SW0_bypass_en 15 15
	SYSHUB_bgen_socclk_DMA_SW1_bypass_en 16 16
	SYSHUB_bgen_socclk_DMA_SW2_bypass_en 17 17
ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK 2 0x1100c 2 0 4294967295
	SYSHUB_bgen_shubclk_DMA_SW0_imm_en 15 15
	SYSHUB_bgen_shubclk_DMA_SW1_imm_en 16 16
ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK 2 0x1000c 5 0 4294967295
	SYSHUB_bgen_socclk_HST_SW0_imm_en 0 0
	SYSHUB_bgen_socclk_HST_SW1_imm_en 1 1
	SYSHUB_bgen_socclk_DMA_SW0_imm_en 15 15
	SYSHUB_bgen_socclk_DMA_SW1_imm_en 16 16
	SYSHUB_bgen_socclk_DMA_SW2_imm_en 17 17
ixSYSHUB_MMREG_IND_SYSHUB_CG_CNTL 2 0x10300 3 0 4294967295
	SYSHUB_CG_EN 0 0
	SYSHUB_CG_IDLE_TIMER 8 15
	SYSHUB_CG_WAKEUP_TIMER 16 23
ixSYSHUB_MMREG_IND_SYSHUB_CL_MASK 2 0x10f04 2 0 4294967295
	MP1DRAM_MASK_DIS 1 1
	MP1_MASK_DIS 2 2
ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL2_SHUBCLK 2 0x11004 1 0 4294967295
	SYSHUB_SHUBCLK_DS_TIMER 0 15
ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL2_SOCCLK 2 0x10004 1 0 4294967295
	SYSHUB_SOCCLK_DS_TIMER 0 15
ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL_SHUBCLK 2 0x11000 18 0 4294967295
	HST_CL0_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 0 0
	HST_CL1_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 1 1
	HST_CL2_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 2 2
	HST_CL3_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 3 3
	HST_CL4_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 4 4
	HST_CL5_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 5 5
	HST_CL6_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 6 6
	HST_CL7_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 7 7
	DMA_CL0_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 16 16
	DMA_CL1_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 17 17
	DMA_CL2_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 18 18
	DMA_CL3_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 19 19
	DMA_CL4_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 20 20
	DMA_CL5_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 21 21
	DMA_CL6_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 22 22
	DMA_CL7_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 23 23
	SYSHUB_SHUBCLK_DEEPSLEEP_ALLOW_ENABLE 28 28
	SYSHUB_SHUBCLK_DS_EN 31 31
ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL_SOCCLK 2 0x10000 18 0 4294967295
	HST_CL0_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 0 0
	HST_CL1_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 1 1
	HST_CL2_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 2 2
	HST_CL3_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 3 3
	HST_CL4_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 4 4
	HST_CL5_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 5 5
	HST_CL6_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 6 6
	HST_CL7_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 7 7
	DMA_CL0_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 16 16
	DMA_CL1_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 17 17
	DMA_CL2_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 18 18
	DMA_CL3_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 19 19
	DMA_CL4_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 20 20
	DMA_CL5_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 21 21
	DMA_CL6_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 22 22
	DMA_CL7_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 23 23
	SYSHUB_SOCCLK_DEEPSLEEP_ALLOW_ENABLE 28 28
	SYSHUB_SOCCLK_DS_EN 31 31
ixSYSHUB_MMREG_IND_SYSHUB_HP_TIMER 2 0x1030c 1 0 4294967295
	SYSHUB_HP_TIMER 0 31
ixSYSHUB_MMREG_IND_SYSHUB_MGCG_CTRL_SHUBCLK 2 0x11040 6 0 4294967295
	SYSHUB_MGCG_EN_SHUBCLK 0 0
	SYSHUB_MGCG_MODE_SHUBCLK 1 1
	SYSHUB_MGCG_HYSTERESIS_SHUBCLK 2 9
	SYSHUB_MGCG_HST_DIS_SHUBCLK 10 10
	SYSHUB_MGCG_DMA_DIS_SHUBCLK 11 11
	SYSHUB_MGCG_REGS_DIS_SHUBCLK 12 12
ixSYSHUB_MMREG_IND_SYSHUB_MGCG_CTRL_SOCCLK 2 0x10310 7 0 4294967295
	SYSHUB_MGCG_EN_SOCCLK 0 0
	SYSHUB_MGCG_MODE_SOCCLK 1 1
	SYSHUB_MGCG_HYSTERESIS_SOCCLK 2 9
	SYSHUB_MGCG_HST_DIS_SOCCLK 10 10
	SYSHUB_MGCG_DMA_DIS_SOCCLK 11 11
	SYSHUB_MGCG_REGS_DIS_SOCCLK 12 12
	SYSHUB_MGCG_AER_DIS_SOCCLK 13 13
ixSYSHUB_MMREG_IND_SYSHUB_SCRATCH 2 0x10f00 1 0 4294967295
	SCRATCH 0 31
ixSYSHUB_MMREG_IND_SYSHUB_TRANS_IDLE 2 0x10308 17 0 4294967295
	SYSHUB_TRANS_IDLE_VF0 0 0
	SYSHUB_TRANS_IDLE_VF1 1 1
	SYSHUB_TRANS_IDLE_VF2 2 2
	SYSHUB_TRANS_IDLE_VF3 3 3
	SYSHUB_TRANS_IDLE_VF4 4 4
	SYSHUB_TRANS_IDLE_VF5 5 5
	SYSHUB_TRANS_IDLE_VF6 6 6
	SYSHUB_TRANS_IDLE_VF7 7 7
	SYSHUB_TRANS_IDLE_VF8 8 8
	SYSHUB_TRANS_IDLE_VF9 9 9
	SYSHUB_TRANS_IDLE_VF10 10 10
	SYSHUB_TRANS_IDLE_VF11 11 11
	SYSHUB_TRANS_IDLE_VF12 12 12
	SYSHUB_TRANS_IDLE_VF13 13 13
	SYSHUB_TRANS_IDLE_VF14 14 14
	SYSHUB_TRANS_IDLE_VF15 15 15
	SYSHUB_TRANS_IDLE_PF 16 16
ixSYSHUB_MMREG_IND_SYSUB_CPF_DOORBELL_RS_RESET 2 0x10314 1 0 4294967295
	SYSHUB_CPF_DOORBELL_RS_RESET 0 0
mmATDMA_MISC_CNTL 0 0x1dd 4 0 2
	WRR_ARB_MODE 0 0
	INSERT_RD_ON_2ND_WDAT_EN 1 1
	WRR_VC0_WEIGHT 16 23
	WRR_VC1_WEIGHT 24 31
mmBACO_CNTL 0 0x10b 9 0 2
	BACO_EN 0 0
	BACO_BIF_LCLK_SWITCH 1 1
	BACO_DUMMY_EN 2 2
	BACO_POWER_OFF 3 3
	BACO_DSTATE_BYPASS 5 5
	BACO_RST_INTR_MASK 6 6
	BACO_MODE 8 8
	RCU_BIF_CONFIG_DONE 9 9
	BACO_AUTO_EXIT 31 31
mmBIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
mmBIF_BACO_EXIT_TIME0 0 0x10c 1 0 2
	BACO_EXIT_PXEN_CLR_TIMER 0 19
mmBIF_BACO_EXIT_TIMER1 0 0x10d 8 0 2
	BACO_EXIT_SIDEBAND_TIMER 0 19
	BACO_HW_AUTO_FLUSH_EN 24 24
	BACO_HW_EXIT_ENDING_AUTO_BY_RSMU_INTR_CLR 25 25
	BACO_HW_EXIT_DIS 26 26
	PX_EN_OE_IN_PX_EN_HIGH 27 27
	PX_EN_OE_IN_PX_EN_LOW 28 28
	BACO_MODE_SEL 29 30
	AUTO_BACO_EXIT_CLR_BY_HW_DIS 31 31
mmBIF_BACO_EXIT_TIMER2 0 0x10e 1 0 2
	BACO_EXIT_LCLK_BAK_TIMER 0 19
mmBIF_BACO_EXIT_TIMER3 0 0x10f 1 0 2
	BACO_EXIT_DUMMY_EN_CLR_TIMER 0 19
mmBIF_BACO_EXIT_TIMER4 0 0x110 1 0 2
	BACO_EXIT_BACO_EN_CLR_TIMER 0 19
mmBIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
mmBIF_BUSY_DELAY_CNTR 0 0x100 1 0 2
	DELAY_CNT 0 5
mmBIF_CLKREQB_PAD_CNTL 0 0x14b 1 0 2
	CLKREQB_PAD_CNTL 0 23
mmBIF_DOORBELL_CNTL 0 0xfc 9 0 2
	SELF_RING_DIS 0 0
	TRANS_CHECK_DIS 1 1
	UNTRANS_LBACK_EN 2 2
	NON_CONSECUTIVE_BE_ZERO_DIS 3 3
	DOORBELL_MONITOR_EN 4 4
	DB_MNTR_INTGEN_DIS 24 24
	DB_MNTR_INTGEN_MODE_0 25 25
	DB_MNTR_INTGEN_MODE_1 26 26
	DB_MNTR_INTGEN_MODE_2 27 27
mmBIF_DOORBELL_FENCE_CNTL 0 0x1de 1 0 2
	DOORBELL_FENCE_ENABLE 0 0
mmBIF_DOORBELL_GBLAPER1_LOWER 0 0x129 2 0 2
	DOORBELL_GBLAPER1_LOWER 2 11
	DOORBELL_GBLAPER1_EN 31 31
mmBIF_DOORBELL_GBLAPER1_UPPER 0 0x12a 1 0 2
	DOORBELL_GBLAPER1_UPPER 2 11
mmBIF_DOORBELL_GBLAPER2_LOWER 0 0x12b 2 0 2
	DOORBELL_GBLAPER2_LOWER 2 11
	DOORBELL_GBLAPER2_EN 31 31
mmBIF_DOORBELL_GBLAPER2_UPPER 0 0x12c 1 0 2
	DOORBELL_GBLAPER2_UPPER 2 11
mmBIF_DOORBELL_INT_CNTL 0 0xfd 4 0 2
	DOORBELL_INTERRUPT_STATUS 0 0
	IOHC_RAS_INTERRUPT_STATUS 1 1
	DOORBELL_INTERRUPT_CLEAR 16 16
	IOHC_RAS_INTERRUPT_CLEAR 17 17
mmBIF_FB_EN 0 0xff 2 0 2
	FB_READ_EN 0 0
	FB_WRITE_EN 1 1
mmBIF_FEATURES_CONTROL_MISC 0 0xfb 10 0 2
	MST_BIF_REQ_EP_DIS 0 0
	SLV_BIF_CPL_EP_DIS 1 1
	BIF_SLV_REQ_EP_DIS 2 2
	BIF_MST_CPL_EP_DIS 3 3
	BIF_RB_SET_OVERFLOW_EN 12 12
	ATOMIC_ERR_INT_DIS 13 13
	BME_HDL_NONVIR_EN 15 15
	FLR_MST_PEND_CHK_DIS 17 17
	FLR_SLV_PEND_CHK_DIS 18 18
	DOORBELL_SELFRING_GPA_APER_CHK_48BIT_ADDR 24 24
mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE 0 0x145 1 0 2
	GFX_SDMA_GPUIOV_CFG_SIZE 0 3
mmBIF_IH_DOORBELL_RANGE 0 0x1d2 2 0 2
	OFFSET 2 11
	SIZE 16 20
mmBIF_MMSCH0_DOORBELL_RANGE 0 0x1d3 2 0 2
	OFFSET 2 11
	SIZE 16 20
mmBIF_MM_INDACCESS_CNTL 0 0xe6 1 0 2
	MM_INDACCESS_DIS 1 1
mmBIF_MST_TRANS_PENDING_VF 0 0x109 1 0 2
	BIF_MST_TRANS_PENDING 0 15
mmBIF_PERSTB_PAD_CNTL 0 0x148 1 0 2
	PERSTB_PAD_CNTL 0 15
mmBIF_PX_EN_PAD_CNTL 0 0x149 1 0 2
	PX_EN_PAD_CNTL 0 7
mmBIF_RB_BASE 0 0x130 1 0 2
	ADDR 0 31
mmBIF_RB_CNTL 0 0x12f 6 0 2
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_WRITEBACK_ENABLE 8 8
	WPTR_WRITEBACK_TIMER 9 13
	BIF_RB_TRAN 17 17
	WPTR_OVERFLOW_CLEAR 31 31
mmBIF_RB_RPTR 0 0x131 1 0 2
	OFFSET 2 17
mmBIF_RB_WPTR 0 0x132 2 0 2
	BIF_RB_OVERFLOW 0 0
	OFFSET 2 17
mmBIF_RB_WPTR_ADDR_HI 0 0x133 1 0 2
	ADDR 0 7
mmBIF_RB_WPTR_ADDR_LO 0 0x134 1 0 2
	ADDR 2 31
mmBIF_REFPADKIN_PAD_CNTL 0 0x14a 1 0 2
	REFPADKIN_PAD_CNTL 0 7
mmBIF_RLC_INTR_CNTL 0 0x4c 4 0 1
	RLC_CMD_COMPLETE 0 0
	RLC_HANG_SELF_RECOVERED 1 1
	RLC_HANG_NEED_FLR 2 2
	RLC_VM_BUSY_TRANSITION 3 3
mmBIF_SCRATCH0 0 0xe8 1 0 2
	BIF_SCRATCH0 0 31
mmBIF_SCRATCH1 0 0xe9 1 0 2
	BIF_SCRATCH1 0 31
mmBIF_SDMA0_DOORBELL_RANGE 0 0x1d0 2 0 2
	OFFSET 2 11
	SIZE 16 20
mmBIF_SDMA1_DOORBELL_RANGE 0 0x1d1 2 0 2
	OFFSET 2 11
	SIZE 16 20
mmBIF_SLV_TRANS_PENDING_VF 0 0x10a 1 0 2
	BIF_SLV_TRANS_PENDING 0 15
mmBIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
mmBIF_UVD_GPUIOV_CFG_SIZE 0 0x143 1 0 2
	UVD_GPUIOV_CFG_SIZE 0 3
mmBIF_UVD_INTR_CNTL 0 0x4e 4 0 1
	UVD_CMD_COMPLETE 0 0
	UVD_HANG_SELF_RECOVERED 1 1
	UVD_HANG_NEED_FLR 2 2
	UVD_VM_BUSY_TRANSITION 3 3
mmBIF_VCE_GPUIOV_CFG_SIZE 0 0x144 1 0 2
	VCE_GPUIOV_CFG_SIZE 0 3
mmBIF_VCE_INTR_CNTL 0 0x4d 4 0 1
	VCE_CMD_COMPLETE 0 0
	VCE_HANG_SELF_RECOVERED 1 1
	VCE_HANG_NEED_FLR 2 2
	VCE_VM_BUSY_TRANSITION 3 3
mmBIF_VDDGFX_FB_CMP 0 0x128 6 0 2
	VDDGFX_FB_HDP_CMP_EN 0 0
	VDDGFX_FB_HDP_STALL_EN 1 1
	VDDGFX_FB_XDMA_CMP_EN 2 2
	VDDGFX_FB_XDMA_STALL_EN 3 3
	VDDGFX_FB_VGA_CMP_EN 4 4
	VDDGFX_FB_VGA_STALL_EN 5 5
mmBIF_VDDGFX_GFX0_LOWER 0 0x114 3 0 2
	VDDGFX_GFX0_REG_LOWER 2 17
	VDDGFX_GFX0_REG_CMP_EN 30 30
	VDDGFX_GFX0_REG_STALL_EN 31 31
mmBIF_VDDGFX_GFX0_UPPER 0 0x115 1 0 2
	VDDGFX_GFX0_REG_UPPER 2 17
mmBIF_VDDGFX_GFX1_LOWER 0 0x116 3 0 2
	VDDGFX_GFX1_REG_LOWER 2 17
	VDDGFX_GFX1_REG_CMP_EN 30 30
	VDDGFX_GFX1_REG_STALL_EN 31 31
mmBIF_VDDGFX_GFX1_UPPER 0 0x117 1 0 2
	VDDGFX_GFX1_REG_UPPER 2 17
mmBIF_VDDGFX_GFX2_LOWER 0 0x118 3 0 2
	VDDGFX_GFX2_REG_LOWER 2 17
	VDDGFX_GFX2_REG_CMP_EN 30 30
	VDDGFX_GFX2_REG_STALL_EN 31 31
mmBIF_VDDGFX_GFX2_UPPER 0 0x119 1 0 2
	VDDGFX_GFX2_REG_UPPER 2 17
mmBIF_VDDGFX_GFX3_LOWER 0 0x11a 3 0 2
	VDDGFX_GFX3_REG_LOWER 2 17
	VDDGFX_GFX3_REG_CMP_EN 30 30
	VDDGFX_GFX3_REG_STALL_EN 31 31
mmBIF_VDDGFX_GFX3_UPPER 0 0x11b 1 0 2
	VDDGFX_GFX3_REG_UPPER 2 17
mmBIF_VDDGFX_GFX4_LOWER 0 0x11c 3 0 2
	VDDGFX_GFX4_REG_LOWER 2 17
	VDDGFX_GFX4_REG_CMP_EN 30 30
	VDDGFX_GFX4_REG_STALL_EN 31 31
mmBIF_VDDGFX_GFX4_UPPER 0 0x11d 1 0 2
	VDDGFX_GFX4_REG_UPPER 2 17
mmBIF_VDDGFX_GFX5_LOWER 0 0x11e 3 0 2
	VDDGFX_GFX5_REG_LOWER 2 17
	VDDGFX_GFX5_REG_CMP_EN 30 30
	VDDGFX_GFX5_REG_STALL_EN 31 31
mmBIF_VDDGFX_GFX5_UPPER 0 0x11f 1 0 2
	VDDGFX_GFX5_REG_UPPER 2 17
mmBIF_VDDGFX_RSV1_LOWER 0 0x120 3 0 2
	VDDGFX_RSV1_REG_LOWER 2 17
	VDDGFX_RSV1_REG_CMP_EN 30 30
	VDDGFX_RSV1_REG_STALL_EN 31 31
mmBIF_VDDGFX_RSV1_UPPER 0 0x121 1 0 2
	VDDGFX_RSV1_REG_UPPER 2 17
mmBIF_VDDGFX_RSV2_LOWER 0 0x122 3 0 2
	VDDGFX_RSV2_REG_LOWER 2 17
	VDDGFX_RSV2_REG_CMP_EN 30 30
	VDDGFX_RSV2_REG_STALL_EN 31 31
mmBIF_VDDGFX_RSV2_UPPER 0 0x123 1 0 2
	VDDGFX_RSV2_REG_UPPER 2 17
mmBIF_VDDGFX_RSV3_LOWER 0 0x124 3 0 2
	VDDGFX_RSV3_REG_LOWER 2 17
	VDDGFX_RSV3_REG_CMP_EN 30 30
	VDDGFX_RSV3_REG_STALL_EN 31 31
mmBIF_VDDGFX_RSV3_UPPER 0 0x125 1 0 2
	VDDGFX_RSV3_REG_UPPER 2 17
mmBIF_VDDGFX_RSV4_LOWER 0 0x126 3 0 2
	VDDGFX_RSV4_REG_LOWER 2 17
	VDDGFX_RSV4_REG_CMP_EN 30 30
	VDDGFX_RSV4_REG_STALL_EN 31 31
mmBIF_VDDGFX_RSV4_UPPER 0 0x127 1 0 2
	VDDGFX_RSV4_REG_UPPER 2 17
mmBIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
mmBIOS_SCRATCH_0 0 0x38 1 0 1
	BIOS_SCRATCH_0 0 31
mmBIOS_SCRATCH_1 0 0x39 1 0 1
	BIOS_SCRATCH_1 0 31
mmBIOS_SCRATCH_10 0 0x42 1 0 1
	BIOS_SCRATCH_10 0 31
mmBIOS_SCRATCH_11 0 0x43 1 0 1
	BIOS_SCRATCH_11 0 31
mmBIOS_SCRATCH_12 0 0x44 1 0 1
	BIOS_SCRATCH_12 0 31
mmBIOS_SCRATCH_13 0 0x45 1 0 1
	BIOS_SCRATCH_13 0 31
mmBIOS_SCRATCH_14 0 0x46 1 0 1
	BIOS_SCRATCH_14 0 31
mmBIOS_SCRATCH_15 0 0x47 1 0 1
	BIOS_SCRATCH_15 0 31
mmBIOS_SCRATCH_2 0 0x3a 1 0 1
	BIOS_SCRATCH_2 0 31
mmBIOS_SCRATCH_3 0 0x3b 1 0 1
	BIOS_SCRATCH_3 0 31
mmBIOS_SCRATCH_4 0 0x3c 1 0 1
	BIOS_SCRATCH_4 0 31
mmBIOS_SCRATCH_5 0 0x3d 1 0 1
	BIOS_SCRATCH_5 0 31
mmBIOS_SCRATCH_6 0 0x3e 1 0 1
	BIOS_SCRATCH_6 0 31
mmBIOS_SCRATCH_7 0 0x3f 1 0 1
	BIOS_SCRATCH_7 0 31
mmBIOS_SCRATCH_8 0 0x40 1 0 1
	BIOS_SCRATCH_8 0 31
mmBIOS_SCRATCH_9 0 0x41 1 0 1
	BIOS_SCRATCH_9 0 31
mmBUS_CNTL 0 0xe7 23 0 2
	PMI_INT_DIS_EP 3 3
	PMI_INT_DIS_DN 4 4
	PMI_INT_DIS_SWUS 5 5
	VGA_REG_COHERENCY_DIS 6 6
	VGA_MEM_COHERENCY_DIS 7 7
	SET_AZ_TC 10 12
	SET_MC_TC 13 15
	ZERO_BE_WR_EN 16 16
	ZERO_BE_RD_EN 17 17
	RD_STALL_IO_WR 18 18
	DEASRT_INTX_DSTATE_CHK_DIS_EP 19 19
	DEASRT_INTX_DSTATE_CHK_DIS_DN 20 20
	DEASRT_INTX_DSTATE_CHK_DIS_SWUS 21 21
	DEASRT_INTX_IN_NOND0_EN_EP 22 22
	DEASRT_INTX_IN_NOND0_EN_DN 23 23
	UR_OVRD_FOR_ECRC_EN 24 24
	PRECEEDINGWR_STALL_VGA_FB_FLUSH_DIS 25 25
	PRECEEDINGWR_STALL_VGA_REG_FLUSH_DIS 26 26
	GSI_RD_SPLIT_STALL_FLUSH_EN 27 27
	GSI_RD_SPLIT_STALL_NPWR_DIS 28 28
	HDP_REG_FLUSH_VF_MASK_EN 29 29
	VGAFB_ZERO_BE_WR_EN 30 30
	VGAFB_ZERO_BE_RD_EN 31 31
mmBX_RESET_CNTL 0 0xf0 1 0 2
	LINK_TRAIN_EN 0 0
mmBX_RESET_EN 0 0xed 5 0 2
	COR_RESET_EN 0 0
	REG_RESET_EN 1 1
	STY_RESET_EN 2 2
	FLR_TWICE_EN 8 8
	RESET_ON_VFENABLE_LOW_EN 16 16
mmCLKREQB_PAD_CNTL 0 0xf8 13 0 2
	CLKREQB_PAD_A 0 0
	CLKREQB_PAD_SEL 1 1
	CLKREQB_PAD_MODE 2 2
	CLKREQB_PAD_SPARE 3 4
	CLKREQB_PAD_SN0 5 5
	CLKREQB_PAD_SN1 6 6
	CLKREQB_PAD_SN2 7 7
	CLKREQB_PAD_SN3 8 8
	CLKREQB_PAD_SLEWN 9 9
	CLKREQB_PAD_WAKE 10 10
	CLKREQB_PAD_SCHMEN 11 11
	CLKREQB_PAD_CNTL_EN 12 12
	CLKREQB_PAD_Y 13 13
mmDN_PCIE_BUS_CNTL 0 0x46 2 0 2
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
mmDN_PCIE_CFG_CNTL 0 0x47 3 0 2
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
mmDN_PCIE_CNTL 0 0x43 3 0 2
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
mmDN_PCIE_CONFIG_CNTL 0 0x44 1 0 2
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
mmDN_PCIE_RESERVED 0 0x40 1 0 2
	PCIE_RESERVED 0 31
mmDN_PCIE_RX_CNTL2 0 0x45 1 0 2
	FLR_EXTEND_MODE 28 30
mmDN_PCIE_SCRATCH 0 0x41 1 0 2
	PCIE_SCRATCH 0 31
mmDOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
mmDOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
mmDOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
mmEP_PCIEP_RESERVED 0 0x36 1 0 2
	PCIEP_RESERVED 0 31
mmEP_PCIE_BUS_CNTL 0 0x29 1 0 2
	IMMEDIATE_PMI_DIS 7 7
mmEP_PCIE_CFG_CNTL 0 0x2a 3 0 2
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
mmEP_PCIE_CNTL 0 0x25 3 0 2
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
mmEP_PCIE_ERR_CNTL 0 0x3a 12 0 2
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	SEND_ERR_MSG_IMMEDIATELY 17 17
	STRAP_POISONED_ADVISORY_NONFATAL 18 18
	AER_HDR_LOG_F0_TIMER_EXPIRED 24 24
	AER_HDR_LOG_F1_TIMER_EXPIRED 25 25
	AER_HDR_LOG_F2_TIMER_EXPIRED 26 26
	AER_HDR_LOG_F3_TIMER_EXPIRED 27 27
	AER_HDR_LOG_F4_TIMER_EXPIRED 28 28
	AER_HDR_LOG_F5_TIMER_EXPIRED 29 29
	AER_HDR_LOG_F6_TIMER_EXPIRED 30 30
	AER_HDR_LOG_F7_TIMER_EXPIRED 31 31
mmEP_PCIE_F0_DPA_CAP 0 0x32 4 0 2
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
mmEP_PCIE_F0_DPA_CNTL 0 0x33 2 0 2
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
mmEP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0x33 1 0 2
	TRANS_LAT_INDICATOR_BITS 0 7
mmEP_PCIE_INT_CNTL 0 0x26 6 0 2
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
mmEP_PCIE_INT_STATUS 0 0x27 6 0 2
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
mmEP_PCIE_LC_SPEED_CNTL 0 0x3c 2 0 2
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
mmEP_PCIE_PME_CONTROL 0 0x35 1 0 2
	PME_SERVICE_TIMER 0 4
mmEP_PCIE_RX_CNTL 0 0x3b 8 0 2
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
mmEP_PCIE_RX_CNTL2 0 0x28 1 0 2
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
mmEP_PCIE_SCRATCH 0 0x23 1 0 2
	PCIE_SCRATCH 0 31
mmEP_PCIE_TX_CNTL 0 0x38 5 0 2
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
mmEP_PCIE_TX_LTR_CNTL 0 0x2c 10 0 2
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
mmEP_PCIE_TX_REQUESTER_ID 0 0x39 3 0 2
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
mmGDC_PG_MISC_CNTL 0 0x1f0 1 0 2
	GDC_PG_RESET_SELECT_COLD_RESET 0 0
mmGFXMSIX_PBA 0 0x800 3 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
	MSIX_PENDING_BITS_2 2 2
mmGFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
mmGFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
mmGFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
mmGFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
mmGFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
mmGFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
mmGFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
mmGFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
mmGFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
mmGFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
mmGFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
mmGFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
mmGFX_MMIOREG_CAM_ADDR0 0 0x6c 1 0 1
	CAM_ADDR0 0 19
mmGFX_MMIOREG_CAM_ADDR1 0 0x6e 1 0 1
	CAM_ADDR1 0 19
mmGFX_MMIOREG_CAM_ADDR2 0 0x70 1 0 1
	CAM_ADDR2 0 19
mmGFX_MMIOREG_CAM_ADDR3 0 0x72 1 0 1
	CAM_ADDR3 0 19
mmGFX_MMIOREG_CAM_ADDR4 0 0x74 1 0 1
	CAM_ADDR4 0 19
mmGFX_MMIOREG_CAM_ADDR5 0 0x76 1 0 1
	CAM_ADDR5 0 19
mmGFX_MMIOREG_CAM_ADDR6 0 0x78 1 0 1
	CAM_ADDR6 0 19
mmGFX_MMIOREG_CAM_ADDR7 0 0x7a 1 0 1
	CAM_ADDR7 0 19
mmGFX_MMIOREG_CAM_CNTL 0 0x7c 1 0 1
	CAM_ENABLE 0 7
mmGFX_MMIOREG_CAM_ONE_CPL 0 0x7e 1 0 1
	CAM_ONE_CPL 0 31
mmGFX_MMIOREG_CAM_PROGRAMMABLE_CPL 0 0x7f 1 0 1
	CAM_PROGRAMMABLE_CPL 0 31
mmGFX_MMIOREG_CAM_REMAP_ADDR0 0 0x6d 1 0 1
	CAM_REMAP_ADDR0 0 19
mmGFX_MMIOREG_CAM_REMAP_ADDR1 0 0x6f 1 0 1
	CAM_REMAP_ADDR1 0 19
mmGFX_MMIOREG_CAM_REMAP_ADDR2 0 0x71 1 0 1
	CAM_REMAP_ADDR2 0 19
mmGFX_MMIOREG_CAM_REMAP_ADDR3 0 0x73 1 0 1
	CAM_REMAP_ADDR3 0 19
mmGFX_MMIOREG_CAM_REMAP_ADDR4 0 0x75 1 0 1
	CAM_REMAP_ADDR4 0 19
mmGFX_MMIOREG_CAM_REMAP_ADDR5 0 0x77 1 0 1
	CAM_REMAP_ADDR5 0 19
mmGFX_MMIOREG_CAM_REMAP_ADDR6 0 0x79 1 0 1
	CAM_REMAP_ADDR6 0 19
mmGFX_MMIOREG_CAM_REMAP_ADDR7 0 0x7b 1 0 1
	CAM_REMAP_ADDR7 0 19
mmGFX_MMIOREG_CAM_ZERO_CPL 0 0x7d 1 0 1
	CAM_ZERO_CPL 0 31
mmGPU_HDP_FLUSH_DONE 0 0x107 12 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
mmGPU_HDP_FLUSH_REQ 0 0x106 12 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
mmHDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
mmHDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
mmINTERRUPT_CNTL 0 0xf1 8 0 2
	IH_DUMMY_RD_OVERRIDE 0 0
	IH_DUMMY_RD_EN 1 1
	IH_REQ_NONSNOOP_EN 3 3
	IH_INTR_DLY_CNTR 4 7
	GEN_IH_INT_EN 8 8
	BIF_RB_REQ_NONSNOOP_EN 15 15
	DUMMYRD_BYPASS_IN_MSI_EN 16 16
	ALWAYS_SEND_INTPKT_AFTER_DUMMYRD_DIS 17 17
mmINTERRUPT_CNTL2 0 0xf2 1 0 2
	IH_DUMMY_RD_ADDR 0 31
mmIOMMU_MARC_BASE_HI_0 0 0x6d 2 0 1
	MARCBaseAddr_H_0 0 19
	Reserved 20 31
mmIOMMU_MARC_BASE_HI_1 0 0x73 2 0 1
	MARCBaseAddr_H_1 0 19
	Reserved 20 31
mmIOMMU_MARC_BASE_HI_2 0 0x79 2 0 1
	MARCBaseAddr_H_2 0 19
	Reserved 20 31
mmIOMMU_MARC_BASE_HI_3 0 0x7f 2 0 1
	MARCBaseAddr_H_3 0 19
	Reserved 20 31
mmIOMMU_MARC_BASE_LO_0 0 0x6c 2 0 1
	Reserved 0 11
	MARCBaseAddr_L_0 12 31
mmIOMMU_MARC_BASE_LO_1 0 0x72 2 0 1
	Reserved 0 11
	MARCBaseAddr_L_1 12 31
mmIOMMU_MARC_BASE_LO_2 0 0x78 2 0 1
	Reserved 0 11
	MARCBaseAddr_L_2 12 31
mmIOMMU_MARC_BASE_LO_3 0 0x7e 2 0 1
	Reserved 0 11
	MARCBaseAddr_L_3 12 31
mmIOMMU_MARC_LEN_HI_0 0 0x71 2 0 1
	MARCLen_H_0 0 19
	Reserved 20 31
mmIOMMU_MARC_LEN_HI_1 0 0x77 2 0 1
	MARCLen_H_1 0 19
	Reserved 20 31
mmIOMMU_MARC_LEN_HI_2 0 0x7d 2 0 1
	MARCLen_H_2 0 19
	Reserved 20 31
mmIOMMU_MARC_LEN_HI_3 0 0x83 2 0 1
	MARCLen_H_3 0 19
	Reserved 20 31
mmIOMMU_MARC_LEN_LO_0 0 0x70 2 0 1
	Reserved 0 11
	MARCLen_L_0 12 31
mmIOMMU_MARC_LEN_LO_1 0 0x76 2 0 1
	Reserved 0 11
	MARCLen_L_1 12 31
mmIOMMU_MARC_LEN_LO_2 0 0x7c 2 0 1
	Reserved 0 11
	MARCLen_L_2 12 31
mmIOMMU_MARC_LEN_LO_3 0 0x82 2 0 1
	Reserved 0 11
	MARCLen_L_3 12 31
mmIOMMU_MARC_RELOC_HI_0 0 0x6f 2 0 1
	MARCRelocAddr_H_0 0 19
	Reserved 20 31
mmIOMMU_MARC_RELOC_HI_1 0 0x75 2 0 1
	MARCRelocAddr_H_1 0 19
	Reserved 20 31
mmIOMMU_MARC_RELOC_HI_2 0 0x7b 2 0 1
	MARCRelocAddr_H_2 0 19
	Reserved 20 31
mmIOMMU_MARC_RELOC_HI_3 0 0x81 2 0 1
	MARCRelocAddr_H_3 0 19
	Reserved 20 31
mmIOMMU_MARC_RELOC_LO_0 0 0x6e 4 0 1
	MARCEnable_0 0 0
	MARCReadOnly_0 1 1
	Reserved 2 11
	MARCRelocAddr_L_0 12 31
mmIOMMU_MARC_RELOC_LO_1 0 0x74 4 0 1
	MARCEnable_1 0 0
	MARCReadOnly_1 1 1
	Reserved 2 11
	MARCRelocAddr_L_1 12 31
mmIOMMU_MARC_RELOC_LO_2 0 0x7a 4 0 1
	MARCEnable_2 0 0
	MARCReadOnly_2 1 1
	Reserved 2 11
	MARCRelocAddr_L_2 12 31
mmIOMMU_MARC_RELOC_LO_3 0 0x80 4 0 1
	MARCEnable_3 0 0
	MARCReadOnly_3 1 1
	Reserved 2 11
	MARCRelocAddr_L_3 12 31
mmIOMMU_MMIO_CAP_MISC 0 0x40 3 0 1
	IOMMU_MSI_NUM 0 4
	Reserved1 5 26
	IOMMU_MSI_NUM_PPR 27 31
mmIOMMU_MMIO_CAP_MISC_1 0 0x41 2 0 1
	IOMMU_MSI_NUM_GA 0 4
	Reserved 5 31
mmIOMMU_MMIO_CMD_BASE_0 0 0x2 2 0 0
	Reserved1 0 11
	COM_BASE_LO 12 31
mmIOMMU_MMIO_CMD_BASE_1 0 0x3 4 0 0
	COM_BASE_HI 0 19
	Reserved1 20 23
	COM_LEN 24 27
	Reserved0 28 31
mmIOMMU_MMIO_CMD_BUF_HDPTR_0 0 0x7ec 3 0 1
	Reserved0 0 3
	CMD_HDPTR 4 18
	Reserved1 19 31
mmIOMMU_MMIO_CMD_BUF_HDPTR_1 0 0x7ed 1 0 1
	Reserved0 0 31
mmIOMMU_MMIO_CMD_BUF_TAILPTR_0 0 0x7ee 3 0 1
	Reserved0 0 3
	CMD_TAILPTR 4 18
	Reserved1 19 31
mmIOMMU_MMIO_CMD_BUF_TAILPTR_1 0 0x7ef 1 0 1
	Reserved0 0 31
mmIOMMU_MMIO_CNTRL_0 0 0x6 23 0 0
	IOMMU_EN 0 0
	HT_TUN_EN 1 1
	EVENT_LOG_EN 2 2
	EVENT_INT_EN 3 3
	COM_WAIT_INTEN 4 4
	INV_TIMEOUT 5 7
	PASS_PW 8 8
	RES_PASS_PW 9 9
	COHERENT 10 10
	ISOC 11 11
	CMD_BUF_EN 12 12
	PPR_LOG_EN 13 13
	PPR_INT_EN 14 14
	PPR_EN 15 15
	GT_EN 16 16
	GA_EN 17 17
	TLPT 18 21
	SMIF_EN 22 22
	SMIF_LOG_EN 24 24
	GAM_EN 25 27
	GA_LOG_EN 28 28
	GA_INT_EN 29 29
	PPRQ 30 31
mmIOMMU_MMIO_CNTRL_1 0 0x7 14 0 0
	EVENTQ 0 1
	DTE_SEG_EN 2 3
	Reserved1 4 4
	PRIV_ABORT_EN 5 6
	PPR_Auto_resp_en 7 7
	MARC_en 8 8
	Block_StopMark_En 9 9
	PPR_Auto_resp_AON 10 10
	DVM_DOMAIN_PNE 11 11
	DVM_ERR_EN 12 12
	EPH_EN 13 13
	HW_Prefetch_AD 14 15
	V2_HD_Dis 16 16
	Reserved0 17 31
mmIOMMU_MMIO_CONTROL_W 0 0x47 3 0 1
	Reserved0 0 12
	GMC_IOMMU_BYPASS 13 13
	Reserved1 14 31
mmIOMMU_MMIO_COUNTER_BANK_0_CNT_0_0 0 0xf2e0 1 0 2
	ICOUNTER_0_0_LO 0 31
mmIOMMU_MMIO_COUNTER_BANK_0_CNT_0_1 0 0xf2e1 2 0 2
	ICOUNTER_0_0_HI 0 15
	Reserved 16 31
mmIOMMU_MMIO_COUNTER_BANK_0_CNT_1_0 0 0xf320 1 0 2
	ICOUNTER_0_1_LO 0 31
mmIOMMU_MMIO_COUNTER_BANK_0_CNT_1_1 0 0xf321 2 0 2
	ICOUNTER_0_1_HI 0 15
	Reserved 16 31
mmIOMMU_MMIO_COUNTER_BANK_0_CNT_2_0 0 0xf360 1 0 2
	ICOUNTER_0_2_LO 0 31
mmIOMMU_MMIO_COUNTER_BANK_0_CNT_2_1 0 0xf361 2 0 2
	ICOUNTER_0_2_HI 0 15
	Reserved 16 31
mmIOMMU_MMIO_COUNTER_BANK_0_CNT_3_0 0 0xf3a0 1 0 2
	ICOUNTER_0_3_LO 0 31
mmIOMMU_MMIO_COUNTER_BANK_0_CNT_3_1 0 0xf3a1 2 0 2
	ICOUNTER_0_3_HI 0 15
	Reserved 16 31
mmIOMMU_MMIO_COUNTER_BANK_1_CNT_0_0 0 0x0 1 0 3
	ICOUNTER_1_0_LO 0 31
mmIOMMU_MMIO_COUNTER_BANK_1_CNT_0_1 0 0x1 2 0 3
	ICOUNTER_1_0_HI 0 15
	Reserved 16 31
mmIOMMU_MMIO_COUNTER_BANK_1_CNT_1_0 0 0x40 1 0 3
	ICOUNTER_1_1_LO 0 31
mmIOMMU_MMIO_COUNTER_BANK_1_CNT_1_1 0 0x41 2 0 3
	ICOUNTER_1_1_HI 0 15
	Reserved 16 31
mmIOMMU_MMIO_COUNTER_BANK_1_CNT_2_0 0 0x80 1 0 3
	ICOUNTER_1_2_LO 0 31
mmIOMMU_MMIO_COUNTER_BANK_1_CNT_2_1 0 0x81 2 0 3
	ICOUNTER_1_2_HI 0 15
	Reserved 16 31
mmIOMMU_MMIO_COUNTER_BANK_1_CNT_3_0 0 0xc0 1 0 3
	ICOUNTER_1_3_LO 0 31
mmIOMMU_MMIO_COUNTER_BANK_1_CNT_3_1 0 0xc1 2 0 3
	ICOUNTER_1_3_HI 0 15
	Reserved 16 31
mmIOMMU_MMIO_COUNTER_CONFIG_0 0 0x2e0 5 0 2
	Reserved0 0 6
	N_COUNTER 7 10
	Reserved1 11 11
	N_COUNTER_BANKS 12 17
	Reserved2 18 31
mmIOMMU_MMIO_COUNTER_CONFIG_1 0 0x2e1 1 0 2
	Reserved0 0 31
mmIOMMU_MMIO_COUNTER_DEVID_BANK_LOCK_0 0 0x2e6 1 0 2
	DEVID_LOCK_LO 0 31
mmIOMMU_MMIO_COUNTER_DEVID_BANK_LOCK_1 0 0x2e7 1 0 2
	DEVID_LOCK_HI 0 31
mmIOMMU_MMIO_COUNTER_DOMAIN_BANK_LOCK_0 0 0x2e4 1 0 2
	DOMAIN_LOCK_LO 0 31
mmIOMMU_MMIO_COUNTER_DOMAIN_BANK_LOCK_1 0 0x2e5 1 0 2
	DOMAIN_LOCK_HI 0 31
mmIOMMU_MMIO_COUNTER_PASID_BANK_LOCK_0 0 0x2e2 1 0 2
	PASID_LOCK_LO 0 31
mmIOMMU_MMIO_COUNTER_PASID_BANK_LOCK_1 0 0x2e3 1 0 2
	PASID_LOCK_HI 0 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_0_0 0 0xf2ea 1 0 2
	EVENT_NOTE_0_0_LO 0 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_0_1 0 0xf2eb 3 0 2
	EVENT_NOTE_0_0_HI 0 19
	Reserved0 20 30
	CERE_0_0 31 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_1_0 0 0xf32a 1 0 2
	EVENT_NOTE_0_1_LO 0 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_1_1 0 0xf32b 3 0 2
	EVENT_NOTE_0_1_HI 0 19
	Reserved0 20 30
	CERE_0_1 31 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_2_0 0 0xf36a 1 0 2
	EVENT_NOTE_0_2_LO 0 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_2_1 0 0xf36b 3 0 2
	EVENT_NOTE_0_2_HI 0 19
	Reserved0 20 30
	CERE_0_2 31 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_3_0 0 0xf3aa 1 0 2
	EVENT_NOTE_0_3_LO 0 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_3_1 0 0xf3ab 3 0 2
	EVENT_NOTE_0_3_HI 0 19
	Reserved0 20 30
	CERE_0_3 31 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_0_0 0 0xa 1 0 3
	EVENT_NOTE_1_0_LO 0 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_0_1 0 0xb 3 0 3
	EVENT_NOTE_1_0_HI 0 19
	Reserved0 20 30
	CERE_1_0 31 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_1_0 0 0x4a 1 0 3
	EVENT_NOTE_1_1_LO 0 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_1_1 0 0x4b 3 0 3
	EVENT_NOTE_1_1_HI 0 19
	Reserved0 20 30
	CERE_1_1 31 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_2_0 0 0x8a 1 0 3
	EVENT_NOTE_1_2_LO 0 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_2_1 0 0x8b 3 0 3
	EVENT_NOTE_1_2_HI 0 19
	Reserved0 20 30
	CERE_1_2 31 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_3_0 0 0xca 1 0 3
	EVENT_NOTE_1_3_LO 0 31
mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_3_1 0 0xcb 3 0 3
	EVENT_NOTE_1_3_HI 0 19
	Reserved0 20 30
	CERE_1_3 31 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_0_0 0 0xf2e2 4 0 2
	CSOURCE_0_0 0 7
	Reserved1 8 29
	COUNT_UNITS_0_0 30 30
	CAC_0_0 31 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_0_1 0 0xf2e3 1 0 2
	Reserved0 0 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_1_0 0 0xf322 4 0 2
	CSOURCE_0_1 0 7
	Reserved1 8 29
	COUNT_UNITS_0_1 30 30
	CAC_0_1 31 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_1_1 0 0xf323 1 0 2
	Reserved0 0 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_2_0 0 0xf362 4 0 2
	CSOURCE_0_2 0 7
	Reserved1 8 29
	COUNT_UNITS_0_2 30 30
	CAC_0_2 31 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_2_1 0 0xf363 1 0 2
	Reserved0 0 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_3_0 0 0xf3a2 4 0 2
	CSOURCE_0_3 0 7
	Reserved1 8 29
	COUNT_UNITS_0_3 30 30
	CAC_0_3 31 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_3_1 0 0xf3a3 1 0 2
	Reserved0 0 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_0_0 0 0x2 4 0 3
	CSOURCE_1_0 0 7
	Reserved1 8 29
	COUNT_UNITS_1_0 30 30
	CAC_1_0 31 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_0_1 0 0x3 1 0 3
	Reserved0 0 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_1_0 0 0x42 4 0 3
	CSOURCE_1_1 0 7
	Reserved1 8 29
	COUNT_UNITS_1_1 30 30
	CAC_1_1 31 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_1_1 0 0x43 1 0 3
	Reserved0 0 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_2_0 0 0x82 4 0 3
	CSOURCE_1_2 0 7
	Reserved1 8 29
	COUNT_UNITS_1_2 30 30
	CAC_1_2 31 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_2_1 0 0x83 1 0 3
	Reserved0 0 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_3_0 0 0xc2 4 0 3
	CSOURCE_1_3 0 7
	Reserved1 8 29
	COUNT_UNITS_1_3 30 30
	CAC_1_3 31 31
mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_3_1 0 0xc3 1 0 3
	Reserved0 0 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_0_0 0 0xf2e8 3 0 2
	DEVICEID_MATCH_0_0 0 15
	Reserved1 16 30
	DIDMEN_0_0 31 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_0_1 0 0xf2e9 2 0 2
	DEVICEID_MASK_0_0 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_1_0 0 0xf328 3 0 2
	DEVICEID_MATCH_0_1 0 15
	Reserved1 16 30
	DIDMEN_0_1 31 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_1_1 0 0xf329 2 0 2
	DEVICEID_MASK_0_1 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_2_0 0 0xf368 3 0 2
	DEVICEID_MATCH_0_2 0 15
	Reserved1 16 30
	DIDMEN_0_2 31 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_2_1 0 0xf369 2 0 2
	DEVICEID_MASK_0_2 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_3_0 0 0xf3a8 3 0 2
	DEVICEID_MATCH_0_3 0 15
	Reserved1 16 30
	DIDMEN_0_3 31 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_3_1 0 0xf3a9 2 0 2
	DEVICEID_MASK_0_3 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_0_0 0 0x8 3 0 3
	DEVICEID_MATCH_1_0 0 15
	Reserved1 16 30
	DIDMEN_1_0 31 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_0_1 0 0x9 2 0 3
	DEVICEID_MASK_1_0 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_1_0 0 0x48 3 0 3
	DEVICEID_MATCH_1_1 0 15
	Reserved1 16 30
	DIDMEN_1_1 31 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_1_1 0 0x49 2 0 3
	DEVICEID_MASK_1_1 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_2_0 0 0x88 3 0 3
	DEVICEID_MATCH_1_2 0 15
	Reserved1 16 30
	DIDMEN_1_2 31 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_2_1 0 0x89 2 0 3
	DEVICEID_MASK_1_2 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_3_0 0 0xc8 3 0 3
	DEVICEID_MATCH_1_3 0 15
	Reserved1 16 30
	DIDMEN_1_3 31 31
mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_3_1 0 0xc9 2 0 3
	DEVICEID_MASK_1_3 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DEVTBL_1_BASE_0 0 0x2c 3 0 1
	DEV_TBL_1_SIZE 0 8
	Reserved1 9 11
	DEV_TBL_1_BASE_LO 12 31
mmIOMMU_MMIO_DEVTBL_1_BASE_1 0 0x2d 2 0 1
	DEV_TBL_1_BASE_HI 0 19
	Reserved0 20 31
mmIOMMU_MMIO_DEVTBL_2_BASE_0 0 0x2e 3 0 1
	DEV_TBL_2_SIZE 0 8
	Reserved1 9 11
	DEV_TBL_2_BASE_LO 12 31
mmIOMMU_MMIO_DEVTBL_2_BASE_1 0 0x2f 2 0 1
	DEV_TBL_2_BASE_HI 0 19
	Reserved0 20 31
mmIOMMU_MMIO_DEVTBL_3_BASE_0 0 0x30 3 0 1
	DEV_TBL_3_SIZE 0 8
	Reserved1 9 11
	DEV_TBL_3_BASE_LO 12 31
mmIOMMU_MMIO_DEVTBL_3_BASE_1 0 0x31 2 0 1
	DEV_TBL_3_BASE_HI 0 19
	Reserved0 20 31
mmIOMMU_MMIO_DEVTBL_4_BASE_0 0 0x32 3 0 1
	DEV_TBL_4_SIZE 0 8
	Reserved1 9 11
	DEV_TBL_4_BASE_LO 12 31
mmIOMMU_MMIO_DEVTBL_4_BASE_1 0 0x33 2 0 1
	DEV_TBL_4_BASE_HI 0 19
	Reserved0 20 31
mmIOMMU_MMIO_DEVTBL_5_BASE_0 0 0x34 3 0 1
	DEV_TBL_5_SIZE 0 8
	Reserved1 9 11
	DEV_TBL_5_BASE_LO 12 31
mmIOMMU_MMIO_DEVTBL_5_BASE_1 0 0x35 2 0 1
	DEV_TBL_5_BASE_HI 0 19
	Reserved0 20 31
mmIOMMU_MMIO_DEVTBL_6_BASE_0 0 0x36 3 0 1
	DEV_TBL_6_SIZE 0 8
	Reserved1 9 11
	DEV_TBL_6_BASE_LO 12 31
mmIOMMU_MMIO_DEVTBL_6_BASE_1 0 0x37 2 0 1
	DEV_TBL_6_BASE_HI 0 19
	Reserved0 20 31
mmIOMMU_MMIO_DEVTBL_7_BASE_0 0 0x38 3 0 1
	DEV_TBL_7_SIZE 0 8
	Reserved1 9 11
	DEV_TBL_7_BASE_LO 12 31
mmIOMMU_MMIO_DEVTBL_7_BASE_1 0 0x39 2 0 1
	DEV_TBL_7_BASE_HI 0 19
	Reserved0 20 31
mmIOMMU_MMIO_DEVTBL_BASE_0 0 0x0 3 0 0
	DEV_TBL_SIZE 0 8
	Reserved1 9 11
	DEV_TBL_BASE_LO 12 31
mmIOMMU_MMIO_DEVTBL_BASE_1 0 0x1 2 0 0
	DEV_TBL_BASE_HI 0 19
	Reserved0 20 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_0_0 0 0xf2e6 3 0 2
	DOMAIN_MATCH_0_0 0 15
	Reserved1 16 30
	DOMMEN_0_0 31 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_0_1 0 0xf2e7 2 0 2
	DOMAIN_MASK_0_0 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_1_0 0 0xf326 3 0 2
	DOMAIN_MATCH_0_1 0 15
	Reserved1 16 30
	DOMMEN_0_1 31 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_1_1 0 0xf327 2 0 2
	DOMAIN_MASK_0_1 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_2_0 0 0xf366 3 0 2
	DOMAIN_MATCH_0_2 0 15
	Reserved1 16 30
	DOMMEN_0_2 31 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_2_1 0 0xf367 2 0 2
	DOMAIN_MASK_0_2 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_3_0 0 0xf3a6 3 0 2
	DOMAIN_MATCH_0_3 0 15
	Reserved1 16 30
	DOMMEN_0_3 31 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_3_1 0 0xf3a7 2 0 2
	DOMAIN_MASK_0_3 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_0_0 0 0x6 3 0 3
	DOMAIN_MATCH_1_0 0 15
	Reserved1 16 30
	DOMMEN_1_0 31 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_0_1 0 0x7 2 0 3
	DOMAIN_MASK_1_0 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_1_0 0 0x46 3 0 3
	DOMAIN_MATCH_1_1 0 15
	Reserved1 16 30
	DOMMEN_1_1 31 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_1_1 0 0x47 2 0 3
	DOMAIN_MASK_1_1 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_2_0 0 0x86 3 0 3
	DOMAIN_MATCH_1_2 0 15
	Reserved1 16 30
	DOMMEN_1_2 31 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_2_1 0 0x87 2 0 3
	DOMAIN_MASK_1_2 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_3_0 0 0xc6 3 0 3
	DOMAIN_MATCH_1_3 0 15
	Reserved1 16 30
	DOMMEN_1_3 31 31
mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_3_1 0 0xc7 2 0 3
	DOMAIN_MASK_1_3 0 15
	Reserved0 16 31
mmIOMMU_MMIO_DSCX 0 0x3c 3 0 1
	DSCX_CNTRL 0 23
	REVISION_MINOR 24 27
	REVISION_MAJOR 28 31
mmIOMMU_MMIO_DSFX 0 0x3a 3 0 1
	DSFXSup 0 23
	REVISION_MINOR 24 27
	REVISION_MAJOR 28 31
mmIOMMU_MMIO_DSSX 0 0x3e 3 0 1
	DSSX_status 0 23
	REVISION_MINOR 24 27
	REVISION_MAJOR 28 31
mmIOMMU_MMIO_EFR_0 0 0xc 21 0 0
	PREF_SUP 0 0
	PPR_SUP 1 1
	XT_SUP 2 2
	NX_SUP 3 3
	GT_SUP 4 4
	Reserved 5 5
	IA_SUP 6 6
	GA_SUP 7 7
	HE_SUP 8 8
	PC_SUP 9 9
	HATS 10 11
	GATS 12 13
	GLX_SUP 14 15
	SMIF_SUP 16 17
	SMIF_RC 18 20
	GAM_SUP 21 23
	PPRF 24 25
	GAF 26 27
	EVENTF 28 29
	DVM_ERR_SUP 30 30
	Reserved1 31 31
mmIOMMU_MMIO_EFR_1 0 0xd 19 0 0
	PAS_MAX 0 3
	Reserved1 4 4
	US_SUP 5 5
	DTE_seg 6 7
	PPR_OVERFLOW_EARLY_SUP 8 8
	PPR_AUTORESP_SUP 9 9
	MARCnum 10 11
	BLOCK_STOPMARK_SUP 12 12
	GMC_IOMMU_BYPASS_SUP 13 13
	MMIO_MSI_CAP_SUP 14 14
	SNOOP_ATTRS_SUP 15 15
	GIo_SUP 16 16
	HA_SUP 17 17
	EPH_SUP 18 18
	ATTRFW_SUP 19 19
	HD_SUP 20 20
	V2_HD_DIS_SUP 21 21
	InvIotlbTypeSup 22 22
	Reserved0 23 31
mmIOMMU_MMIO_EVENT_BASE_0 0 0x4 2 0 0
	Reserved1 0 11
	EVENT_BASE_LO 12 31
mmIOMMU_MMIO_EVENT_BASE_1 0 0x5 4 0 0
	EVENT_BASE_HI 0 19
	Reserved1 20 23
	EVENT_LEN 24 27
	Reserved0 28 31
mmIOMMU_MMIO_EVENT_BUF_HDPTR_0 0 0x7f0 3 0 1
	Reserved0 0 3
	EVENT_HDPTR 4 18
	Reserved1 19 31
mmIOMMU_MMIO_EVENT_BUF_HDPTR_1 0 0x7f1 1 0 1
	Reserved0 0 31
mmIOMMU_MMIO_EVENT_BUF_TAILPTR_0 0 0x7f2 3 0 1
	Reserved0 0 3
	EVENT_TAILPTR 4 18
	Reserved1 19 31
mmIOMMU_MMIO_EVENT_BUF_TAILPTR_1 0 0x7f3 1 0 1
	Reserved0 0 31
mmIOMMU_MMIO_EVENT_B_BASE_0 0 0x2a 2 0 1
	Reserved1 0 11
	EVENT_B_BASE_LO 12 31
mmIOMMU_MMIO_EVENT_B_BASE_1 0 0x2b 4 0 1
	EVENT_B_BASE_HI 0 19
	Reserved1 20 23
	EVENT_B_LEN 24 27
	Reserved0 28 31
mmIOMMU_MMIO_EVENT_B_BUF_HDPTR_0 0 0x808 3 0 1
	Reserved0 0 3
	EVENT_B_HDPTR 4 18
	Reserved1 19 31
mmIOMMU_MMIO_EVENT_B_BUF_HDPTR_1 0 0x809 1 0 1
	Reserved0 0 31
mmIOMMU_MMIO_EVENT_B_BUF_TAILPTR_0 0 0x80a 3 0 1
	Reserved0 0 3
	EVENT_B_TAILPTR 4 18
	Reserved1 19 31
mmIOMMU_MMIO_EVENT_B_BUF_TAILPTR_1 0 0x80b 1 0 1
	Reserved0 0 31
mmIOMMU_MMIO_EXCL_BASE_0 0 0x8 4 0 0
	EX_EN 0 0
	EX_ALLOW 1 1
	Reserved0 2 11
	EXCL_BASE_LO 12 31
mmIOMMU_MMIO_EXCL_BASE_1 0 0x9 2 0 0
	EXCL_BASE_HI 0 19
	Reserved0 20 31
mmIOMMU_MMIO_EXCL_LIM_0 0 0xa 2 0 0
	Reserved0 0 11
	EXCL_LIMIT_LO 12 31
mmIOMMU_MMIO_EXCL_LIM_1 0 0xb 2 0 0
	EXCL_LIMIT_HI 0 19
	Reserved0 20 31
mmIOMMU_MMIO_GA_BUF_HDPTR_0 0 0x7fc 3 0 1
	Reserved0 0 2
	GA_HDPTR 3 15
	Reserved1 16 31
mmIOMMU_MMIO_GA_BUF_HDPTR_1 0 0x7fd 1 0 1
	Reserved0 0 31
mmIOMMU_MMIO_GA_BUF_TAILPTR_0 0 0x7fe 3 0 1
	Reserved0 0 2
	GA_TAILPTR 3 15
	Reserved1 16 31
mmIOMMU_MMIO_GA_BUF_TAILPTR_1 0 0x7ff 1 0 1
	Reserved0 0 31
mmIOMMU_MMIO_GA_LOG_BASE_0 0 0x24 1 0 1
	GA_LOG_BASE_LO 12 31
mmIOMMU_MMIO_GA_LOG_BASE_1 0 0x25 2 0 1
	GA_LOG_BASE_HI 0 19
	GA_LOG_LEN 24 27
mmIOMMU_MMIO_GA_LOG_TAILPTR_ADDR_0 0 0x26 1 0 1
	GA_LOG_TAILPTR_ADDR_LO 3 31
mmIOMMU_MMIO_GA_LOG_TAILPTR_ADDR_1 0 0x27 1 0 1
	GA_LOG_TAILPTR_ADDR_HI 0 19
mmIOMMU_MMIO_HW_ERR_LOWER_0 0 0x12 1 0 0
	SECOND_EV_CODE_LO 0 31
mmIOMMU_MMIO_HW_ERR_LOWER_1 0 0x13 1 0 0
	SECOND_EV_CODE_HI 0 31
mmIOMMU_MMIO_HW_ERR_STATUS_0 0 0x0 3 0 1
	HEV 0 0
	HEO 1 1
	Reserved 2 31
mmIOMMU_MMIO_HW_ERR_STATUS_1 0 0x1 1 0 1
	Reserved 0 31
mmIOMMU_MMIO_HW_ERR_UPPER_0 0 0x10 1 0 0
	FIRST_EV_CODE_LO 0 31
mmIOMMU_MMIO_HW_ERR_UPPER_1 0 0x11 2 0 0
	FIRST_EV_CODE_HI 0 27
	EV_CODE 28 31
mmIOMMU_MMIO_MSI_ADDR_HI 0 0x44 1 0 1
	MSI_ADDR_HI 0 31
mmIOMMU_MMIO_MSI_ADDR_LO 0 0x43 2 0 1
	Reserved 0 1
	MSI_ADDR_LO 2 31
mmIOMMU_MMIO_MSI_CAP 0 0x42 7 0 1
	MSI_CAP_ID 0 7
	MSI_CAP_PTR 8 15
	MSI_EN 16 16
	MSI_MULT_MESS_CAP 17 19
	MSI_MULT_MESS_EN 20 22
	MSI_64_EN 23 23
	Reserved 24 31
mmIOMMU_MMIO_MSI_DATA 0 0x45 2 0 1
	MSI_DATA 0 15
	Reserved 16 31
mmIOMMU_MMIO_MSI_MAPPING_CAP 0 0x46 6 0 1
	MSI_MAP_CAP_ID 0 7
	MSI_MAP_CAP_PTR 8 15
	MSI_MAP_EN 16 16
	MSI_MAP_FIXD 17 17
	MSI_MAP_RSV 18 26
	MSI_MAP_CAP_TYPE 27 31
mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_0_0 0 0xf2e4 3 0 2
	PASID_MATCH_0_0 0 15
	Reserved1 16 30
	PASMEN_0_0 31 31
mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_0_1 0 0xf2e5 2 0 2
	PASID_MASK_0_0 0 15
	Reserved0 16 31
mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_1_0 0 0xf324 3 0 2
	PASID_MATCH_0_1 0 15
	Reserved1 16 30
	PASMEN_0_1 31 31
mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_1_1 0 0xf325 2 0 2
	PASID_MASK_0_1 0 15
	Reserved0 16 31
mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_2_0 0 0xf364 3 0 2
	PASID_MATCH_0_2 0 15
	Reserved1 16 30
	PASMEN_0_2 31 31
mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_2_1 0 0xf365 2 0 2
	PASID_MASK_0_2 0 15
	Reserved0 16 31
mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_3_0 0 0xf3a4 3 0 2
	PASID_MATCH_0_3 0 15
	Reserved1 16 30
	PASMEN_0_3 31 31
mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_3_1 0 0xf3a5 2 0 2
	PASID_MASK_0_3 0 15
	Reserved0 16 31
mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_0_0 0 0x4 3 0 3
	PASID_MATCH_1_0 0 15
	Reserved1 16 30
	PASMEN_1_0 31 31
mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_0_1 0 0x5 2 0 3
	PASID_MASK_1_0 0 15
	Reserved0 16 31
mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_1_0 0 0x44 3 0 3
	PASID_MATCH_1_1 0 15
	Reserved1 16 30
	PASMEN_1_1 31 31
mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_1_1 0 0x45 2 0 3
	PASID_MASK_1_1 0 15
	Reserved0 16 31
mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_2_0 0 0x84 3 0 3
	PASID_MATCH_1_2 0 15
	Reserved1 16 30
	PASMEN_1_2 31 31
mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_2_1 0 0x85 2 0 3
	PASID_MASK_1_2 0 15
	Reserved0 16 31
mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_3_0 0 0xc4 3 0 3
	PASID_MATCH_1_3 0 15
	Reserved1 16 30
	PASMEN_1_3 31 31
mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_3_1 0 0xc5 2 0 3
	PASID_MASK_1_3 0 15
	Reserved0 16 31
mmIOMMU_MMIO_PPR_AUTORESP_0 0 0x80c 3 0 1
	PPR_Auto_resp_code 0 3
	PPR_Auto_resp_mask_gn 4 4
	Reserved0 5 31
mmIOMMU_MMIO_PPR_BASE_0 0 0xe 2 0 0
	Reserved1 0 11
	PPR_BASE_LO 12 31
mmIOMMU_MMIO_PPR_BASE_1 0 0xf 4 0 0
	PPR_BASE_HI 0 19
	Reserved1 20 23
	PPR_LEN 24 27
	Reserved0 28 31
mmIOMMU_MMIO_PPR_BUF_HDPTR_0 0 0x7f8 3 0 1
	Reserved0 0 3
	PPR_HDPTR 4 18
	Reserved1 19 31
mmIOMMU_MMIO_PPR_BUF_HDPTR_1 0 0x7f9 1 0 1
	Reserved0 0 31
mmIOMMU_MMIO_PPR_BUF_TAILPTR_0 0 0x7fa 3 0 1
	Reserved0 0 3
	PPR_TAILPTR 4 18
	Reserved1 19 31
mmIOMMU_MMIO_PPR_BUF_TAILPTR_1 0 0x7fb 1 0 1
	Reserved0 0 31
mmIOMMU_MMIO_PPR_B_BASE_0 0 0x28 2 0 1
	Reserved1 0 11
	PPR_B_BASE_LO 12 31
mmIOMMU_MMIO_PPR_B_BASE_1 0 0x29 4 0 1
	PPR_B_BASE_HI 0 19
	Reserved1 20 23
	PPR_B_LEN 24 27
	Reserved0 28 31
mmIOMMU_MMIO_PPR_B_BUF_HDPTR_0 0 0x800 3 0 1
	Reserved0 0 3
	PPR_B_HDPTR 4 18
	Reserved1 19 31
mmIOMMU_MMIO_PPR_B_BUF_HDPTR_1 0 0x801 1 0 1
	Reserved0 0 31
mmIOMMU_MMIO_PPR_B_BUF_TAILPTR_0 0 0x802 3 0 1
	Reserved0 0 3
	PPR_B_TAILPTR 4 18
	Reserved1 19 31
mmIOMMU_MMIO_PPR_B_BUF_TAILPTR_1 0 0x803 1 0 1
	Reserved0 0 31
mmIOMMU_MMIO_PPR_B_OVERFLOW_EARLY_0 0 0x810 4 0 1
	PPR_B_Overflow_early_threshold 0 14
	Reserved0 15 29
	PPR_B_Overflow_early_int_en 30 30
	PPR_B_Overflow_early_en 31 31
mmIOMMU_MMIO_PPR_OVERFLOW_EARLY_0 0 0x80e 4 0 1
	PPR_Overflow_early_threshold 0 14
	Reserved0 15 29
	PPR_Overflow_early_int_en 30 30
	PPR_Overflow_early_en 31 31
mmIOMMU_MMIO_STATUS_0 0 0x7f4 19 0 1
	EVENT_OVERFLOW 0 0
	EVENT_LOGINT 1 1
	COMWAIT_INT 2 2
	EVENT_LOGRUN 3 3
	CMD_BUFRUN 4 4
	PPR_OVERFLOW 5 5
	PPR_INT 6 6
	PPR_RUN 7 7
	GA_RUN 8 8
	GA_OVERFLOW 9 9
	GA_INT 10 10
	PPR_B_OVERFLOW 11 11
	PPR_BUF_ACTIVE 12 12
	Reserved0 13 14
	EVENT_B_OVERFLOW 15 15
	EVENT_BUF_ACTIVE 16 16
	PPR_B_OVERFLOW_EARLY 17 17
	PPR_OVERFLOW_EARLY 18 18
	Reserved1 19 31
mmIOMMU_MMIO_STATUS_1 0 0x7f5 1 0 1
	Reserved0 0 31
mmLTR_MSG_INFO_FROM_EP 0 0x54 1 0 2
	LTR_MSG_INFO_FROM_EP 0 31
mmMAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
mmMAILBOX_INDEX 0 0x135 1 0 2
	MAILBOX_INDEX 0 4
mmMAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
mmMAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
mmMAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
mmMAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
mmMAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
mmMAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
mmMAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
mmMAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
mmMAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
mmMEM_TYPE_CNTL 0 0x111 1 0 2
	BF_MEM_PHY_G5_G3 0 0
mmMM_CFGREGS_CNTL 0 0xee 3 0 2
	MM_CFG_FUNC_SEL 0 2
	MM_CFG_DEV_SEL 6 7
	MM_WR_TO_CFG_EN 31 31
mmMM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
mmMM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
mmMM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
mmNGDC_RESERVED_0 0 0x1cb 1 0 2
	RESERVED 0 31
mmNGDC_RESERVED_1 0 0x1cc 1 0 2
	RESERVED 0 31
mmNGDC_SDP_PORT_CTRL 0 0x1c2 1 0 2
	SDP_DISCON_HYSTERESIS 0 5
mmNGDC_SDP_PORT_CTRL_SOCCLK 0 0x1cd 1 0 2
	SDP_DISCON_HYSTERESIS_SOCCLK 0 5
mmPCIEP_STRAP_MISC 0 0x53 1 0 2
	STRAP_MULTI_FUNC_EN 10 10
mmPCIE_DATA 0 0xd 1 0 0
	PCIE_DATA 0 31
mmPCIE_DATA2 0 0xf 1 0 0
	PCIE_DATA2 0 31
mmPCIE_ERR_CNTL 0 0x4f 4 0 2
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	AER_HDR_LOG_F0_TIMER_EXPIRED 11 11
	SEND_ERR_MSG_IMMEDIATELY 17 17
mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0x33 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0x34 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0x34 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0x34 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0x34 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0x35 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0x35 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0x35 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0 0 0x2d 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1 0 0x2d 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2 0 0x2d 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3 0 0x2d 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4 0 0x2e 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5 0 0x2e 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6 0 0x2e 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7 0 0x2e 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
mmPCIE_INDEX 0 0xc 1 0 0
	PCIE_INDEX 0 31
mmPCIE_INDEX2 0 0xe 1 0 0
	PCIE_INDEX2 0 31
mmPCIE_LC_CNTL2 0 0x52 1 0 2
	LC_LINK_BW_NOTIFICATION_DIS 27 27
mmPCIE_LC_SPEED_CNTL 0 0x51 2 0 2
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
mmPCIE_RX_CNTL 0 0x50 5 0 2
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
mmport_a_addr 0 0x1ac 3 0 1
	Index 0 7
	Reserved 8 30
	ReadEnable 31 31
mmport_a_data_hi 0 0x1ae 1 0 1
	Data 0 31
mmport_a_data_lo 0 0x1ad 1 0 1
	Data 0 31
mmport_b_addr 0 0x1af 3 0 1
	Index 0 7
	Reserved 8 30
	ReadEnable 31 31
mmport_b_data_hi 0 0x1b1 1 0 1
	Data 0 31
mmport_b_data_lo 0 0x1b0 1 0 1
	Data 0 31
mmport_c_addr 0 0x1b2 3 0 1
	Index 0 7
	Reserved 8 30
	ReadEnable 31 31
mmport_c_data_hi 0 0x1b4 1 0 1
	Data 0 31
mmport_c_data_lo 0 0x1b3 1 0 1
	Data 0 31
mmport_d_addr 0 0x1b5 3 0 1
	Index 0 7
	Reserved 8 30
	ReadEnable 31 31
mmport_d_data_hi 0 0x1b7 1 0 1
	Data 0 31
mmport_d_data_lo 0 0x1b6 1 0 1
	Data 0 31
mmRCC_BACO_CNTL_MISC 0 0x87 2 0 2
	BIF_ROM_REQ_DIS 0 0
	BIF_AZ_REQ_DIS 1 1
mmRCC_BUSNUM_CNTL1 0 0xcc 1 0 2
	ID_MASK 0 7
mmRCC_BUSNUM_CNTL2 0 0xcf 4 0 2
	AUTOUPDATE_SEL 0 7
	AUTOUPDATE_EN 8 8
	HDPREG_CNTL 16 16
	ERROR_MULTIPLE_ID_MATCH 17 17
mmRCC_BUSNUM_LIST0 0 0xcd 4 0 2
	ID0 0 7
	ID1 8 15
	ID2 16 23
	ID3 24 31
mmRCC_BUSNUM_LIST1 0 0xce 4 0 2
	ID4 0 7
	ID5 8 15
	ID6 16 23
	ID7 24 31
mmRCC_BUS_CNTL 0 0xc1 19 0 2
	PMI_IO_DIS 2 2
	PMI_MEM_DIS 3 3
	PMI_BM_DIS 4 4
	PMI_IO_DIS_DN 5 5
	PMI_MEM_DIS_DN 6 6
	PMI_IO_DIS_UP 7 7
	PMI_MEM_DIS_UP 8 8
	ROOT_ERR_LOG_ON_EVENT 12 12
	HOST_CPL_POISONED_LOG_IN_RC 13 13
	DN_SEC_SIG_CPLCA_WITH_EP_ERR 16 16
	DN_SEC_RCV_CPLCA_WITH_EP_ERR 17 17
	DN_SEC_RCV_CPLUR_WITH_EP_ERR 18 18
	DN_PRI_SIG_CPLCA_WITH_EP_ERR 19 19
	DN_PRI_RCV_CPLCA_WITH_EP_ERR 20 20
	DN_PRI_RCV_CPLUR_WITH_EP_ERR 21 21
	MAX_PAYLOAD_SIZE_MODE 24 24
	PRIV_MAX_PAYLOAD_SIZE 25 27
	MAX_READ_REQUEST_SIZE_MODE 28 28
	PRIV_MAX_READ_REQUEST_SIZE 29 31
mmRCC_CAPTURE_HOST_BUSNUM 0 0xd0 1 0 2
	CHECK_EN 0 0
mmRCC_CMN_LINK_CNTL 0 0xde 5 0 2
	BLOCK_PME_ON_L0S_DIS 0 0
	BLOCK_PME_ON_L1_DIS 1 1
	BLOCK_PME_ON_LDN_DIS 2 2
	PM_L1_IDLE_CHECK_DMA_EN 3 3
	VLINK_IN_L1LTR_TIMER 16 31
mmRCC_CONFIG_APER_SIZE 0 0xc7 1 0 2
	APER_SIZE 0 31
mmRCC_CONFIG_CNTL 0 0xc2 3 0 2
	CFG_VGA_RAM_EN 0 0
	GENMO_MONO_ADDRESS_B 2 2
	GRPH_ADRSEL 3 4
mmRCC_CONFIG_F0_BASE 0 0xc6 1 0 2
	F0_BASE 0 31
mmRCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
mmRCC_CONFIG_REG_APER_SIZE 0 0xc8 1 0 2
	REG_APER_SIZE 0 19
mmRCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
mmRCC_DEV0_EPF0_STRAP0 0 0xf 8 0 2
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
mmRCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
mmRCC_EP_REQUESTERID_RESTORE 0 0xdf 2 0 2
	EP_REQID_BUS 0 7
	EP_REQID_DEV 8 12
mmRCC_ERR_INT_CNTL 0 0x86 1 0 2
	INVALID_REG_ACCESS_IN_SRIOV_INT_EN 0 0
mmRCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
mmRCC_FEATURES_CONTROL_MISC 0 0xcb 16 0 2
	UR_PSN_PKT_REPORT_POISON_DIS 4 4
	POST_PSN_ONLY_PKT_REPORT_UR_ALL_DIS 5 5
	POST_PSN_ONLY_PKT_REPORT_UR_PART_DIS 6 6
	INIT_PFFLR_CRS_RET_DIS 7 7
	ATC_PRG_RESP_PASID_UR_EN 8 8
	RX_IGNORE_TRANSMRD_UR 9 9
	RX_IGNORE_TRANSMWR_UR 10 10
	RX_IGNORE_ATSTRANSREQ_UR 11 11
	RX_IGNORE_PAGEREQMSG_UR 12 12
	RX_IGNORE_INVCPL_UR 13 13
	CLR_MSI_X_PENDING_WHEN_DISABLED_DIS 14 14
	CHECK_BME_ON_PENDING_PKT_GEN_DIS 15 15
	PSN_CHECK_ON_PAYLOAD_DIS 16 16
	CLR_MSI_PENDING_ON_MULTIEN_DIS 17 17
	SET_DEVICE_ERR_FOR_ECRC_EN 18 18
	HOST_POISON_FLAG_CHECK_FOR_CHAIN_DIS 19 19
mmRCC_HOST_BUSNUM 0 0xd1 1 0 2
	HOST_ID 0 15
mmRCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
mmRCC_LTR_LSWITCH_CNTL 0 0xe0 1 0 2
	LSWITCH_LATENCY_VALUE 0 9
mmRCC_MH_ARB_CNTL 0 0xe1 2 0 2
	MH_ARB_MODE 0 0
	MH_ARB_FIX_PRIORITY 1 14
mmRCC_PEER0_FB_OFFSET_HI 0 0xd2 1 0 2
	PEER0_FB_OFFSET_HI 0 19
mmRCC_PEER0_FB_OFFSET_LO 0 0xd3 2 0 2
	PEER0_FB_OFFSET_LO 0 19
	PEER0_FB_EN 31 31
mmRCC_PEER1_FB_OFFSET_HI 0 0xd4 1 0 2
	PEER1_FB_OFFSET_HI 0 19
mmRCC_PEER1_FB_OFFSET_LO 0 0xd5 2 0 2
	PEER1_FB_OFFSET_LO 0 19
	PEER1_FB_EN 31 31
mmRCC_PEER2_FB_OFFSET_HI 0 0xd6 1 0 2
	PEER2_FB_OFFSET_HI 0 19
mmRCC_PEER2_FB_OFFSET_LO 0 0xd7 2 0 2
	PEER2_FB_OFFSET_LO 0 19
	PEER2_FB_EN 31 31
mmRCC_PEER3_FB_OFFSET_HI 0 0xd8 1 0 2
	PEER3_FB_OFFSET_HI 0 19
mmRCC_PEER3_FB_OFFSET_LO 0 0xd9 2 0 2
	PEER3_FB_OFFSET_LO 0 19
	PEER3_FB_EN 31 31
mmRCC_PEER_REG_RANGE0 0 0xbe 2 0 2
	START_ADDR 0 15
	END_ADDR 16 31
mmRCC_PEER_REG_RANGE1 0 0xbf 2 0 2
	START_ADDR 0 15
	END_ADDR 16 31
mmRCC_RESET_EN 0 0x88 1 0 2
	DB_APER_RESET_EN 15 15
mmRCC_VDM_SUPPORT 0 0x89 5 0 2
	MCTP_SUPPORT 0 0
	AMPTP_SUPPORT 1 1
	OTHER_VDM_SUPPORT 2 2
	ROUTE_TO_RC_CHECK_IN_RCMODE 3 3
	ROUTE_BROADCAST_CHECK_IN_RCMODE 4 4
mmRCC_XDMA_HI 0 0xca 1 0 2
	BIF_XDMA_UPPER_BOUND 0 30
mmRCC_XDMA_LO 0 0xc9 2 0 2
	BIF_XDMA_LOWER_BOUND 0 30
	BIF_XDMA_APER_EN 31 31
mmREMAP_HDP_MEM_FLUSH_CNTL 0 0x12d 1 0 2
	ADDRESS 2 18
mmREMAP_HDP_REG_FLUSH_CNTL 0 0x12e 1 0 2
	ADDRESS 2 18
mmS2A_MISC_CNTL 0 0x1df 4 0 2
	DOORBELL_64BIT_SUPPORT_SDMA0_DIS 0 0
	DOORBELL_64BIT_SUPPORT_SDMA1_DIS 1 1
	DOORBELL_64BIT_SUPPORT_CP_DIS 2 2
	AXI_HST_CPL_EP_DIS 3 3
mmSBIOS_SCRATCH_0 0 0x34 1 0 1
	SBIOS_SCRATCH_DW 0 31
mmSBIOS_SCRATCH_1 0 0x35 1 0 1
	SBIOS_SCRATCH_DW 0 31
mmSBIOS_SCRATCH_2 0 0x36 1 0 1
	SBIOS_SCRATCH_DW 0 31
mmSBIOS_SCRATCH_3 0 0x37 1 0 1
	SBIOS_SCRATCH_DW 0 31
mmSHUB_REGS_IF_CTL 0 0x1c3 1 0 2
	SHUB_REGS_DROP_NONPF_MMREGREQ_SETERR_DIS 0 0
mmSMI_FILTER_REGISTER_0_0 0 0x4 4 0 1
	SmiDID_0 0 15
	SmiDV_0 16 16
	SmiFLock_0 17 17
	Reserved 18 31
mmSMI_FILTER_REGISTER_0_1 0 0x5 1 0 1
	Reserved 0 31
mmSMI_FILTER_REGISTER_1_0 0 0x6 4 0 1
	SmiDID_1 0 15
	SmiDV_1 16 16
	SmiFLock_1 17 17
	Reserved 18 31
mmSMI_FILTER_REGISTER_1_1 0 0x7 1 0 1
	Reserved 0 31
mmSMI_FILTER_REGISTER_2_0 0 0x8 4 0 1
	SmiDID_2 0 15
	SmiDV_2 16 16
	SmiFLock_2 17 17
	Reserved 18 31
mmSMI_FILTER_REGISTER_2_1 0 0x9 1 0 1
	Reserved 0 31
mmSMI_FILTER_REGISTER_3_0 0 0xa 4 0 1
	SmiDID_3 0 15
	SmiDV_3 16 16
	SmiFLock_3 17 17
	Reserved 18 31
mmSMI_FILTER_REGISTER_3_1 0 0xb 1 0 1
	Reserved 0 31
mmSMU_BIF_VDDGFX_PWR_STATUS 0 0x113 1 0 2
	VDDGFX_GFX_PWR_OFF 0 0
mmSYSHUB_DATA 0 0x9 1 0 0
	DATA 0 31
mmSYSHUB_DATA_OVLP 0 0x9 1 0 0
	SYSHUB_DATA 0 31
mmSYSHUB_INDEX 0 0x8 1 0 0
	INDEX 0 31
mmSYSHUB_INDEX_OVLP 0 0x8 1 0 0
	SYSHUB_OFFSET 0 21
smnCPM_CONTROL 4 0x11180460 20 0 4294967295
	LCLK_DYN_GATE_ENABLE 0 0
	TXCLK_DYN_GATE_ENABLE 1 1
	TXCLK_PERM_GATE_ENABLE 2 2
	TXCLK_LCNT_GATE_ENABLE 5 5
	TXCLK_REGS_GATE_ENABLE 6 6
	TXCLK_PRBS_GATE_ENABLE 7 7
	REFCLK_REGS_GATE_ENABLE 8 8
	LCLK_DYN_GATE_LATENCY 9 10
	TXCLK_DYN_GATE_LATENCY 11 11
	TXCLK_PERM_GATE_LATENCY 12 13
	TXCLK_REGS_GATE_LATENCY 14 14
	REFCLK_REGS_GATE_LATENCY 15 15
	LCLK_GATE_TXCLK_FREE 16 16
	RCVR_DET_CLK_ENABLE 17 17
	FAST_TXCLK_LATENCY 18 20
	REFCLK_XSTCLK_ENABLE 22 22
	REFCLK_XSTCLK_LATENCY 23 23
	CLKREQb_UNGATE_TXCLK_ENABLE 24 24
	LCLK_GATE_ALLOW_IN_L1 25 25
	SPARE_REGS 26 31
smnPCIE_CNTL2 4 0x11180070 19 0 4294967295
	TX_ARB_ROUND_ROBIN_EN 0 0
	TX_ARB_SLV_LIMIT 1 5
	TX_ARB_MST_LIMIT 6 10
	TX_BLOCK_TLP_ON_PM_DIS 11 11
	TX_NP_MEM_WRITE_SWP_ENCODING 12 12
	TX_ATOMIC_OPS_DISABLE 13 13
	TX_ATOMIC_ORDERING_DIS 14 14
	SLV_MEM_LS_EN 16 16
	SLV_MEM_AGGRESSIVE_LS_EN 17 17
	MST_MEM_LS_EN 18 18
	REPLAY_MEM_LS_EN 19 19
	SLV_MEM_SD_EN 20 20
	SLV_MEM_AGGRESSIVE_SD_EN 21 21
	MST_MEM_SD_EN 22 22
	REPLAY_MEM_SD_EN 23 23
	RX_NP_MEM_WRITE_ENCODING 24 28
	SLV_MEM_DS_EN 29 29
	MST_MEM_DS_EN 30 30
	REPLAY_MEM_DS_EN 31 31
smnPCIE_PERF_CNTL_EVENT0_PORT_SEL 4 0x1118024c 7 0 4294967295
	PERF0_PORT_SEL_TXCLK 0 3
	PERF0_PORT_SEL_MST_R_CLK 4 7
	PERF0_PORT_SEL_MST_C_CLK 8 11
	PERF0_PORT_SEL_SLV_R_CLK 12 15
	PERF0_PORT_SEL_SLV_S_C_CLK 16 19
	PERF0_PORT_SEL_SLV_NS_C_CLK 20 23
	PERF0_PORT_SEL_TXCLK2 24 27
smnPCIE_PERF_CNTL_EVENT1_PORT_SEL 4 0x11180250 7 0 4294967295
	PERF1_PORT_SEL_TXCLK 0 3
	PERF1_PORT_SEL_MST_R_CLK 4 7
	PERF1_PORT_SEL_MST_C_CLK 8 11
	PERF1_PORT_SEL_SLV_R_CLK 12 15
	PERF1_PORT_SEL_SLV_S_C_CLK 16 19
	PERF1_PORT_SEL_SLV_NS_C_CLK 20 23
	PERF1_PORT_SEL_TXCLK2 24 27
smnPCIE_PERF_CNTL_MST_C_CLK 4 0x1118021c 4 0 4294967295
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_UPPER 16 23
	COUNTER1_UPPER 24 31
smnPCIE_PERF_CNTL_MST_R_CLK 4 0x11180210 4 0 4294967295
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_UPPER 16 23
	COUNTER1_UPPER 24 31
smnPCIE_PERF_CNTL_SLV_NS_C_CLK 4 0x11180240 4 0 4294967295
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_UPPER 16 23
	COUNTER1_UPPER 24 31
smnPCIE_PERF_CNTL_SLV_R_CLK 4 0x11180228 4 0 4294967295
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_UPPER 16 23
	COUNTER1_UPPER 24 31
smnPCIE_PERF_CNTL_SLV_S_C_CLK 4 0x11180234 4 0 4294967295
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_UPPER 16 23
	COUNTER1_UPPER 24 31
smnPCIE_PERF_CNTL_TXCLK 4 0x11180204 4 0 4294967295
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_UPPER 16 23
	COUNTER1_UPPER 24 31
smnPCIE_PERF_CNTL_TXCLK2 4 0x11180254 4 0 4294967295
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_UPPER 16 23
	COUNTER1_UPPER 24 31
smnPCIE_PERF_CNTL_TXCLK3 4 0x1118021c 4 0 4294967295
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_UPPER 16 23
	COUNTER1_UPPER 24 31
smnPCIE_PERF_CNTL_TXCLK4 4 0x11180228 4 0 4294967295
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_UPPER 16 23
	COUNTER1_UPPER 24 31
smnPCIE_PERF_COUNT0_MST_C_CLK 4 0x11180220 1 0 4294967295
	COUNTER0 0 31
smnPCIE_PERF_COUNT0_MST_R_CLK 4 0x11180214 1 0 4294967295
	COUNTER0 0 31
smnPCIE_PERF_COUNT0_SLV_NS_C_CLK 4 0x11180244 1 0 4294967295
	COUNTER0 0 31
smnPCIE_PERF_COUNT0_SLV_R_CLK 4 0x1118022c 1 0 4294967295
	COUNTER0 0 31
smnPCIE_PERF_COUNT0_SLV_S_C_CLK 4 0x11180238 1 0 4294967295
	COUNTER0 0 31
smnPCIE_PERF_COUNT0_TXCLK 4 0x11180208 1 0 4294967295
	COUNTER0 0 31
smnPCIE_PERF_COUNT0_TXCLK2 4 0x11180258 1 0 4294967295
	COUNTER0 0 31
smnPCIE_PERF_COUNT0_TXCLK3 4 0x11180220 1 0 4294967295
	COUNTER0 0 31
smnPCIE_PERF_COUNT0_TXCLK4 4 0x1118022c 1 0 4294967295
	COUNTER0 0 31
smnPCIE_PERF_COUNT1_MST_C_CLK 4 0x11180224 1 0 4294967295
	COUNTER1 0 31
smnPCIE_PERF_COUNT1_MST_R_CLK 4 0x11180218 1 0 4294967295
	COUNTER1 0 31
smnPCIE_PERF_COUNT1_SLV_NS_C_CLK 4 0x11180248 1 0 4294967295
	COUNTER1 0 31
smnPCIE_PERF_COUNT1_SLV_R_CLK 4 0x11180230 1 0 4294967295
	COUNTER1 0 31
smnPCIE_PERF_COUNT1_SLV_S_C_CLK 4 0x1118023c 1 0 4294967295
	COUNTER1 0 31
smnPCIE_PERF_COUNT1_TXCLK 4 0x1118020c 1 0 4294967295
	COUNTER1 0 31
smnPCIE_PERF_COUNT1_TXCLK2 4 0x1118025c 1 0 4294967295
	COUNTER1 0 31
smnPCIE_PERF_COUNT1_TXCLK3 4 0x11180224 1 0 4294967295
	COUNTER1 0 31
smnPCIE_PERF_COUNT1_TXCLK4 4 0x11180230 1 0 4294967295
	COUNTER1 0 31
smnPCIE_PERF_COUNT_CNTL 4 0x11180200 3 0 4294967295
	GLOBAL_COUNT_EN 0 0
	GLOBAL_SHADOW_WR 1 1
	GLOBAL_COUNT_RESET 2 2
smnPCIE_RX_NUM_NAK 4 0x11180038 1 0 4294967295
	RX_NUM_NAK 0 31
smnPCIE_RX_NUM_NAK_GENERATED 4 0x1118003c 1 0 4294967295
	RX_NUM_NAK_GENERATED 0 31
