// Seed: 4196805562
`resetall
`define pp_7 0
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6
);
  initial id_3 = 1;
endmodule
`define pp_8 (  pp_9  ,  pp_10  )  0
`define pp_11 0
`default_nettype wire
