FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2019 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */
/* bench 24366.4.0 7193f98ddf2d */
/* bench 24366.4.1 109433d5b487 */
/* bench 24366.4.2 deeb2bf5d9b7 */
/* bench 24366.4.3 8d508d62750a */
/* bench 24366.4.4 41d8f917bb33 */
/* bench 24366.4.5 bad22f4c0e5c */
/* bench 24366.4.6 ea2931cf4469 */
/* bench 24366.4.7 4c484a362781 */
/* bench 24366.4.8 9ef1799ad563 */
/* bench 24366.4.9 721965d56a6a */

#include "amdgpu_smu.h"

/* MP Apertures */
#define MP0_Public			0x03800000
#define MP0_SRAM			0x03900000
/* bench 12236.6.0 9e77cd791c50 */
/* bench 12236.6.1 a5d3454b2a50 */
/* bench 12236.6.2 a1ea16142c98 */
/* bench 12236.6.3 a3a3f37160ed */
/* bench 12236.6.4 480b7cbb0e6b */
/* bench 12236.6.5 9e045a67f44d */
/* bench 12236.6.6 ce82cbd98d44 */
#define MP1_SRAM			0x03c00004

#if defined(SWSMU_CODE_LAYER_L2) || defined(SWSMU_CODE_LAYER_L3)

int smu_v12_0_check_fw_status(struct smu_context *smu);

int smu_v12_0_check_fw_version(struct smu_context *smu);

int smu_v12_0_powergate_sdma(struct smu_context *smu, bool gate);

int smu_v12_0_powergate_vcn(struct smu_context *smu, bool gate);

int smu_v12_0_powergate_jpeg(struct smu_context *smu, bool gate);

/* bench 18068.3.0 1a6b70642543 */
/* bench 18068.3.1 c89bf9078e96 */
/* bench 18068.3.2 0ec9576497cd */
/* bench 18068.3.3 745283ea2283 */
/* bench 18068.3.4 790860b8a47f */
/* bench 18068.3.5 377deee6eeef */
/* bench 18068.3.6 ff46bdffdbcb */
/* bench 18068.3.7 f0917309205d */
uint32_t smu_v12_0_get_gfxoff_status(struct smu_context *smu);

int smu_v12_0_gfx_off_control(struct smu_context *smu, bool enable);

int smu_v12_0_fini_smc_tables(struct smu_context *smu);

int smu_v12_0_set_default_dpm_tables(struct smu_context *smu);

int smu_v12_0_mode2_reset(struct smu_context *smu);

int smu_v12_0_set_soft_freq_limited_range(struct smu_context *smu, enum smu_clk_type clk_type,
			    uint32_t min, uint32_t max);

int smu_v12_0_set_driver_table_location(struct smu_context *smu);

#endif
#endif
