{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../intelight.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "PG_0": "",
      "SD_0": "",
      "decoder_0": "",
      "RD_0": ""
    },
    "components": {
      "PG_0": {
        "vlnv": "xilinx.com:module_ref:PG:1.0",
        "xci_name": "system_PG_0_0",
        "xci_path": "ip\\system_PG_0_0\\system_PG_0_0.xci",
        "inst_hier_path": "PG_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PG",
          "boundary_crc": "0x0"
        },
        "ports": {
          "qA0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "qA1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "qA2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "qA3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "act_random": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "act": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "SD_0": {
        "vlnv": "xilinx.com:module_ref:SD:1.0",
        "xci_name": "system_SD_0_0",
        "xci_path": "ip\\system_SD_0_0\\system_SD_0_0.xci",
        "inst_hier_path": "SD_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SD",
          "boundary_crc": "0x0"
        },
        "ports": {
          "act": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "delta_t": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "debit_r0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "debit_r1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "debit_r2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "debit_r3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "init_panjang_r0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "init_panjang_r1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "init_panjang_r2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "init_panjang_r3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "start": {
            "direction": "I"
          },
          "batas_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "batas_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "batas_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "batas_3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "state": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "decoder_0": {
        "vlnv": "xilinx.com:module_ref:decoder:1.0",
        "xci_name": "system_decoder_0_0",
        "xci_path": "ip\\system_decoder_0_0\\system_decoder_0_0.xci",
        "inst_hier_path": "decoder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "act": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "en0": {
            "direction": "O"
          },
          "en1": {
            "direction": "O"
          },
          "en2": {
            "direction": "O"
          },
          "en3": {
            "direction": "O"
          }
        }
      },
      "RD_0": {
        "vlnv": "xilinx.com:module_ref:RD:1.0",
        "xci_name": "system_RD_0_0",
        "xci_path": "ip\\system_RD_0_0\\system_RD_0_0.xci",
        "inst_hier_path": "RD_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RD",
          "boundary_crc": "0x0"
        },
        "ports": {
          "act": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "reward_row": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "reward_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reward_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reward_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reward_3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reward": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "PG_0_act": {
        "ports": [
          "PG_0/act",
          "SD_0/act",
          "RD_0/act"
        ]
      },
      "SD_0_state": {
        "ports": [
          "SD_0/state"
        ]
      }
    }
  }
}