<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.04.18.14:50:54"
 outputDirectory="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="1SM21CHU2F53E2VG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="rx_analogreset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="rx_analogreset"
       direction="output"
       role="rx_analogreset"
       width="1" />
  </interface>
  <interface name="rx_digitalreset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="rx_digitalreset"
       direction="output"
       role="rx_digitalreset"
       width="1" />
  </interface>
  <interface name="rx_ready" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rx_ready" direction="output" role="rx_ready" width="1" />
  </interface>
  <interface name="rx_is_lockedtodata" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="rx_is_lockedtodata"
       direction="input"
       role="rx_is_lockedtodata"
       width="1" />
  </interface>
  <interface name="rx_cal_busy" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rx_cal_busy" direction="input" role="rx_cal_busy" width="1" />
  </interface>
  <interface name="rx_analogreset_stat" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="rx_analogreset_stat"
       direction="input"
       role="rx_analogreset_stat"
       width="1" />
  </interface>
  <interface name="rx_digitalreset_stat" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="rx_digitalreset_stat"
       direction="input"
       role="rx_digitalreset_stat"
       width="1" />
  </interface>
 </perimeter>
 <entity kind="xcvr_rst_rx_prod" version="1.0" name="xcvr_rst_rx_prod">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/synth/xcvr_rst_rx_prod.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/synth/xcvr_rst_rx_prod.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/deepsouth/intelFPGA_pro/19.4/ip/altera/alt_xcvr/altera_xcvr_reset_control_s10/tcl/altera_xcvr_reset_control_s10_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="xcvr_rst_rx_prod">"Generating: xcvr_rst_rx_prod"</message>
   <message level="Info" culprit="xcvr_rst_rx_prod">"Generating: altera_xcvr_reset_control_s10"</message>
   <message level="Info" culprit="xcvr_reset_control_s10_0">add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v</message>
   <message level="Info" culprit="xcvr_reset_control_s10_0">add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../alt_xcvr_generic/alt_xcvr_resync_std.sv</message>
   <message level="Info" culprit="xcvr_reset_control_s10_0">add_fileset_file ./altera_xcvr_reset_control_s10.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control_s10.sv</message>
   <message level="Info" culprit="xcvr_reset_control_s10_0">add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter_s10.sv</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_reset_control_s10"
   version="19.1.1"
   name="altera_xcvr_reset_control_s10">
  <parameter name="T_TX_ANALOGRESET" value="0" />
  <parameter name="device_family" value="Stratix 10" />
  <parameter name="T_TX_DIGITALRESET" value="20" />
  <parameter name="l_pll_select_width" value="1" />
  <parameter name="ENABLE_DIGITAL_SEQ" value="0" />
  <parameter name="RX_MANUAL_RESET" value="0" />
  <parameter name="T_PLL_POWERDOWN" value="1000" />
  <parameter name="TX_PLL_ENABLE" value="0" />
  <parameter name="l_pll_select_split" value="0" />
  <parameter name="l_pll_select_base" value="1" />
  <parameter name="TILE_TYPE" value="h_tile" />
  <parameter name="l_terminate_pll" value="1" />
  <parameter name="SYS_CLK_IN_MHZ" value="50" />
  <parameter name="gui_pll_cal_busy" value="0" />
  <parameter name="REDUCED_SIM_TIME" value="1" />
  <parameter name="CHANNELS" value="1" />
  <parameter name="T_RX_DIGITALRESET" value="6000" />
  <parameter name="T_RX_ANALOGRESET" value="40" />
  <parameter name="T_PLL_LOCK_HYST" value="0" />
  <parameter name="PLLS" value="1" />
  <parameter name="gui_split_interfaces" value="0" />
  <parameter name="TX_MANUAL_RESET" value="0" />
  <parameter name="TX_ENABLE" value="0" />
  <parameter name="EN_PLL_CAL_BUSY" value="0" />
  <parameter name="TX_PER_CHANNEL" value="0" />
  <parameter name="l_terminate_rx" value="0" />
  <parameter name="RX_ENABLE" value="1" />
  <parameter name="l_terminate_tx" value="1" />
  <parameter name="RX_PER_CHANNEL" value="0" />
  <generatedFiles>
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/altera_xcvr_reset_control_s10_1911/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_resync_std.sv"
       attributes="" />
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/altera_xcvr_reset_control_s10_1911/synth/altera_xcvr_reset_control_s10.sv"
       attributes="" />
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_counter_s10.sv"
       attributes="" />
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/altera_xcvr_reset_control_s10_1911/synth/plain_files.txt"
       attributes="" />
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/altera_xcvr_reset_control_s10_1911/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_resync_std.sv"
       attributes="" />
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/altera_xcvr_reset_control_s10_1911/synth/altera_xcvr_reset_control_s10.sv"
       attributes="" />
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_counter_s10.sv"
       attributes="" />
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/altera_xcvr_reset_control_s10_1911/synth/plain_files.txt"
       attributes="" />
   <file
       path="/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/deepsouth/intelFPGA_pro/19.4/ip/altera/alt_xcvr/altera_xcvr_reset_control_s10/tcl/altera_xcvr_reset_control_s10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="xcvr_rst_rx_prod" as="xcvr_reset_control_s10_0" />
  <messages>
   <message level="Info" culprit="xcvr_rst_rx_prod">"Generating: altera_xcvr_reset_control_s10"</message>
   <message level="Info" culprit="xcvr_reset_control_s10_0">add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v</message>
   <message level="Info" culprit="xcvr_reset_control_s10_0">add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../alt_xcvr_generic/alt_xcvr_resync_std.sv</message>
   <message level="Info" culprit="xcvr_reset_control_s10_0">add_fileset_file ./altera_xcvr_reset_control_s10.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control_s10.sv</message>
   <message level="Info" culprit="xcvr_reset_control_s10_0">add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter_s10.sv</message>
  </messages>
 </entity>
</deploy>
