Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 25
        -transition_time
        -capacitance
        -sort_by slack
Design : mkViterbi
Version: U-2022.12
Date   : Fri Nov  7 18:23:38 2025
****************************************

Operating Conditions: ss0p75v25c   Library: saed32lvt_ss0p75v25c
Wire Load Model Mode: enclosed

  Startpoint: i_ctr_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_path_buffer_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  i_ctr_reg_3_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  i_ctr_reg_3_/Q (DFFX1_LVT)                                       0.051     0.196      0.196 f
  get_i_ctr[3] (net)                            6        3.434               0.000      0.196 f
  U4381/A2 (OR2X1_LVT)                                             0.051     0.000      0.196 f
  U4381/Y (OR2X1_LVT)                                              0.050     0.098      0.294 f
  n2612 (net)                                   6        3.636               0.000      0.294 f
  U4382/A2 (OR2X1_LVT)                                             0.050     0.000      0.294 f
  U4382/Y (OR2X1_LVT)                                              0.038     0.087      0.381 f
  n2613 (net)                                   3        1.952               0.000      0.381 f
  U4383/A1 (NOR2X0_LVT)                                            0.038     0.000      0.381 f
  U4383/Y (NOR2X0_LVT)                                             0.116     0.169      0.550 r
  n3558 (net)                                  14        7.559               0.000      0.550 r
  U4384/A (INVX1_LVT)                                              0.116     0.000      0.550 r
  U4384/Y (INVX1_LVT)                                              0.087     0.073      0.623 f
  n3773 (net)                                   8        5.263               0.000      0.623 f
  U4686/A (INVX1_LVT)                                              0.087     0.000      0.623 f
  U4686/Y (INVX1_LVT)                                              0.127     0.124      0.747 r
  n3528 (net)                                  14        7.689               0.000      0.747 r
  U4837/A3 (AO22X1_LVT)                                            0.127     0.000      0.747 r
  U4837/Y (AO22X1_LVT)                                             0.043     0.096      0.843 r
  n2916 (net)                                   1        0.707               0.000      0.843 r
  U4838/A2 (NOR2X0_LVT)                                            0.043     0.000      0.843 r
  U4838/Y (NOR2X0_LVT)                                             0.025     0.085      0.929 f
  n2920 (net)                                   1        0.566               0.000      0.929 f
  U4841/A2 (NAND4X0_LVT)                                           0.025     0.000      0.929 f
  U4841/Y (NAND4X0_LVT)                                            0.071     0.053      0.981 r
  n2939 (net)                                   1        0.547               0.000      0.981 r
  U3197/A2 (OR4X1_LVT)                                             0.071     0.000      0.981 r
  U3197/Y (OR4X1_LVT)                                              0.034     0.165      1.146 r
  n3417 (net)                                   2        1.411               0.000      1.146 r
  U5359/A2 (NOR2X0_LVT)                                            0.034     0.000      1.146 r
  U5359/Y (NOR2X0_LVT)                                             0.031     0.089      1.235 f
  n3418 (net)                                   1        1.422               0.000      1.235 f
  U5360/CI (FADDX1_LVT)                                            0.031     0.000      1.235 f
  U5360/CO (FADDX1_LVT)                                            0.054     0.114      1.349 f
  n3420 (net)                                   1        1.422               0.000      1.349 f
  U5361/CI (FADDX1_LVT)                                            0.054     0.000      1.349 f
  U5361/CO (FADDX1_LVT)                                            0.055     0.124      1.473 f
  n3422 (net)                                   1        1.422               0.000      1.473 f
  U5362/CI (FADDX1_LVT)                                            0.055     0.000      1.473 f
  U5362/CO (FADDX1_LVT)                                            0.055     0.124      1.597 f
  n3424 (net)                                   1        1.422               0.000      1.597 f
  U5363/CI (FADDX1_LVT)                                            0.055     0.000      1.597 f
  U5363/CO (FADDX1_LVT)                                            0.046     0.111      1.708 f
  n3428 (net)                                   1        0.535               0.000      1.708 f
  U5365/A1 (NAND2X0_LVT)                                           0.046     0.000      1.708 f
  U5365/Y (NAND2X0_LVT)                                            0.053     0.060      1.768 r
  n3432 (net)                                   1        0.498               0.000      1.768 r
  U5367/A2 (AOI21X1_LVT)                                           0.053     0.000      1.768 r
  U5367/Y (AOI21X1_LVT)                                            0.024     0.109      1.877 f
  n3434 (net)                                   1        0.535               0.000      1.877 f
  U5368/A3 (AOI21X1_LVT)                                           0.024     0.000      1.877 f
  U5368/Y (AOI21X1_LVT)                                            0.029     0.090      1.967 r
  n3443 (net)                                   1        0.580               0.000      1.967 r
  U5372/A2 (OA21X1_LVT)                                            0.029     0.000      1.967 r
  U5372/Y (OA21X1_LVT)                                             0.035     0.075      2.042 r
  n3445 (net)                                   1        0.547               0.000      2.042 r
  U5373/A4 (OA22X1_LVT)                                            0.035     0.000      2.042 r
  U5373/Y (OA22X1_LVT)                                             0.039     0.076      2.117 r
  n3448 (net)                                   1        0.707               0.000      2.117 r
  U5374/A2 (NOR2X0_LVT)                                            0.039     0.000      2.117 r
  U5374/Y (NOR2X0_LVT)                                             0.024     0.084      2.201 f
  n3450 (net)                                   1        0.526               0.000      2.201 f
  U5375/A4 (OA22X1_LVT)                                            0.024     0.000      2.201 f
  U5375/Y (OA22X1_LVT)                                             0.047     0.084      2.285 f
  n3452 (net)                                   1        0.530               0.000      2.285 f
  U5376/A3 (AO21X1_LVT)                                            0.047     0.000      2.285 f
  U5376/Y (AO21X1_LVT)                                             0.036     0.070      2.355 f
  n3453 (net)                                   1        0.523               0.000      2.355 f
  U5377/A2 (AND2X1_LVT)                                            0.036     0.000      2.355 f
  U5377/Y (AND2X1_LVT)                                             0.029     0.073      2.428 f
  n3478 (net)                                   1        0.582               0.000      2.428 f
  U5402/A1 (AND2X1_LVT)                                            0.029     0.000      2.428 f
  U5402/Y (AND2X1_LVT)                                             0.029     0.064      2.492 f
  n3505 (net)                                   1        0.516               0.000      2.492 f
  U5430/A1 (OA21X1_LVT)                                            0.029     0.000      2.492 f
  U5430/Y (OA21X1_LVT)                                             0.038     0.101      2.593 f
  n3506 (net)                                   1        0.487               0.000      2.593 f
  U5431/A2 (OA22X1_LVT)                                            0.038     0.000      2.593 f
  U5431/Y (OA22X1_LVT)                                             0.046     0.107      2.699 f
  n3510 (net)                                   1        0.482               0.000      2.699 f
  U5434/A2 (OA221X1_LVT)                                           0.046     0.000      2.699 f
  U5434/Y (OA221X1_LVT)                                            0.061     0.143      2.842 f
  n3512 (net)                                   1        0.487               0.000      2.842 f
  U5435/A2 (OA22X1_LVT)                                            0.061     0.000      2.842 f
  U5435/Y (OA22X1_LVT)                                             0.046     0.117      2.959 f
  n3543 (net)                                   1        0.482               0.000      2.959 f
  U5461/A2 (OA221X1_LVT)                                           0.046     0.000      2.959 f
  U5461/Y (OA221X1_LVT)                                            0.066     0.151      3.110 f
  n3546 (net)                                   2        0.965               0.000      3.110 f
  U5463/A1 (OA221X1_LVT)                                           0.066     0.000      3.110 f
  U5463/Y (OA221X1_LVT)                                            0.061     0.171      3.281 f
  n3585 (net)                                   1        0.482               0.000      3.281 f
  U5490/A2 (OA221X1_LVT)                                           0.061     0.000      3.281 f
  U5490/Y (OA221X1_LVT)                                            0.066     0.157      3.438 f
  n3587 (net)                                   2        0.965               0.000      3.438 f
  U5491/A1 (OA221X1_LVT)                                           0.066     0.000      3.438 f
  U5491/Y (OA221X1_LVT)                                            0.066     0.181      3.619 f
  n3794 (net)                                   2        1.023               0.000      3.619 f
  U6658/A2 (NAND4X0_LVT)                                           0.066     0.000      3.619 f
  U6658/Y (NAND4X0_LVT)                                            0.096     0.092      3.711 r
  n3979 (net)                                   3        1.422               0.000      3.711 r
  U6659/A2 (NAND2X0_LVT)                                           0.096     0.000      3.711 r
  U6659/Y (NAND2X0_LVT)                                            0.051     0.050      3.761 f
  N1843 (net)                                   1        0.655               0.000      3.761 f
  clk_gate_path_buffer_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_45)            0.000      3.761 f
  clk_gate_path_buffer_reg/EN (net)                      0.655               0.000      3.761 f
  clk_gate_path_buffer_reg/latch/D (LATCHX1_LVT)                   0.051     0.000      3.761 f
  data arrival time                                                                     3.761

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_path_buffer_reg/latch/CLK (LATCHX1_LVT)                           0.000      2.000 r
  time borrowed from endpoint                                                1.761      3.761
  data required time                                                                    3.761
  ----------------------------------------------------------------------------------------------
  data required time                                                                    3.761
  data arrival time                                                                    -3.761
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.099   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.901   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         1.761   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                   0.761   
  ----------------------------------------------------------------------------------


  Startpoint: i_ctr_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_max_path_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  i_ctr_reg_3_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  i_ctr_reg_3_/Q (DFFX1_LVT)                                       0.051     0.196      0.196 f
  get_i_ctr[3] (net)                            6        3.434               0.000      0.196 f
  U4381/A2 (OR2X1_LVT)                                             0.051     0.000      0.196 f
  U4381/Y (OR2X1_LVT)                                              0.050     0.098      0.294 f
  n2612 (net)                                   6        3.636               0.000      0.294 f
  U4382/A2 (OR2X1_LVT)                                             0.050     0.000      0.294 f
  U4382/Y (OR2X1_LVT)                                              0.038     0.087      0.381 f
  n2613 (net)                                   3        1.952               0.000      0.381 f
  U4383/A1 (NOR2X0_LVT)                                            0.038     0.000      0.381 f
  U4383/Y (NOR2X0_LVT)                                             0.116     0.169      0.550 r
  n3558 (net)                                  14        7.559               0.000      0.550 r
  U4384/A (INVX1_LVT)                                              0.116     0.000      0.550 r
  U4384/Y (INVX1_LVT)                                              0.087     0.073      0.623 f
  n3773 (net)                                   8        5.263               0.000      0.623 f
  U4686/A (INVX1_LVT)                                              0.087     0.000      0.623 f
  U4686/Y (INVX1_LVT)                                              0.127     0.124      0.747 r
  n3528 (net)                                  14        7.689               0.000      0.747 r
  U4837/A3 (AO22X1_LVT)                                            0.127     0.000      0.747 r
  U4837/Y (AO22X1_LVT)                                             0.043     0.096      0.843 r
  n2916 (net)                                   1        0.707               0.000      0.843 r
  U4838/A2 (NOR2X0_LVT)                                            0.043     0.000      0.843 r
  U4838/Y (NOR2X0_LVT)                                             0.025     0.085      0.929 f
  n2920 (net)                                   1        0.566               0.000      0.929 f
  U4841/A2 (NAND4X0_LVT)                                           0.025     0.000      0.929 f
  U4841/Y (NAND4X0_LVT)                                            0.071     0.053      0.981 r
  n2939 (net)                                   1        0.547               0.000      0.981 r
  U3197/A2 (OR4X1_LVT)                                             0.071     0.000      0.981 r
  U3197/Y (OR4X1_LVT)                                              0.034     0.165      1.146 r
  n3417 (net)                                   2        1.411               0.000      1.146 r
  U5359/A2 (NOR2X0_LVT)                                            0.034     0.000      1.146 r
  U5359/Y (NOR2X0_LVT)                                             0.031     0.089      1.235 f
  n3418 (net)                                   1        1.422               0.000      1.235 f
  U5360/CI (FADDX1_LVT)                                            0.031     0.000      1.235 f
  U5360/CO (FADDX1_LVT)                                            0.054     0.114      1.349 f
  n3420 (net)                                   1        1.422               0.000      1.349 f
  U5361/CI (FADDX1_LVT)                                            0.054     0.000      1.349 f
  U5361/CO (FADDX1_LVT)                                            0.055     0.124      1.473 f
  n3422 (net)                                   1        1.422               0.000      1.473 f
  U5362/CI (FADDX1_LVT)                                            0.055     0.000      1.473 f
  U5362/CO (FADDX1_LVT)                                            0.055     0.124      1.597 f
  n3424 (net)                                   1        1.422               0.000      1.597 f
  U5363/CI (FADDX1_LVT)                                            0.055     0.000      1.597 f
  U5363/CO (FADDX1_LVT)                                            0.046     0.111      1.708 f
  n3428 (net)                                   1        0.535               0.000      1.708 f
  U5365/A1 (NAND2X0_LVT)                                           0.046     0.000      1.708 f
  U5365/Y (NAND2X0_LVT)                                            0.053     0.060      1.768 r
  n3432 (net)                                   1        0.498               0.000      1.768 r
  U5367/A2 (AOI21X1_LVT)                                           0.053     0.000      1.768 r
  U5367/Y (AOI21X1_LVT)                                            0.024     0.109      1.877 f
  n3434 (net)                                   1        0.535               0.000      1.877 f
  U5368/A3 (AOI21X1_LVT)                                           0.024     0.000      1.877 f
  U5368/Y (AOI21X1_LVT)                                            0.029     0.090      1.967 r
  n3443 (net)                                   1        0.580               0.000      1.967 r
  U5372/A2 (OA21X1_LVT)                                            0.029     0.000      1.967 r
  U5372/Y (OA21X1_LVT)                                             0.035     0.075      2.042 r
  n3445 (net)                                   1        0.547               0.000      2.042 r
  U5373/A4 (OA22X1_LVT)                                            0.035     0.000      2.042 r
  U5373/Y (OA22X1_LVT)                                             0.039     0.076      2.117 r
  n3448 (net)                                   1        0.707               0.000      2.117 r
  U5374/A2 (NOR2X0_LVT)                                            0.039     0.000      2.117 r
  U5374/Y (NOR2X0_LVT)                                             0.024     0.084      2.201 f
  n3450 (net)                                   1        0.526               0.000      2.201 f
  U5375/A4 (OA22X1_LVT)                                            0.024     0.000      2.201 f
  U5375/Y (OA22X1_LVT)                                             0.047     0.084      2.285 f
  n3452 (net)                                   1        0.530               0.000      2.285 f
  U5376/A3 (AO21X1_LVT)                                            0.047     0.000      2.285 f
  U5376/Y (AO21X1_LVT)                                             0.036     0.070      2.355 f
  n3453 (net)                                   1        0.523               0.000      2.355 f
  U5377/A2 (AND2X1_LVT)                                            0.036     0.000      2.355 f
  U5377/Y (AND2X1_LVT)                                             0.029     0.073      2.428 f
  n3478 (net)                                   1        0.582               0.000      2.428 f
  U5402/A1 (AND2X1_LVT)                                            0.029     0.000      2.428 f
  U5402/Y (AND2X1_LVT)                                             0.029     0.064      2.492 f
  n3505 (net)                                   1        0.516               0.000      2.492 f
  U5430/A1 (OA21X1_LVT)                                            0.029     0.000      2.492 f
  U5430/Y (OA21X1_LVT)                                             0.038     0.101      2.593 f
  n3506 (net)                                   1        0.487               0.000      2.593 f
  U5431/A2 (OA22X1_LVT)                                            0.038     0.000      2.593 f
  U5431/Y (OA22X1_LVT)                                             0.046     0.107      2.699 f
  n3510 (net)                                   1        0.482               0.000      2.699 f
  U5434/A2 (OA221X1_LVT)                                           0.046     0.000      2.699 f
  U5434/Y (OA221X1_LVT)                                            0.061     0.143      2.842 f
  n3512 (net)                                   1        0.487               0.000      2.842 f
  U5435/A2 (OA22X1_LVT)                                            0.061     0.000      2.842 f
  U5435/Y (OA22X1_LVT)                                             0.046     0.117      2.959 f
  n3543 (net)                                   1        0.482               0.000      2.959 f
  U5461/A2 (OA221X1_LVT)                                           0.046     0.000      2.959 f
  U5461/Y (OA221X1_LVT)                                            0.066     0.151      3.110 f
  n3546 (net)                                   2        0.965               0.000      3.110 f
  U5463/A1 (OA221X1_LVT)                                           0.066     0.000      3.110 f
  U5463/Y (OA221X1_LVT)                                            0.061     0.171      3.281 f
  n3585 (net)                                   1        0.482               0.000      3.281 f
  U5490/A2 (OA221X1_LVT)                                           0.061     0.000      3.281 f
  U5490/Y (OA221X1_LVT)                                            0.066     0.157      3.438 f
  n3587 (net)                                   2        0.965               0.000      3.438 f
  U5491/A1 (OA221X1_LVT)                                           0.066     0.000      3.438 f
  U5491/Y (OA221X1_LVT)                                            0.066     0.181      3.619 f
  n3794 (net)                                   2        1.023               0.000      3.619 f
  U6658/A2 (NAND4X0_LVT)                                           0.066     0.000      3.619 f
  U6658/Y (NAND4X0_LVT)                                            0.096     0.092      3.711 r
  n3979 (net)                                   3        1.422               0.000      3.711 r
  U6825/A2 (NAND2X0_LVT)                                           0.096     0.000      3.711 r
  U6825/Y (NAND2X0_LVT)                                            0.051     0.050      3.761 f
  N1745 (net)                                   1        0.655               0.000      3.761 f
  clk_gate_max_path_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_39)               0.000      3.761 f
  clk_gate_max_path_reg/EN (net)                         0.655               0.000      3.761 f
  clk_gate_max_path_reg/latch/D (LATCHX1_LVT)                      0.051     0.000      3.761 f
  data arrival time                                                                     3.761

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_max_path_reg/latch/CLK (LATCHX1_LVT)                              0.000      2.000 r
  time borrowed from endpoint                                                1.761      3.761
  data required time                                                                    3.761
  ----------------------------------------------------------------------------------------------
  data required time                                                                    3.761
  data arrival time                                                                    -3.761
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.099   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.901   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         1.761   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                   0.761   
  ----------------------------------------------------------------------------------


  Startpoint: i_ctr_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_bt_max_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  i_ctr_reg_3_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  i_ctr_reg_3_/Q (DFFX1_LVT)                                       0.051     0.196      0.196 f
  get_i_ctr[3] (net)                            6        3.434               0.000      0.196 f
  U4381/A2 (OR2X1_LVT)                                             0.051     0.000      0.196 f
  U4381/Y (OR2X1_LVT)                                              0.050     0.098      0.294 f
  n2612 (net)                                   6        3.636               0.000      0.294 f
  U4382/A2 (OR2X1_LVT)                                             0.050     0.000      0.294 f
  U4382/Y (OR2X1_LVT)                                              0.038     0.087      0.381 f
  n2613 (net)                                   3        1.952               0.000      0.381 f
  U4383/A1 (NOR2X0_LVT)                                            0.038     0.000      0.381 f
  U4383/Y (NOR2X0_LVT)                                             0.116     0.169      0.550 r
  n3558 (net)                                  14        7.559               0.000      0.550 r
  U4384/A (INVX1_LVT)                                              0.116     0.000      0.550 r
  U4384/Y (INVX1_LVT)                                              0.087     0.073      0.623 f
  n3773 (net)                                   8        5.263               0.000      0.623 f
  U4686/A (INVX1_LVT)                                              0.087     0.000      0.623 f
  U4686/Y (INVX1_LVT)                                              0.127     0.124      0.747 r
  n3528 (net)                                  14        7.689               0.000      0.747 r
  U4837/A3 (AO22X1_LVT)                                            0.127     0.000      0.747 r
  U4837/Y (AO22X1_LVT)                                             0.043     0.096      0.843 r
  n2916 (net)                                   1        0.707               0.000      0.843 r
  U4838/A2 (NOR2X0_LVT)                                            0.043     0.000      0.843 r
  U4838/Y (NOR2X0_LVT)                                             0.025     0.085      0.929 f
  n2920 (net)                                   1        0.566               0.000      0.929 f
  U4841/A2 (NAND4X0_LVT)                                           0.025     0.000      0.929 f
  U4841/Y (NAND4X0_LVT)                                            0.071     0.053      0.981 r
  n2939 (net)                                   1        0.547               0.000      0.981 r
  U3197/A2 (OR4X1_LVT)                                             0.071     0.000      0.981 r
  U3197/Y (OR4X1_LVT)                                              0.034     0.165      1.146 r
  n3417 (net)                                   2        1.411               0.000      1.146 r
  U5359/A2 (NOR2X0_LVT)                                            0.034     0.000      1.146 r
  U5359/Y (NOR2X0_LVT)                                             0.031     0.089      1.235 f
  n3418 (net)                                   1        1.422               0.000      1.235 f
  U5360/CI (FADDX1_LVT)                                            0.031     0.000      1.235 f
  U5360/CO (FADDX1_LVT)                                            0.054     0.114      1.349 f
  n3420 (net)                                   1        1.422               0.000      1.349 f
  U5361/CI (FADDX1_LVT)                                            0.054     0.000      1.349 f
  U5361/CO (FADDX1_LVT)                                            0.055     0.124      1.473 f
  n3422 (net)                                   1        1.422               0.000      1.473 f
  U5362/CI (FADDX1_LVT)                                            0.055     0.000      1.473 f
  U5362/CO (FADDX1_LVT)                                            0.055     0.124      1.597 f
  n3424 (net)                                   1        1.422               0.000      1.597 f
  U5363/CI (FADDX1_LVT)                                            0.055     0.000      1.597 f
  U5363/CO (FADDX1_LVT)                                            0.046     0.111      1.708 f
  n3428 (net)                                   1        0.535               0.000      1.708 f
  U5365/A1 (NAND2X0_LVT)                                           0.046     0.000      1.708 f
  U5365/Y (NAND2X0_LVT)                                            0.053     0.060      1.768 r
  n3432 (net)                                   1        0.498               0.000      1.768 r
  U5367/A2 (AOI21X1_LVT)                                           0.053     0.000      1.768 r
  U5367/Y (AOI21X1_LVT)                                            0.024     0.109      1.877 f
  n3434 (net)                                   1        0.535               0.000      1.877 f
  U5368/A3 (AOI21X1_LVT)                                           0.024     0.000      1.877 f
  U5368/Y (AOI21X1_LVT)                                            0.029     0.090      1.967 r
  n3443 (net)                                   1        0.580               0.000      1.967 r
  U5372/A2 (OA21X1_LVT)                                            0.029     0.000      1.967 r
  U5372/Y (OA21X1_LVT)                                             0.035     0.075      2.042 r
  n3445 (net)                                   1        0.547               0.000      2.042 r
  U5373/A4 (OA22X1_LVT)                                            0.035     0.000      2.042 r
  U5373/Y (OA22X1_LVT)                                             0.039     0.076      2.117 r
  n3448 (net)                                   1        0.707               0.000      2.117 r
  U5374/A2 (NOR2X0_LVT)                                            0.039     0.000      2.117 r
  U5374/Y (NOR2X0_LVT)                                             0.024     0.084      2.201 f
  n3450 (net)                                   1        0.526               0.000      2.201 f
  U5375/A4 (OA22X1_LVT)                                            0.024     0.000      2.201 f
  U5375/Y (OA22X1_LVT)                                             0.047     0.084      2.285 f
  n3452 (net)                                   1        0.530               0.000      2.285 f
  U5376/A3 (AO21X1_LVT)                                            0.047     0.000      2.285 f
  U5376/Y (AO21X1_LVT)                                             0.036     0.070      2.355 f
  n3453 (net)                                   1        0.523               0.000      2.355 f
  U5377/A2 (AND2X1_LVT)                                            0.036     0.000      2.355 f
  U5377/Y (AND2X1_LVT)                                             0.029     0.073      2.428 f
  n3478 (net)                                   1        0.582               0.000      2.428 f
  U5402/A1 (AND2X1_LVT)                                            0.029     0.000      2.428 f
  U5402/Y (AND2X1_LVT)                                             0.029     0.064      2.492 f
  n3505 (net)                                   1        0.516               0.000      2.492 f
  U5430/A1 (OA21X1_LVT)                                            0.029     0.000      2.492 f
  U5430/Y (OA21X1_LVT)                                             0.038     0.101      2.593 f
  n3506 (net)                                   1        0.487               0.000      2.593 f
  U5431/A2 (OA22X1_LVT)                                            0.038     0.000      2.593 f
  U5431/Y (OA22X1_LVT)                                             0.046     0.107      2.699 f
  n3510 (net)                                   1        0.482               0.000      2.699 f
  U5434/A2 (OA221X1_LVT)                                           0.046     0.000      2.699 f
  U5434/Y (OA221X1_LVT)                                            0.061     0.143      2.842 f
  n3512 (net)                                   1        0.487               0.000      2.842 f
  U5435/A2 (OA22X1_LVT)                                            0.061     0.000      2.842 f
  U5435/Y (OA22X1_LVT)                                             0.046     0.117      2.959 f
  n3543 (net)                                   1        0.482               0.000      2.959 f
  U5461/A2 (OA221X1_LVT)                                           0.046     0.000      2.959 f
  U5461/Y (OA221X1_LVT)                                            0.066     0.151      3.110 f
  n3546 (net)                                   2        0.965               0.000      3.110 f
  U5463/A1 (OA221X1_LVT)                                           0.066     0.000      3.110 f
  U5463/Y (OA221X1_LVT)                                            0.061     0.171      3.281 f
  n3585 (net)                                   1        0.482               0.000      3.281 f
  U5490/A2 (OA221X1_LVT)                                           0.061     0.000      3.281 f
  U5490/Y (OA221X1_LVT)                                            0.066     0.157      3.438 f
  n3587 (net)                                   2        0.965               0.000      3.438 f
  U5491/A1 (OA221X1_LVT)                                           0.066     0.000      3.438 f
  U5491/Y (OA221X1_LVT)                                            0.066     0.181      3.619 f
  n3794 (net)                                   2        1.023               0.000      3.619 f
  U6658/A2 (NAND4X0_LVT)                                           0.066     0.000      3.619 f
  U6658/Y (NAND4X0_LVT)                                            0.096     0.092      3.711 r
  n3979 (net)                                   3        1.422               0.000      3.711 r
  U6933/A2 (NAND2X0_LVT)                                           0.096     0.000      3.711 r
  U6933/Y (NAND2X0_LVT)                                            0.056     0.050      3.761 f
  N585 (net)                                    1        0.655               0.000      3.761 f
  clk_gate_bt_max_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_1)                  0.000      3.761 f
  clk_gate_bt_max_reg/EN (net)                           0.655               0.000      3.761 f
  clk_gate_bt_max_reg/latch/D (LATCHX1_LVT)                        0.056     0.000      3.761 f
  data arrival time                                                                     3.761

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_bt_max_reg/latch/CLK (LATCHX1_LVT)                                0.000      2.000 r
  time borrowed from endpoint                                                1.761      3.761
  data required time                                                                    3.761
  ----------------------------------------------------------------------------------------------
  data required time                                                                    3.761
  data arrival time                                                                    -3.761
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.103   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.897   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         1.761   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                   0.761   
  ----------------------------------------------------------------------------------


  Startpoint: adder/res_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_max_state_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/res_reg_1_/CLK (DFFX1_LVT)                                 0.000     0.000      0.000 r
  adder/res_reg_1_/Q (DFFX1_LVT)                                   0.036     0.177      0.177 r
  adder/get_res[1] (net)                        1        0.591               0.000      0.177 r
  adder/get_res[1] (mkFP32_Adder)                                            0.000      0.177 r
  adder_get_res[1] (net)                                 0.591               0.000      0.177 r
  U3458/A (INVX0_LVT)                                              0.036     0.000      0.177 r
  U3458/Y (INVX0_LVT)                                              0.041     0.039      0.216 f
  n3862 (net)                                   4        2.201               0.000      0.216 f
  U6728/A2 (OA21X1_LVT)                                            0.041     0.000      0.216 f
  U6728/Y (OA21X1_LVT)                                             0.039     0.094      0.310 f
  n3802 (net)                                   1        0.561               0.000      0.310 f
  U6729/A4 (AO22X1_LVT)                                            0.039     0.000      0.310 f
  U6729/Y (AO22X1_LVT)                                             0.039     0.083      0.393 f
  n3803 (net)                                   2        1.104               0.000      0.393 f
  U6730/A2 (AO222X1_LVT)                                           0.039     0.000      0.393 f
  U6730/Y (AO222X1_LVT)                                            0.045     0.157      0.551 f
  n3804 (net)                                   2        1.104               0.000      0.551 f
  U6731/A2 (AO222X1_LVT)                                           0.045     0.000      0.551 f
  U6731/Y (AO222X1_LVT)                                            0.046     0.162      0.713 f
  n3805 (net)                                   2        1.161               0.000      0.713 f
  U6732/A4 (AO222X1_LVT)                                           0.046     0.000      0.713 f
  U6732/Y (AO222X1_LVT)                                            0.046     0.136      0.849 f
  n3806 (net)                                   2        1.161               0.000      0.849 f
  U6733/A4 (AO222X1_LVT)                                           0.046     0.000      0.849 f
  U6733/Y (AO222X1_LVT)                                            0.046     0.136      0.985 f
  n3807 (net)                                   2        1.161               0.000      0.985 f
  U6734/A4 (AO222X1_LVT)                                           0.046     0.000      0.985 f
  U6734/Y (AO222X1_LVT)                                            0.045     0.135      1.120 f
  n3808 (net)                                   2        1.104               0.000      1.120 f
  U6735/A2 (AO222X1_LVT)                                           0.045     0.000      1.120 f
  U6735/Y (AO222X1_LVT)                                            0.040     0.153      1.273 f
  n3809 (net)                                   1        0.438               0.000      1.273 f
  U6736/A3 (OA21X1_LVT)                                            0.040     0.000      1.273 f
  U6736/Y (OA21X1_LVT)                                             0.042     0.087      1.360 f
  n3811 (net)                                   2        0.965               0.000      1.360 f
  U6738/A1 (OA221X1_LVT)                                           0.042     0.000      1.360 f
  U6738/Y (OA221X1_LVT)                                            0.062     0.157      1.517 f
  n3812 (net)                                   1        0.526               0.000      1.517 f
  U6739/A4 (OA22X1_LVT)                                            0.062     0.000      1.517 f
  U6739/Y (OA22X1_LVT)                                             0.051     0.107      1.624 f
  n3814 (net)                                   2        1.104               0.000      1.624 f
  U6740/A2 (AO222X1_LVT)                                           0.051     0.000      1.624 f
  U6740/Y (AO222X1_LVT)                                            0.046     0.166      1.790 f
  n3815 (net)                                   2        1.161               0.000      1.790 f
  U6741/A4 (AO222X1_LVT)                                           0.046     0.000      1.790 f
  U6741/Y (AO222X1_LVT)                                            0.045     0.135      1.925 f
  n3816 (net)                                   2        1.104               0.000      1.925 f
  U6742/A2 (AO222X1_LVT)                                           0.045     0.000      1.925 f
  U6742/Y (AO222X1_LVT)                                            0.046     0.162      2.087 f
  n3817 (net)                                   2        1.161               0.000      2.087 f
  U6743/A4 (AO222X1_LVT)                                           0.046     0.000      2.087 f
  U6743/Y (AO222X1_LVT)                                            0.044     0.134      2.221 f
  n3822 (net)                                   2        0.965               0.000      2.221 f
  U6751/A1 (OA221X1_LVT)                                           0.044     0.000      2.221 f
  U6751/Y (OA221X1_LVT)                                            0.061     0.158      2.380 f
  n3830 (net)                                   1        0.516               0.000      2.380 f
  U6758/A2 (AO221X1_LVT)                                           0.061     0.000      2.380 f
  U6758/Y (AO221X1_LVT)                                            0.050     0.175      2.555 f
  n3836 (net)                                   2        0.965               0.000      2.555 f
  U6762/A1 (OA221X1_LVT)                                           0.050     0.000      2.555 f
  U6762/Y (OA221X1_LVT)                                            0.061     0.162      2.716 f
  n3841 (net)                                   1        0.483               0.000      2.716 f
  U6772/A4 (OAI221X1_LVT)                                          0.061     0.000      2.716 f
  U6772/Y (OAI221X1_LVT)                                           0.035     0.164      2.880 r
  n3850 (net)                                   1        0.620               0.000      2.880 r
  U6778/A1 (NAND3X0_LVT)                                           0.035     0.000      2.880 r
  U6778/Y (NAND3X0_LVT)                                            0.051     0.043      2.923 f
  n3857 (net)                                   1        0.566               0.000      2.923 f
  U6785/A2 (NAND4X0_LVT)                                           0.051     0.000      2.923 f
  U6785/Y (NAND4X0_LVT)                                            0.072     0.069      2.992 r
  n3858 (net)                                   1        0.580               0.000      2.992 r
  U6786/A2 (OA21X1_LVT)                                            0.072     0.000      2.992 r
  U6786/Y (OA21X1_LVT)                                             0.044     0.093      3.085 r
  n3895 (net)                                   2        1.115               0.000      3.085 r
  U6787/A1 (NAND2X0_LVT)                                           0.044     0.000      3.085 r
  U6787/Y (NAND2X0_LVT)                                            0.051     0.037      3.121 f
  N1784 (net)                                   1        0.655               0.000      3.121 f
  clk_gate_max_state_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_41)          0.000      3.121 f
  clk_gate_max_state_reg_reg/EN (net)                    0.655               0.000      3.121 f
  clk_gate_max_state_reg_reg/latch/D (LATCHX1_LVT)                 0.051     0.000      3.121 f
  data arrival time                                                                     3.121

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_max_state_reg_reg/latch/CLK (LATCHX1_LVT)                         0.000      2.000 r
  time borrowed from endpoint                                                1.121      3.121
  data required time                                                                    3.121
  ----------------------------------------------------------------------------------------------
  data required time                                                                    3.121
  data arrival time                                                                    -3.121
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.099   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.901   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         1.121   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                   0.121   
  ----------------------------------------------------------------------------------


  Startpoint: adder/res_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_max_reg_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/res_reg_1_/CLK (DFFX1_LVT)                                 0.000     0.000      0.000 r
  adder/res_reg_1_/Q (DFFX1_LVT)                                   0.036     0.177      0.177 r
  adder/get_res[1] (net)                        1        0.591               0.000      0.177 r
  adder/get_res[1] (mkFP32_Adder)                                            0.000      0.177 r
  adder_get_res[1] (net)                                 0.591               0.000      0.177 r
  U3458/A (INVX0_LVT)                                              0.036     0.000      0.177 r
  U3458/Y (INVX0_LVT)                                              0.041     0.039      0.216 f
  n3862 (net)                                   4        2.201               0.000      0.216 f
  U6728/A2 (OA21X1_LVT)                                            0.041     0.000      0.216 f
  U6728/Y (OA21X1_LVT)                                             0.039     0.094      0.310 f
  n3802 (net)                                   1        0.561               0.000      0.310 f
  U6729/A4 (AO22X1_LVT)                                            0.039     0.000      0.310 f
  U6729/Y (AO22X1_LVT)                                             0.039     0.083      0.393 f
  n3803 (net)                                   2        1.104               0.000      0.393 f
  U6730/A2 (AO222X1_LVT)                                           0.039     0.000      0.393 f
  U6730/Y (AO222X1_LVT)                                            0.045     0.157      0.551 f
  n3804 (net)                                   2        1.104               0.000      0.551 f
  U6731/A2 (AO222X1_LVT)                                           0.045     0.000      0.551 f
  U6731/Y (AO222X1_LVT)                                            0.046     0.162      0.713 f
  n3805 (net)                                   2        1.161               0.000      0.713 f
  U6732/A4 (AO222X1_LVT)                                           0.046     0.000      0.713 f
  U6732/Y (AO222X1_LVT)                                            0.046     0.136      0.849 f
  n3806 (net)                                   2        1.161               0.000      0.849 f
  U6733/A4 (AO222X1_LVT)                                           0.046     0.000      0.849 f
  U6733/Y (AO222X1_LVT)                                            0.046     0.136      0.985 f
  n3807 (net)                                   2        1.161               0.000      0.985 f
  U6734/A4 (AO222X1_LVT)                                           0.046     0.000      0.985 f
  U6734/Y (AO222X1_LVT)                                            0.045     0.135      1.120 f
  n3808 (net)                                   2        1.104               0.000      1.120 f
  U6735/A2 (AO222X1_LVT)                                           0.045     0.000      1.120 f
  U6735/Y (AO222X1_LVT)                                            0.040     0.153      1.273 f
  n3809 (net)                                   1        0.438               0.000      1.273 f
  U6736/A3 (OA21X1_LVT)                                            0.040     0.000      1.273 f
  U6736/Y (OA21X1_LVT)                                             0.042     0.087      1.360 f
  n3811 (net)                                   2        0.965               0.000      1.360 f
  U6738/A1 (OA221X1_LVT)                                           0.042     0.000      1.360 f
  U6738/Y (OA221X1_LVT)                                            0.062     0.157      1.517 f
  n3812 (net)                                   1        0.526               0.000      1.517 f
  U6739/A4 (OA22X1_LVT)                                            0.062     0.000      1.517 f
  U6739/Y (OA22X1_LVT)                                             0.051     0.107      1.624 f
  n3814 (net)                                   2        1.104               0.000      1.624 f
  U6740/A2 (AO222X1_LVT)                                           0.051     0.000      1.624 f
  U6740/Y (AO222X1_LVT)                                            0.046     0.166      1.790 f
  n3815 (net)                                   2        1.161               0.000      1.790 f
  U6741/A4 (AO222X1_LVT)                                           0.046     0.000      1.790 f
  U6741/Y (AO222X1_LVT)                                            0.045     0.135      1.925 f
  n3816 (net)                                   2        1.104               0.000      1.925 f
  U6742/A2 (AO222X1_LVT)                                           0.045     0.000      1.925 f
  U6742/Y (AO222X1_LVT)                                            0.046     0.162      2.087 f
  n3817 (net)                                   2        1.161               0.000      2.087 f
  U6743/A4 (AO222X1_LVT)                                           0.046     0.000      2.087 f
  U6743/Y (AO222X1_LVT)                                            0.044     0.134      2.221 f
  n3822 (net)                                   2        0.965               0.000      2.221 f
  U6751/A1 (OA221X1_LVT)                                           0.044     0.000      2.221 f
  U6751/Y (OA221X1_LVT)                                            0.061     0.158      2.380 f
  n3830 (net)                                   1        0.516               0.000      2.380 f
  U6758/A2 (AO221X1_LVT)                                           0.061     0.000      2.380 f
  U6758/Y (AO221X1_LVT)                                            0.050     0.175      2.555 f
  n3836 (net)                                   2        0.965               0.000      2.555 f
  U6762/A1 (OA221X1_LVT)                                           0.050     0.000      2.555 f
  U6762/Y (OA221X1_LVT)                                            0.061     0.162      2.716 f
  n3841 (net)                                   1        0.483               0.000      2.716 f
  U6772/A4 (OAI221X1_LVT)                                          0.061     0.000      2.716 f
  U6772/Y (OAI221X1_LVT)                                           0.035     0.164      2.880 r
  n3850 (net)                                   1        0.620               0.000      2.880 r
  U6778/A1 (NAND3X0_LVT)                                           0.035     0.000      2.880 r
  U6778/Y (NAND3X0_LVT)                                            0.051     0.043      2.923 f
  n3857 (net)                                   1        0.566               0.000      2.923 f
  U6785/A2 (NAND4X0_LVT)                                           0.051     0.000      2.923 f
  U6785/Y (NAND4X0_LVT)                                            0.072     0.069      2.992 r
  n3858 (net)                                   1        0.580               0.000      2.992 r
  U6786/A2 (OA21X1_LVT)                                            0.072     0.000      2.992 r
  U6786/Y (OA21X1_LVT)                                             0.044     0.093      3.085 r
  n3895 (net)                                   2        1.115               0.000      3.085 r
  U6820/A1 (NAND2X0_LVT)                                           0.044     0.000      3.085 r
  U6820/Y (NAND2X0_LVT)                                            0.068     0.037      3.121 f
  N1751 (net)                                   1        0.655               0.000      3.121 f
  clk_gate_max_reg_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_40)                0.000      3.121 f
  clk_gate_max_reg_reg/EN (net)                          0.655               0.000      3.121 f
  clk_gate_max_reg_reg/latch/D (LATCHX1_LVT)                       0.068     0.000      3.121 f
  data arrival time                                                                     3.121

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_max_reg_reg/latch/CLK (LATCHX1_LVT)                               0.000      2.000 r
  time borrowed from endpoint                                                1.121      3.121
  data required time                                                                    3.121
  ----------------------------------------------------------------------------------------------
  data required time                                                                    3.121
  data arrival time                                                                    -3.121
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.110   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.890   
  ----------------------------------------------------------------------------------
  actual time borrow                                                         1.121   
  clock uncertainty                                                         -1.000   
  ----------------------------------------------------------------------------------
  time given to startpoint                                                   0.121   
  ----------------------------------------------------------------------------------


  Startpoint: n_and_m_loaded_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_prev_6_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_and_m_loaded_reg/CLK (DFFX1_LVT)                               0.000     0.000      0.000 r
  n_and_m_loaded_reg/Q (DFFX1_LVT)                                 0.042     0.184      0.184 r
  get_n_and_m_loaded (net)                      3        1.232               0.000      0.184 r
  U3562/A1 (NAND2X0_LVT)                                           0.042     0.000      0.184 r
  U3562/Y (NAND2X0_LVT)                                            0.068     0.059      0.242 f
  n4028 (net)                                   3        2.010               0.000      0.242 f
  U3563/A (INVX1_LVT)                                              0.068     0.000      0.242 f
  U3563/Y (INVX1_LVT)                                              0.069     0.078      0.320 r
  n4021 (net)                                   6        3.485               0.000      0.320 r
  U4393/A3 (NAND4X0_LVT)                                           0.069     0.000      0.320 r
  U4393/Y (NAND4X0_LVT)                                            0.104     0.100      0.420 f
  n2709 (net)                                   3        1.774               0.000      0.420 f
  U3195/A (INVX1_LVT)                                              0.104     0.000      0.420 f
  U3195/Y (INVX1_LVT)                                              0.152     0.150      0.570 r
  n3764 (net)                                  17        9.507               0.000      0.570 r
  U3445/A (INVX2_LVT)                                              0.152     0.000      0.570 r
  U3445/Y (INVX2_LVT)                                              0.105     0.082      0.652 f
  n3774 (net)                                  17       11.619               0.000      0.652 f
  U3203/A2 (NOR2X0_LVT)                                            0.105     0.000      0.652 f
  U3203/Y (NOR2X0_LVT)                                             0.120     0.187      0.839 r
  n2663 (net)                                  15        7.904               0.000      0.839 r
  U3241/A (INVX0_LVT)                                              0.120     0.000      0.839 r
  U3241/Y (INVX0_LVT)                                              0.057     0.031      0.870 f
  n2576 (net)                                   1        0.765               0.000      0.870 f
  U4424/A (INVX1_LVT)                                              0.057     0.000      0.870 f
  U4424/Y (INVX1_LVT)                                              0.149     0.122      0.992 r
  n2664 (net)                                  18        9.640               0.000      0.992 r
  U3225/A2 (NOR2X0_LVT)                                            0.149     0.000      0.992 r
  U3225/Y (NOR2X0_LVT)                                             0.027     0.109      1.101 f
  n2578 (net)                                   1        0.583               0.000      1.101 f
  U3183/A (INVX0_LVT)                                              0.027     0.000      1.101 f
  U3183/Y (INVX0_LVT)                                              0.051     0.048      1.149 r
  n1718 (net)                                   3        1.777               0.000      1.149 r
  U3184/A (INVX0_LVT)                                              0.051     0.000      1.149 r
  U3184/Y (INVX0_LVT)                                              0.059     0.054      1.204 f
  n1719 (net)                                   6        3.327               0.000      1.204 f
  U3222/A (INVX0_LVT)                                              0.059     0.000      1.204 f
  U3222/Y (INVX0_LVT)                                              0.041     0.053      1.257 r
  n2577 (net)                                   1        0.780               0.000      1.257 r
  U4425/A (INVX1_LVT)                                              0.041     0.000      1.257 r
  U4425/Y (INVX1_LVT)                                              0.088     0.071      1.328 f
  n3663 (net)                                  16        8.888               0.000      1.328 f
  U5717/A1 (NAND2X0_LVT)                                           0.088     0.000      1.328 f
  U5717/Y (NAND2X0_LVT)                                            0.067     0.089      1.417 r
  N2775 (net)                                   1        0.678               0.000      1.417 r
  clk_gate_prev_6_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_74)                 0.000      1.417 r
  clk_gate_prev_6_reg/EN (net)                           0.678               0.000      1.417 r
  clk_gate_prev_6_reg/latch/D (LATCHX1_LVT)                        0.067     0.000      1.417 r
  data arrival time                                                                     1.417

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_prev_6_reg/latch/CLK (LATCHX1_LVT)                                0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.417
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.583

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.078   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.922   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: adder/shifted_mantissa_2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/final_mantissa_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkBrentKungAdder24 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/shifted_mantissa_2_reg_0_/CLK (DFFX1_LVT)                  0.000     0.000      0.000 r
  adder/shifted_mantissa_2_reg_0_/Q (DFFX1_LVT)                    0.038     0.182      0.182 f
  adder/rca_calculate_b[0] (net)                2        1.545               0.000      0.182 f
  adder/rca/calculate_b[0] (mkBrentKungAdder24)                              0.000      0.182 f
  adder/rca/calculate_b[0] (net)                         1.545               0.000      0.182 f
  adder/rca/U8/A2 (AND2X1_LVT)                                     0.038     0.000      0.182 f
  adder/rca/U8/Y (AND2X1_LVT)                                      0.037     0.083      0.266 f
  adder/rca/n90 (net)                           2        1.585               0.000      0.266 f
  adder/rca/U6/A (INVX0_LVT)                                       0.037     0.000      0.266 f
  adder/rca/U6/Y (INVX0_LVT)                                       0.028     0.037      0.303 r
  adder/rca/n2 (net)                            1        0.513               0.000      0.303 r
  adder/rca/U11/A1 (OAI21X1_LVT)                                   0.028     0.000      0.303 r
  adder/rca/U11/Y (OAI21X1_LVT)                                    0.044     0.137      0.440 f
  adder/rca/n15 (net)                           2        1.153               0.000      0.440 f
  adder/rca/U25/A1 (AOI21X1_LVT)                                   0.044     0.000      0.440 f
  adder/rca/U25/Y (AOI21X1_LVT)                                    0.035     0.144      0.584 r
  adder/rca/n42 (net)                           2        1.146               0.000      0.584 r
  adder/rca/U56/A2 (OAI21X1_LVT)                                   0.035     0.000      0.584 r
  adder/rca/U56/Y (OAI21X1_LVT)                                    0.044     0.132      0.716 f
  adder/rca/n103 (net)                          2        1.113               0.000      0.716 f
  adder/rca/U119/A1 (AO21X1_LVT)                                   0.044     0.000      0.716 f
  adder/rca/U119/Y (AO21X1_LVT)                                    0.043     0.114      0.830 f
  adder/rca/n112 (net)                          1        1.422               0.000      0.830 f
  adder/rca/U128/CI (FADDX1_LVT)                                   0.043     0.000      0.830 f
  adder/rca/U128/CO (FADDX1_LVT)                                   0.055     0.119      0.949 f
  adder/rca/n111 (net)                          1        1.422               0.000      0.949 f
  adder/rca/U127/CI (FADDX1_LVT)                                   0.055     0.000      0.949 f
  adder/rca/U127/CO (FADDX1_LVT)                                   0.055     0.124      1.073 f
  adder/rca/n110 (net)                          1        1.422               0.000      1.073 f
  adder/rca/U126/CI (FADDX1_LVT)                                   0.055     0.000      1.073 f
  adder/rca/U126/CO (FADDX1_LVT)                                   0.055     0.124      1.197 f
  adder/rca/n109 (net)                          1        1.422               0.000      1.197 f
  adder/rca/U125/CI (FADDX1_LVT)                                   0.055     0.000      1.197 f
  adder/rca/U125/CO (FADDX1_LVT)                                   0.055     0.124      1.321 f
  adder/rca/n108 (net)                          1        1.422               0.000      1.321 f
  adder/rca/U124/CI (FADDX1_LVT)                                   0.055     0.000      1.321 f
  adder/rca/U124/CO (FADDX1_LVT)                                   0.055     0.124      1.445 f
  adder/rca/n107 (net)                          1        1.422               0.000      1.445 f
  adder/rca/U123/CI (FADDX1_LVT)                                   0.055     0.000      1.445 f
  adder/rca/U123/CO (FADDX1_LVT)                                   0.055     0.124      1.568 f
  adder/rca/n106 (net)                          1        1.422               0.000      1.568 f
  adder/rca/U122/CI (FADDX1_LVT)                                   0.055     0.000      1.568 f
  adder/rca/U122/CO (FADDX1_LVT)                                   0.055     0.124      1.692 f
  adder/rca/n105 (net)                          1        1.422               0.000      1.692 f
  adder/rca/U121/CI (FADDX1_LVT)                                   0.055     0.000      1.692 f
  adder/rca/U121/CO (FADDX1_LVT)                                   0.055     0.124      1.816 f
  adder/rca/n104 (net)                          1        1.422               0.000      1.816 f
  adder/rca/U120/CI (FADDX1_LVT)                                   0.055     0.000      1.816 f
  adder/rca/U120/CO (FADDX1_LVT)                                   0.062     0.134      1.951 f
  adder/rca/calculate[0] (net)                  4        2.306               0.000      1.951 f
  adder/rca/calculate[0] (mkBrentKungAdder24)                                0.000      1.951 f
  adder/rca_calculate[0] (net)                           2.306               0.000      1.951 f
  adder/U493/A1 (NAND2X0_LVT)                                      0.062     0.000      1.951 f
  adder/U493/Y (NAND2X0_LVT)                                       0.065     0.075      2.026 r
  adder/n345 (net)                              1        0.705               0.000      2.026 r
  adder/U35/A2 (NOR2X2_LVT)                                        0.065     0.000      2.026 r
  adder/U35/Y (NOR2X2_LVT)                                         0.074     0.144      2.169 f
  adder/n465 (net)                             24       13.194               0.000      2.169 f
  adder/U496/A1 (AO21X1_LVT)                                       0.074     0.000      2.169 f
  adder/U496/Y (AO21X1_LVT)                                        0.044     0.134      2.303 f
  adder/n363 (net)                              2        1.582               0.000      2.303 f
  adder/U507/B0 (HADDX1_LVT)                                       0.044     0.000      2.303 f
  adder/U507/C1 (HADDX1_LVT)                                       0.038     0.083      2.387 f
  adder/n371 (net)                              1        0.980               0.000      2.387 f
  adder/U513/B0 (HADDX1_LVT)                                       0.038     0.000      2.387 f
  adder/U513/C1 (HADDX1_LVT)                                       0.038     0.080      2.466 f
  adder/n379 (net)                              1        0.980               0.000      2.466 f
  adder/U519/B0 (HADDX1_LVT)                                       0.038     0.000      2.466 f
  adder/U519/C1 (HADDX1_LVT)                                       0.038     0.080      2.546 f
  adder/n387 (net)                              1        0.980               0.000      2.546 f
  adder/U524/B0 (HADDX1_LVT)                                       0.038     0.000      2.546 f
  adder/U524/C1 (HADDX1_LVT)                                       0.038     0.080      2.626 f
  adder/n395 (net)                              1        0.980               0.000      2.626 f
  adder/U530/B0 (HADDX1_LVT)                                       0.038     0.000      2.626 f
  adder/U530/C1 (HADDX1_LVT)                                       0.038     0.080      2.706 f
  adder/n403 (net)                              1        0.980               0.000      2.706 f
  adder/U536/B0 (HADDX1_LVT)                                       0.038     0.000      2.706 f
  adder/U536/C1 (HADDX1_LVT)                                       0.038     0.080      2.786 f
  adder/n411 (net)                              1        0.980               0.000      2.786 f
  adder/U542/B0 (HADDX1_LVT)                                       0.038     0.000      2.786 f
  adder/U542/C1 (HADDX1_LVT)                                       0.038     0.080      2.866 f
  adder/n419 (net)                              1        0.980               0.000      2.866 f
  adder/U548/B0 (HADDX1_LVT)                                       0.038     0.000      2.866 f
  adder/U548/C1 (HADDX1_LVT)                                       0.038     0.080      2.945 f
  adder/n427 (net)                              1        0.980               0.000      2.945 f
  adder/U554/B0 (HADDX1_LVT)                                       0.038     0.000      2.945 f
  adder/U554/C1 (HADDX1_LVT)                                       0.038     0.080      3.025 f
  adder/n435 (net)                              1        0.980               0.000      3.025 f
  adder/U560/B0 (HADDX1_LVT)                                       0.038     0.000      3.025 f
  adder/U560/C1 (HADDX1_LVT)                                       0.038     0.080      3.105 f
  adder/n443 (net)                              1        0.980               0.000      3.105 f
  adder/U566/B0 (HADDX1_LVT)                                       0.038     0.000      3.105 f
  adder/U566/C1 (HADDX1_LVT)                                       0.038     0.080      3.185 f
  adder/n451 (net)                              1        0.980               0.000      3.185 f
  adder/U572/B0 (HADDX1_LVT)                                       0.038     0.000      3.185 f
  adder/U572/C1 (HADDX1_LVT)                                       0.038     0.080      3.265 f
  adder/n459 (net)                              1        0.980               0.000      3.265 f
  adder/U578/B0 (HADDX1_LVT)                                       0.038     0.000      3.265 f
  adder/U578/C1 (HADDX1_LVT)                                       0.038     0.080      3.345 f
  adder/n468 (net)                              1        0.980               0.000      3.345 f
  adder/U584/B0 (HADDX1_LVT)                                       0.038     0.000      3.345 f
  adder/U584/C1 (HADDX1_LVT)                                       0.038     0.080      3.424 f
  adder/n476 (net)                              1        0.980               0.000      3.424 f
  adder/U590/B0 (HADDX1_LVT)                                       0.038     0.000      3.424 f
  adder/U590/C1 (HADDX1_LVT)                                       0.038     0.080      3.504 f
  adder/n484 (net)                              1        0.980               0.000      3.504 f
  adder/U597/B0 (HADDX1_LVT)                                       0.038     0.000      3.504 f
  adder/U597/C1 (HADDX1_LVT)                                       0.038     0.080      3.584 f
  adder/n492 (net)                              1        0.980               0.000      3.584 f
  adder/U604/B0 (HADDX1_LVT)                                       0.038     0.000      3.584 f
  adder/U604/C1 (HADDX1_LVT)                                       0.038     0.080      3.664 f
  adder/n500 (net)                              1        0.980               0.000      3.664 f
  adder/U611/B0 (HADDX1_LVT)                                       0.038     0.000      3.664 f
  adder/U611/C1 (HADDX1_LVT)                                       0.038     0.080      3.744 f
  adder/n508 (net)                              1        0.980               0.000      3.744 f
  adder/U618/B0 (HADDX1_LVT)                                       0.038     0.000      3.744 f
  adder/U618/C1 (HADDX1_LVT)                                       0.038     0.080      3.824 f
  adder/n516 (net)                              1        0.980               0.000      3.824 f
  adder/U626/B0 (HADDX1_LVT)                                       0.038     0.000      3.824 f
  adder/U626/C1 (HADDX1_LVT)                                       0.038     0.080      3.903 f
  adder/n525 (net)                              1        0.980               0.000      3.903 f
  adder/U632/B0 (HADDX1_LVT)                                       0.038     0.000      3.903 f
  adder/U632/C1 (HADDX1_LVT)                                       0.039     0.082      3.985 f
  adder/n531 (net)                              1        1.184               0.000      3.985 f
  adder/U635/A1 (XNOR2X1_LVT)                                      0.039     0.000      3.985 f
  adder/U635/Y (XNOR2X1_LVT)                                       0.044     0.131      4.116 r
  adder/n533 (net)                              1        0.590               0.000      4.116 r
  adder/U636/A1 (NOR2X0_LVT)                                       0.044     0.000      4.116 r
  adder/U636/Y (NOR2X0_LVT)                                        0.027     0.092      4.208 f
  adder/n534 (net)                              1        0.687               0.000      4.208 f
  adder/U637/A2 (OR2X1_LVT)                                        0.027     0.000      4.208 f
  adder/U637/Y (OR2X1_LVT)                                         0.028     0.065      4.273 f
  adder/N298 (net)                              1        0.544               0.000      4.273 f
  adder/final_mantissa_reg_22_/D (DFFX1_LVT)                       0.028     0.000      4.273 f
  data arrival time                                                                     4.273

  clock CLK (rise edge)                                                      6.000      6.000
  clock network delay (ideal)                                                0.000      6.000
  clock uncertainty                                                         -1.000      5.000
  adder/final_mantissa_reg_22_/CLK (DFFX1_LVT)                               0.000      5.000 r
  library setup time                                                        -0.081      4.919
  data required time                                                                    4.919
  ----------------------------------------------------------------------------------------------
  data required time                                                                    4.919
  data arrival time                                                                    -4.273
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.645


  Startpoint: adder/shifted_mantissa_2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/final_mantissa_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkBrentKungAdder24 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/shifted_mantissa_2_reg_0_/CLK (DFFX1_LVT)                  0.000     0.000      0.000 r
  adder/shifted_mantissa_2_reg_0_/Q (DFFX1_LVT)                    0.038     0.182      0.182 f
  adder/rca_calculate_b[0] (net)                2        1.545               0.000      0.182 f
  adder/rca/calculate_b[0] (mkBrentKungAdder24)                              0.000      0.182 f
  adder/rca/calculate_b[0] (net)                         1.545               0.000      0.182 f
  adder/rca/U8/A2 (AND2X1_LVT)                                     0.038     0.000      0.182 f
  adder/rca/U8/Y (AND2X1_LVT)                                      0.037     0.083      0.266 f
  adder/rca/n90 (net)                           2        1.585               0.000      0.266 f
  adder/rca/U6/A (INVX0_LVT)                                       0.037     0.000      0.266 f
  adder/rca/U6/Y (INVX0_LVT)                                       0.028     0.037      0.303 r
  adder/rca/n2 (net)                            1        0.513               0.000      0.303 r
  adder/rca/U11/A1 (OAI21X1_LVT)                                   0.028     0.000      0.303 r
  adder/rca/U11/Y (OAI21X1_LVT)                                    0.044     0.137      0.440 f
  adder/rca/n15 (net)                           2        1.153               0.000      0.440 f
  adder/rca/U25/A1 (AOI21X1_LVT)                                   0.044     0.000      0.440 f
  adder/rca/U25/Y (AOI21X1_LVT)                                    0.035     0.144      0.584 r
  adder/rca/n42 (net)                           2        1.146               0.000      0.584 r
  adder/rca/U56/A2 (OAI21X1_LVT)                                   0.035     0.000      0.584 r
  adder/rca/U56/Y (OAI21X1_LVT)                                    0.044     0.132      0.716 f
  adder/rca/n103 (net)                          2        1.113               0.000      0.716 f
  adder/rca/U119/A1 (AO21X1_LVT)                                   0.044     0.000      0.716 f
  adder/rca/U119/Y (AO21X1_LVT)                                    0.043     0.114      0.830 f
  adder/rca/n112 (net)                          1        1.422               0.000      0.830 f
  adder/rca/U128/CI (FADDX1_LVT)                                   0.043     0.000      0.830 f
  adder/rca/U128/CO (FADDX1_LVT)                                   0.055     0.119      0.949 f
  adder/rca/n111 (net)                          1        1.422               0.000      0.949 f
  adder/rca/U127/CI (FADDX1_LVT)                                   0.055     0.000      0.949 f
  adder/rca/U127/CO (FADDX1_LVT)                                   0.055     0.124      1.073 f
  adder/rca/n110 (net)                          1        1.422               0.000      1.073 f
  adder/rca/U126/CI (FADDX1_LVT)                                   0.055     0.000      1.073 f
  adder/rca/U126/CO (FADDX1_LVT)                                   0.055     0.124      1.197 f
  adder/rca/n109 (net)                          1        1.422               0.000      1.197 f
  adder/rca/U125/CI (FADDX1_LVT)                                   0.055     0.000      1.197 f
  adder/rca/U125/CO (FADDX1_LVT)                                   0.055     0.124      1.321 f
  adder/rca/n108 (net)                          1        1.422               0.000      1.321 f
  adder/rca/U124/CI (FADDX1_LVT)                                   0.055     0.000      1.321 f
  adder/rca/U124/CO (FADDX1_LVT)                                   0.055     0.124      1.445 f
  adder/rca/n107 (net)                          1        1.422               0.000      1.445 f
  adder/rca/U123/CI (FADDX1_LVT)                                   0.055     0.000      1.445 f
  adder/rca/U123/CO (FADDX1_LVT)                                   0.055     0.124      1.568 f
  adder/rca/n106 (net)                          1        1.422               0.000      1.568 f
  adder/rca/U122/CI (FADDX1_LVT)                                   0.055     0.000      1.568 f
  adder/rca/U122/CO (FADDX1_LVT)                                   0.055     0.124      1.692 f
  adder/rca/n105 (net)                          1        1.422               0.000      1.692 f
  adder/rca/U121/CI (FADDX1_LVT)                                   0.055     0.000      1.692 f
  adder/rca/U121/CO (FADDX1_LVT)                                   0.055     0.124      1.816 f
  adder/rca/n104 (net)                          1        1.422               0.000      1.816 f
  adder/rca/U120/CI (FADDX1_LVT)                                   0.055     0.000      1.816 f
  adder/rca/U120/CO (FADDX1_LVT)                                   0.062     0.134      1.951 f
  adder/rca/calculate[0] (net)                  4        2.306               0.000      1.951 f
  adder/rca/calculate[0] (mkBrentKungAdder24)                                0.000      1.951 f
  adder/rca_calculate[0] (net)                           2.306               0.000      1.951 f
  adder/U494/A1 (NOR2X0_LVT)                                       0.062     0.000      1.951 f
  adder/U494/Y (NOR2X0_LVT)                                        0.044     0.140      2.091 r
  adder/n350 (net)                              2        2.029               0.000      2.091 r
  adder/U72/A (INVX2_LVT)                                          0.044     0.000      2.091 r
  adder/U72/Y (INVX2_LVT)                                          0.081     0.068      2.158 f
  adder/n527 (net)                             23       16.256               0.000      2.158 f
  adder/U495/A2 (NOR2X0_LVT)                                       0.081     0.000      2.158 f
  adder/U495/Y (NOR2X0_LVT)                                        0.027     0.117      2.276 r
  adder/n349 (net)                              1        0.540               0.000      2.276 r
  adder/U496/A3 (AO21X1_LVT)                                       0.027     0.000      2.276 r
  adder/U496/Y (AO21X1_LVT)                                        0.053     0.063      2.339 r
  adder/n363 (net)                              2        1.602               0.000      2.339 r
  adder/U507/B0 (HADDX1_LVT)                                       0.053     0.000      2.339 r
  adder/U507/C1 (HADDX1_LVT)                                       0.041     0.081      2.420 r
  adder/n371 (net)                              1        1.011               0.000      2.420 r
  adder/U513/B0 (HADDX1_LVT)                                       0.041     0.000      2.420 r
  adder/U513/C1 (HADDX1_LVT)                                       0.040     0.078      2.498 r
  adder/n379 (net)                              1        1.011               0.000      2.498 r
  adder/U519/B0 (HADDX1_LVT)                                       0.040     0.000      2.498 r
  adder/U519/C1 (HADDX1_LVT)                                       0.040     0.077      2.575 r
  adder/n387 (net)                              1        1.011               0.000      2.575 r
  adder/U524/B0 (HADDX1_LVT)                                       0.040     0.000      2.575 r
  adder/U524/C1 (HADDX1_LVT)                                       0.040     0.077      2.652 r
  adder/n395 (net)                              1        1.011               0.000      2.652 r
  adder/U530/B0 (HADDX1_LVT)                                       0.040     0.000      2.652 r
  adder/U530/C1 (HADDX1_LVT)                                       0.040     0.077      2.730 r
  adder/n403 (net)                              1        1.011               0.000      2.730 r
  adder/U536/B0 (HADDX1_LVT)                                       0.040     0.000      2.730 r
  adder/U536/C1 (HADDX1_LVT)                                       0.040     0.077      2.807 r
  adder/n411 (net)                              1        1.011               0.000      2.807 r
  adder/U542/B0 (HADDX1_LVT)                                       0.040     0.000      2.807 r
  adder/U542/C1 (HADDX1_LVT)                                       0.040     0.077      2.885 r
  adder/n419 (net)                              1        1.011               0.000      2.885 r
  adder/U548/B0 (HADDX1_LVT)                                       0.040     0.000      2.885 r
  adder/U548/C1 (HADDX1_LVT)                                       0.040     0.077      2.962 r
  adder/n427 (net)                              1        1.011               0.000      2.962 r
  adder/U554/B0 (HADDX1_LVT)                                       0.040     0.000      2.962 r
  adder/U554/C1 (HADDX1_LVT)                                       0.040     0.077      3.039 r
  adder/n435 (net)                              1        1.011               0.000      3.039 r
  adder/U560/B0 (HADDX1_LVT)                                       0.040     0.000      3.039 r
  adder/U560/C1 (HADDX1_LVT)                                       0.040     0.077      3.117 r
  adder/n443 (net)                              1        1.011               0.000      3.117 r
  adder/U566/B0 (HADDX1_LVT)                                       0.040     0.000      3.117 r
  adder/U566/C1 (HADDX1_LVT)                                       0.040     0.077      3.194 r
  adder/n451 (net)                              1        1.011               0.000      3.194 r
  adder/U572/B0 (HADDX1_LVT)                                       0.040     0.000      3.194 r
  adder/U572/C1 (HADDX1_LVT)                                       0.040     0.077      3.272 r
  adder/n459 (net)                              1        1.011               0.000      3.272 r
  adder/U578/B0 (HADDX1_LVT)                                       0.040     0.000      3.272 r
  adder/U578/C1 (HADDX1_LVT)                                       0.040     0.077      3.349 r
  adder/n468 (net)                              1        1.011               0.000      3.349 r
  adder/U584/B0 (HADDX1_LVT)                                       0.040     0.000      3.349 r
  adder/U584/C1 (HADDX1_LVT)                                       0.040     0.077      3.427 r
  adder/n476 (net)                              1        1.011               0.000      3.427 r
  adder/U590/B0 (HADDX1_LVT)                                       0.040     0.000      3.427 r
  adder/U590/C1 (HADDX1_LVT)                                       0.040     0.077      3.504 r
  adder/n484 (net)                              1        1.011               0.000      3.504 r
  adder/U597/B0 (HADDX1_LVT)                                       0.040     0.000      3.504 r
  adder/U597/C1 (HADDX1_LVT)                                       0.040     0.077      3.581 r
  adder/n492 (net)                              1        1.011               0.000      3.581 r
  adder/U604/B0 (HADDX1_LVT)                                       0.040     0.000      3.581 r
  adder/U604/C1 (HADDX1_LVT)                                       0.040     0.077      3.659 r
  adder/n500 (net)                              1        1.011               0.000      3.659 r
  adder/U611/B0 (HADDX1_LVT)                                       0.040     0.000      3.659 r
  adder/U611/C1 (HADDX1_LVT)                                       0.040     0.077      3.736 r
  adder/n508 (net)                              1        1.011               0.000      3.736 r
  adder/U618/B0 (HADDX1_LVT)                                       0.040     0.000      3.736 r
  adder/U618/C1 (HADDX1_LVT)                                       0.040     0.077      3.814 r
  adder/n516 (net)                              1        1.011               0.000      3.814 r
  adder/U626/B0 (HADDX1_LVT)                                       0.040     0.000      3.814 r
  adder/U626/C1 (HADDX1_LVT)                                       0.040     0.077      3.891 r
  adder/n525 (net)                              1        1.011               0.000      3.891 r
  adder/U632/B0 (HADDX1_LVT)                                       0.040     0.000      3.891 r
  adder/U632/SO (HADDX1_LVT)                                       0.045     0.122      4.013 f
  adder/n518 (net)                              1        0.583               0.000      4.013 f
  adder/U9/A (INVX0_LVT)                                           0.045     0.000      4.013 f
  adder/U9/Y (INVX0_LVT)                                           0.033     0.042      4.055 r
  adder/n519 (net)                              1        0.590               0.000      4.055 r
  adder/U627/A1 (NOR2X0_LVT)                                       0.033     0.000      4.055 r
  adder/U627/Y (NOR2X0_LVT)                                        0.027     0.088      4.143 f
  adder/n520 (net)                              1        0.687               0.000      4.143 f
  adder/U628/A2 (OR2X1_LVT)                                        0.027     0.000      4.143 f
  adder/U628/Y (OR2X1_LVT)                                         0.028     0.065      4.208 f
  adder/N297 (net)                              1        0.544               0.000      4.208 f
  adder/final_mantissa_reg_21_/D (DFFX1_LVT)                       0.028     0.000      4.208 f
  data arrival time                                                                     4.208

  clock CLK (rise edge)                                                      6.000      6.000
  clock network delay (ideal)                                                0.000      6.000
  clock uncertainty                                                         -1.000      5.000
  adder/final_mantissa_reg_21_/CLK (DFFX1_LVT)                               0.000      5.000 r
  library setup time                                                        -0.081      4.919
  data required time                                                                    4.919
  ----------------------------------------------------------------------------------------------
  data required time                                                                    4.919
  data arrival time                                                                    -4.208
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.711


  Startpoint: n_reg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_prev_9_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_1_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_1_/Q (DFFX1_LVT)                                       0.054     0.199      0.199 f
  n_reg[1] (net)                                7        3.925               0.000      0.199 f
  U3577/A1 (NOR2X0_LVT)                                            0.054     0.000      0.199 f
  U3577/Y (NOR2X0_LVT)                                             0.046     0.136      0.335 r
  n3915 (net)                                   3        2.156               0.000      0.335 r
  U3578/B0 (HADDX1_LVT)                                            0.046     0.000      0.335 r
  U3578/SO (HADDX1_LVT)                                            0.054     0.134      0.469 f
  n3918 (net)                                   3        1.634               0.000      0.469 f
  U3338/A (INVX0_LVT)                                              0.054     0.000      0.469 f
  U3338/Y (INVX0_LVT)                                              0.046     0.057      0.526 r
  n1808 (net)                                   2        1.242               0.000      0.526 r
  U3582/A1 (AO21X1_LVT)                                            0.046     0.000      0.526 r
  U3582/Y (AO21X1_LVT)                                             0.038     0.086      0.612 r
  n1810 (net)                                   1        0.558               0.000      0.612 r
  U3584/A3 (AO22X1_LVT)                                            0.038     0.000      0.612 r
  U3584/Y (AO22X1_LVT)                                             0.038     0.074      0.686 r
  n1813 (net)                                   1        0.565               0.000      0.686 r
  U3586/A3 (AOI22X1_LVT)                                           0.038     0.000      0.686 r
  U3586/Y (AOI22X1_LVT)                                            0.027     0.097      0.783 f
  n1815 (net)                                   1        0.688               0.000      0.783 f
  U3587/A2 (OR2X1_LVT)                                             0.027     0.000      0.783 f
  U3587/Y (OR2X1_LVT)                                              0.049     0.087      0.870 f
  n4015 (net)                                   6        3.421               0.000      0.870 f
  U3196/A2 (OR2X1_LVT)                                             0.049     0.000      0.870 f
  U3196/Y (OR2X1_LVT)                                              0.094     0.130      0.999 f
  n3779 (net)                                  19        9.221               0.000      0.999 f
  U5595/A (INVX1_LVT)                                              0.094     0.000      0.999 f
  U5595/Y (INVX1_LVT)                                              0.052     0.061      1.061 r
  n3621 (net)                                   1        0.780               0.000      1.061 r
  U3180/A (INVX1_LVT)                                              0.052     0.000      1.061 r
  U3180/Y (INVX1_LVT)                                              0.075     0.065      1.126 f
  n3756 (net)                                  15        7.029               0.000      1.126 f
  U5651/A2 (NAND2X0_LVT)                                           0.075     0.000      1.126 f
  U5651/Y (NAND2X0_LVT)                                            0.069     0.086      1.212 r
  N2874 (net)                                   1        0.678               0.000      1.212 r
  clk_gate_prev_9_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_77)                 0.000      1.212 r
  clk_gate_prev_9_reg/EN (net)                           0.678               0.000      1.212 r
  clk_gate_prev_9_reg/latch/D (LATCHX1_LVT)                        0.069     0.000      1.212 r
  data arrival time                                                                     1.212

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_prev_9_reg/latch/CLK (LATCHX1_LVT)                                0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.788

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.078   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.922   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: n_reg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_prev_8_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_1_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_1_/Q (DFFX1_LVT)                                       0.054     0.199      0.199 f
  n_reg[1] (net)                                7        3.925               0.000      0.199 f
  U3577/A1 (NOR2X0_LVT)                                            0.054     0.000      0.199 f
  U3577/Y (NOR2X0_LVT)                                             0.046     0.136      0.335 r
  n3915 (net)                                   3        2.156               0.000      0.335 r
  U3578/B0 (HADDX1_LVT)                                            0.046     0.000      0.335 r
  U3578/SO (HADDX1_LVT)                                            0.054     0.134      0.469 f
  n3918 (net)                                   3        1.634               0.000      0.469 f
  U3338/A (INVX0_LVT)                                              0.054     0.000      0.469 f
  U3338/Y (INVX0_LVT)                                              0.046     0.057      0.526 r
  n1808 (net)                                   2        1.242               0.000      0.526 r
  U3582/A1 (AO21X1_LVT)                                            0.046     0.000      0.526 r
  U3582/Y (AO21X1_LVT)                                             0.038     0.086      0.612 r
  n1810 (net)                                   1        0.558               0.000      0.612 r
  U3584/A3 (AO22X1_LVT)                                            0.038     0.000      0.612 r
  U3584/Y (AO22X1_LVT)                                             0.038     0.074      0.686 r
  n1813 (net)                                   1        0.565               0.000      0.686 r
  U3586/A3 (AOI22X1_LVT)                                           0.038     0.000      0.686 r
  U3586/Y (AOI22X1_LVT)                                            0.027     0.097      0.783 f
  n1815 (net)                                   1        0.688               0.000      0.783 f
  U3587/A2 (OR2X1_LVT)                                             0.027     0.000      0.783 f
  U3587/Y (OR2X1_LVT)                                              0.049     0.087      0.870 f
  n4015 (net)                                   6        3.421               0.000      0.870 f
  U3196/A2 (OR2X1_LVT)                                             0.049     0.000      0.870 f
  U3196/Y (OR2X1_LVT)                                              0.094     0.130      0.999 f
  n3779 (net)                                  19        9.221               0.000      0.999 f
  U5595/A (INVX1_LVT)                                              0.094     0.000      0.999 f
  U5595/Y (INVX1_LVT)                                              0.052     0.061      1.061 r
  n3621 (net)                                   1        0.780               0.000      1.061 r
  U3180/A (INVX1_LVT)                                              0.052     0.000      1.061 r
  U3180/Y (INVX1_LVT)                                              0.075     0.065      1.126 f
  n3756 (net)                                  15        7.029               0.000      1.126 f
  U5684/A2 (NAND2X0_LVT)                                           0.075     0.000      1.126 f
  U5684/Y (NAND2X0_LVT)                                            0.069     0.086      1.212 r
  N2841 (net)                                   1        0.678               0.000      1.212 r
  clk_gate_prev_8_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_76)                 0.000      1.212 r
  clk_gate_prev_8_reg/EN (net)                           0.678               0.000      1.212 r
  clk_gate_prev_8_reg/latch/D (LATCHX1_LVT)                        0.069     0.000      1.212 r
  data arrival time                                                                     1.212

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_prev_8_reg/latch/CLK (LATCHX1_LVT)                                0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.788

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.078   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.922   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: n_reg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_prev_7_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_1_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_1_/Q (DFFX1_LVT)                                       0.054     0.199      0.199 f
  n_reg[1] (net)                                7        3.925               0.000      0.199 f
  U3577/A1 (NOR2X0_LVT)                                            0.054     0.000      0.199 f
  U3577/Y (NOR2X0_LVT)                                             0.046     0.136      0.335 r
  n3915 (net)                                   3        2.156               0.000      0.335 r
  U3578/B0 (HADDX1_LVT)                                            0.046     0.000      0.335 r
  U3578/SO (HADDX1_LVT)                                            0.054     0.134      0.469 f
  n3918 (net)                                   3        1.634               0.000      0.469 f
  U3338/A (INVX0_LVT)                                              0.054     0.000      0.469 f
  U3338/Y (INVX0_LVT)                                              0.046     0.057      0.526 r
  n1808 (net)                                   2        1.242               0.000      0.526 r
  U3582/A1 (AO21X1_LVT)                                            0.046     0.000      0.526 r
  U3582/Y (AO21X1_LVT)                                             0.038     0.086      0.612 r
  n1810 (net)                                   1        0.558               0.000      0.612 r
  U3584/A3 (AO22X1_LVT)                                            0.038     0.000      0.612 r
  U3584/Y (AO22X1_LVT)                                             0.038     0.074      0.686 r
  n1813 (net)                                   1        0.565               0.000      0.686 r
  U3586/A3 (AOI22X1_LVT)                                           0.038     0.000      0.686 r
  U3586/Y (AOI22X1_LVT)                                            0.027     0.097      0.783 f
  n1815 (net)                                   1        0.688               0.000      0.783 f
  U3587/A2 (OR2X1_LVT)                                             0.027     0.000      0.783 f
  U3587/Y (OR2X1_LVT)                                              0.049     0.087      0.870 f
  n4015 (net)                                   6        3.421               0.000      0.870 f
  U3196/A2 (OR2X1_LVT)                                             0.049     0.000      0.870 f
  U3196/Y (OR2X1_LVT)                                              0.094     0.130      0.999 f
  n3779 (net)                                  19        9.221               0.000      0.999 f
  U5595/A (INVX1_LVT)                                              0.094     0.000      0.999 f
  U5595/Y (INVX1_LVT)                                              0.052     0.061      1.061 r
  n3621 (net)                                   1        0.780               0.000      1.061 r
  U3180/A (INVX1_LVT)                                              0.052     0.000      1.061 r
  U3180/Y (INVX1_LVT)                                              0.075     0.065      1.126 f
  n3756 (net)                                  15        7.029               0.000      1.126 f
  U5716/A2 (NAND2X0_LVT)                                           0.075     0.000      1.126 f
  U5716/Y (NAND2X0_LVT)                                            0.069     0.086      1.212 r
  N2808 (net)                                   1        0.678               0.000      1.212 r
  clk_gate_prev_7_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_75)                 0.000      1.212 r
  clk_gate_prev_7_reg/EN (net)                           0.678               0.000      1.212 r
  clk_gate_prev_7_reg/latch/D (LATCHX1_LVT)                        0.069     0.000      1.212 r
  data arrival time                                                                     1.212

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_prev_7_reg/latch/CLK (LATCHX1_LVT)                                0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.788

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.078   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.922   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: n_reg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_prev_5_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_1_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_1_/Q (DFFX1_LVT)                                       0.054     0.199      0.199 f
  n_reg[1] (net)                                7        3.925               0.000      0.199 f
  U3577/A1 (NOR2X0_LVT)                                            0.054     0.000      0.199 f
  U3577/Y (NOR2X0_LVT)                                             0.046     0.136      0.335 r
  n3915 (net)                                   3        2.156               0.000      0.335 r
  U3578/B0 (HADDX1_LVT)                                            0.046     0.000      0.335 r
  U3578/SO (HADDX1_LVT)                                            0.054     0.134      0.469 f
  n3918 (net)                                   3        1.634               0.000      0.469 f
  U3338/A (INVX0_LVT)                                              0.054     0.000      0.469 f
  U3338/Y (INVX0_LVT)                                              0.046     0.057      0.526 r
  n1808 (net)                                   2        1.242               0.000      0.526 r
  U3582/A1 (AO21X1_LVT)                                            0.046     0.000      0.526 r
  U3582/Y (AO21X1_LVT)                                             0.038     0.086      0.612 r
  n1810 (net)                                   1        0.558               0.000      0.612 r
  U3584/A3 (AO22X1_LVT)                                            0.038     0.000      0.612 r
  U3584/Y (AO22X1_LVT)                                             0.038     0.074      0.686 r
  n1813 (net)                                   1        0.565               0.000      0.686 r
  U3586/A3 (AOI22X1_LVT)                                           0.038     0.000      0.686 r
  U3586/Y (AOI22X1_LVT)                                            0.027     0.097      0.783 f
  n1815 (net)                                   1        0.688               0.000      0.783 f
  U3587/A2 (OR2X1_LVT)                                             0.027     0.000      0.783 f
  U3587/Y (OR2X1_LVT)                                              0.049     0.087      0.870 f
  n4015 (net)                                   6        3.421               0.000      0.870 f
  U3196/A2 (OR2X1_LVT)                                             0.049     0.000      0.870 f
  U3196/Y (OR2X1_LVT)                                              0.094     0.130      0.999 f
  n3779 (net)                                  19        9.221               0.000      0.999 f
  U5595/A (INVX1_LVT)                                              0.094     0.000      0.999 f
  U5595/Y (INVX1_LVT)                                              0.052     0.061      1.061 r
  n3621 (net)                                   1        0.780               0.000      1.061 r
  U3180/A (INVX1_LVT)                                              0.052     0.000      1.061 r
  U3180/Y (INVX1_LVT)                                              0.075     0.065      1.126 f
  n3756 (net)                                  15        7.029               0.000      1.126 f
  U5749/A2 (NAND2X0_LVT)                                           0.075     0.000      1.126 f
  U5749/Y (NAND2X0_LVT)                                            0.069     0.086      1.212 r
  N2742 (net)                                   1        0.678               0.000      1.212 r
  clk_gate_prev_5_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_73)                 0.000      1.212 r
  clk_gate_prev_5_reg/EN (net)                           0.678               0.000      1.212 r
  clk_gate_prev_5_reg/latch/D (LATCHX1_LVT)                        0.069     0.000      1.212 r
  data arrival time                                                                     1.212

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_prev_5_reg/latch/CLK (LATCHX1_LVT)                                0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.788

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.078   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.922   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: n_reg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_prev_4_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_1_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_1_/Q (DFFX1_LVT)                                       0.054     0.199      0.199 f
  n_reg[1] (net)                                7        3.925               0.000      0.199 f
  U3577/A1 (NOR2X0_LVT)                                            0.054     0.000      0.199 f
  U3577/Y (NOR2X0_LVT)                                             0.046     0.136      0.335 r
  n3915 (net)                                   3        2.156               0.000      0.335 r
  U3578/B0 (HADDX1_LVT)                                            0.046     0.000      0.335 r
  U3578/SO (HADDX1_LVT)                                            0.054     0.134      0.469 f
  n3918 (net)                                   3        1.634               0.000      0.469 f
  U3338/A (INVX0_LVT)                                              0.054     0.000      0.469 f
  U3338/Y (INVX0_LVT)                                              0.046     0.057      0.526 r
  n1808 (net)                                   2        1.242               0.000      0.526 r
  U3582/A1 (AO21X1_LVT)                                            0.046     0.000      0.526 r
  U3582/Y (AO21X1_LVT)                                             0.038     0.086      0.612 r
  n1810 (net)                                   1        0.558               0.000      0.612 r
  U3584/A3 (AO22X1_LVT)                                            0.038     0.000      0.612 r
  U3584/Y (AO22X1_LVT)                                             0.038     0.074      0.686 r
  n1813 (net)                                   1        0.565               0.000      0.686 r
  U3586/A3 (AOI22X1_LVT)                                           0.038     0.000      0.686 r
  U3586/Y (AOI22X1_LVT)                                            0.027     0.097      0.783 f
  n1815 (net)                                   1        0.688               0.000      0.783 f
  U3587/A2 (OR2X1_LVT)                                             0.027     0.000      0.783 f
  U3587/Y (OR2X1_LVT)                                              0.049     0.087      0.870 f
  n4015 (net)                                   6        3.421               0.000      0.870 f
  U3196/A2 (OR2X1_LVT)                                             0.049     0.000      0.870 f
  U3196/Y (OR2X1_LVT)                                              0.094     0.130      0.999 f
  n3779 (net)                                  19        9.221               0.000      0.999 f
  U5595/A (INVX1_LVT)                                              0.094     0.000      0.999 f
  U5595/Y (INVX1_LVT)                                              0.052     0.061      1.061 r
  n3621 (net)                                   1        0.780               0.000      1.061 r
  U3180/A (INVX1_LVT)                                              0.052     0.000      1.061 r
  U3180/Y (INVX1_LVT)                                              0.075     0.065      1.126 f
  n3756 (net)                                  15        7.029               0.000      1.126 f
  U5781/A2 (NAND2X0_LVT)                                           0.075     0.000      1.126 f
  U5781/Y (NAND2X0_LVT)                                            0.069     0.086      1.212 r
  N2709 (net)                                   1        0.678               0.000      1.212 r
  clk_gate_prev_4_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_72)                 0.000      1.212 r
  clk_gate_prev_4_reg/EN (net)                           0.678               0.000      1.212 r
  clk_gate_prev_4_reg/latch/D (LATCHX1_LVT)                        0.069     0.000      1.212 r
  data arrival time                                                                     1.212

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_prev_4_reg/latch/CLK (LATCHX1_LVT)                                0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.788

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.078   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.922   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: n_reg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_prev_31_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_1_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_1_/Q (DFFX1_LVT)                                       0.054     0.199      0.199 f
  n_reg[1] (net)                                7        3.925               0.000      0.199 f
  U3577/A1 (NOR2X0_LVT)                                            0.054     0.000      0.199 f
  U3577/Y (NOR2X0_LVT)                                             0.046     0.136      0.335 r
  n3915 (net)                                   3        2.156               0.000      0.335 r
  U3578/B0 (HADDX1_LVT)                                            0.046     0.000      0.335 r
  U3578/SO (HADDX1_LVT)                                            0.054     0.134      0.469 f
  n3918 (net)                                   3        1.634               0.000      0.469 f
  U3338/A (INVX0_LVT)                                              0.054     0.000      0.469 f
  U3338/Y (INVX0_LVT)                                              0.046     0.057      0.526 r
  n1808 (net)                                   2        1.242               0.000      0.526 r
  U3582/A1 (AO21X1_LVT)                                            0.046     0.000      0.526 r
  U3582/Y (AO21X1_LVT)                                             0.038     0.086      0.612 r
  n1810 (net)                                   1        0.558               0.000      0.612 r
  U3584/A3 (AO22X1_LVT)                                            0.038     0.000      0.612 r
  U3584/Y (AO22X1_LVT)                                             0.038     0.074      0.686 r
  n1813 (net)                                   1        0.565               0.000      0.686 r
  U3586/A3 (AOI22X1_LVT)                                           0.038     0.000      0.686 r
  U3586/Y (AOI22X1_LVT)                                            0.027     0.097      0.783 f
  n1815 (net)                                   1        0.688               0.000      0.783 f
  U3587/A2 (OR2X1_LVT)                                             0.027     0.000      0.783 f
  U3587/Y (OR2X1_LVT)                                              0.049     0.087      0.870 f
  n4015 (net)                                   6        3.421               0.000      0.870 f
  U3196/A2 (OR2X1_LVT)                                             0.049     0.000      0.870 f
  U3196/Y (OR2X1_LVT)                                              0.094     0.130      0.999 f
  n3779 (net)                                  19        9.221               0.000      0.999 f
  U5595/A (INVX1_LVT)                                              0.094     0.000      0.999 f
  U5595/Y (INVX1_LVT)                                              0.052     0.061      1.061 r
  n3621 (net)                                   1        0.780               0.000      1.061 r
  U3180/A (INVX1_LVT)                                              0.052     0.000      1.061 r
  U3180/Y (INVX1_LVT)                                              0.075     0.065      1.126 f
  n3756 (net)                                  15        7.029               0.000      1.126 f
  U5814/A2 (NAND2X0_LVT)                                           0.075     0.000      1.126 f
  U5814/Y (NAND2X0_LVT)                                            0.069     0.086      1.212 r
  N2676 (net)                                   1        0.678               0.000      1.212 r
  clk_gate_prev_31_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_71)                0.000      1.212 r
  clk_gate_prev_31_reg/EN (net)                          0.678               0.000      1.212 r
  clk_gate_prev_31_reg/latch/D (LATCHX1_LVT)                       0.069     0.000      1.212 r
  data arrival time                                                                     1.212

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_prev_31_reg/latch/CLK (LATCHX1_LVT)                               0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.788

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.078   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.922   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: n_reg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_prev_30_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_1_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_1_/Q (DFFX1_LVT)                                       0.054     0.199      0.199 f
  n_reg[1] (net)                                7        3.925               0.000      0.199 f
  U3577/A1 (NOR2X0_LVT)                                            0.054     0.000      0.199 f
  U3577/Y (NOR2X0_LVT)                                             0.046     0.136      0.335 r
  n3915 (net)                                   3        2.156               0.000      0.335 r
  U3578/B0 (HADDX1_LVT)                                            0.046     0.000      0.335 r
  U3578/SO (HADDX1_LVT)                                            0.054     0.134      0.469 f
  n3918 (net)                                   3        1.634               0.000      0.469 f
  U3338/A (INVX0_LVT)                                              0.054     0.000      0.469 f
  U3338/Y (INVX0_LVT)                                              0.046     0.057      0.526 r
  n1808 (net)                                   2        1.242               0.000      0.526 r
  U3582/A1 (AO21X1_LVT)                                            0.046     0.000      0.526 r
  U3582/Y (AO21X1_LVT)                                             0.038     0.086      0.612 r
  n1810 (net)                                   1        0.558               0.000      0.612 r
  U3584/A3 (AO22X1_LVT)                                            0.038     0.000      0.612 r
  U3584/Y (AO22X1_LVT)                                             0.038     0.074      0.686 r
  n1813 (net)                                   1        0.565               0.000      0.686 r
  U3586/A3 (AOI22X1_LVT)                                           0.038     0.000      0.686 r
  U3586/Y (AOI22X1_LVT)                                            0.027     0.097      0.783 f
  n1815 (net)                                   1        0.688               0.000      0.783 f
  U3587/A2 (OR2X1_LVT)                                             0.027     0.000      0.783 f
  U3587/Y (OR2X1_LVT)                                              0.049     0.087      0.870 f
  n4015 (net)                                   6        3.421               0.000      0.870 f
  U3196/A2 (OR2X1_LVT)                                             0.049     0.000      0.870 f
  U3196/Y (OR2X1_LVT)                                              0.094     0.130      0.999 f
  n3779 (net)                                  19        9.221               0.000      0.999 f
  U5595/A (INVX1_LVT)                                              0.094     0.000      0.999 f
  U5595/Y (INVX1_LVT)                                              0.052     0.061      1.061 r
  n3621 (net)                                   1        0.780               0.000      1.061 r
  U3180/A (INVX1_LVT)                                              0.052     0.000      1.061 r
  U3180/Y (INVX1_LVT)                                              0.075     0.065      1.126 f
  n3756 (net)                                  15        7.029               0.000      1.126 f
  U5847/A2 (NAND2X0_LVT)                                           0.075     0.000      1.126 f
  U5847/Y (NAND2X0_LVT)                                            0.069     0.086      1.212 r
  N2643 (net)                                   1        0.678               0.000      1.212 r
  clk_gate_prev_30_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_70)                0.000      1.212 r
  clk_gate_prev_30_reg/EN (net)                          0.678               0.000      1.212 r
  clk_gate_prev_30_reg/latch/D (LATCHX1_LVT)                       0.069     0.000      1.212 r
  data arrival time                                                                     1.212

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_prev_30_reg/latch/CLK (LATCHX1_LVT)                               0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.788

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.078   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.922   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: n_reg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_prev_3_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_1_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_1_/Q (DFFX1_LVT)                                       0.054     0.199      0.199 f
  n_reg[1] (net)                                7        3.925               0.000      0.199 f
  U3577/A1 (NOR2X0_LVT)                                            0.054     0.000      0.199 f
  U3577/Y (NOR2X0_LVT)                                             0.046     0.136      0.335 r
  n3915 (net)                                   3        2.156               0.000      0.335 r
  U3578/B0 (HADDX1_LVT)                                            0.046     0.000      0.335 r
  U3578/SO (HADDX1_LVT)                                            0.054     0.134      0.469 f
  n3918 (net)                                   3        1.634               0.000      0.469 f
  U3338/A (INVX0_LVT)                                              0.054     0.000      0.469 f
  U3338/Y (INVX0_LVT)                                              0.046     0.057      0.526 r
  n1808 (net)                                   2        1.242               0.000      0.526 r
  U3582/A1 (AO21X1_LVT)                                            0.046     0.000      0.526 r
  U3582/Y (AO21X1_LVT)                                             0.038     0.086      0.612 r
  n1810 (net)                                   1        0.558               0.000      0.612 r
  U3584/A3 (AO22X1_LVT)                                            0.038     0.000      0.612 r
  U3584/Y (AO22X1_LVT)                                             0.038     0.074      0.686 r
  n1813 (net)                                   1        0.565               0.000      0.686 r
  U3586/A3 (AOI22X1_LVT)                                           0.038     0.000      0.686 r
  U3586/Y (AOI22X1_LVT)                                            0.027     0.097      0.783 f
  n1815 (net)                                   1        0.688               0.000      0.783 f
  U3587/A2 (OR2X1_LVT)                                             0.027     0.000      0.783 f
  U3587/Y (OR2X1_LVT)                                              0.049     0.087      0.870 f
  n4015 (net)                                   6        3.421               0.000      0.870 f
  U3196/A2 (OR2X1_LVT)                                             0.049     0.000      0.870 f
  U3196/Y (OR2X1_LVT)                                              0.094     0.130      0.999 f
  n3779 (net)                                  19        9.221               0.000      0.999 f
  U5595/A (INVX1_LVT)                                              0.094     0.000      0.999 f
  U5595/Y (INVX1_LVT)                                              0.052     0.061      1.061 r
  n3621 (net)                                   1        0.780               0.000      1.061 r
  U3180/A (INVX1_LVT)                                              0.052     0.000      1.061 r
  U3180/Y (INVX1_LVT)                                              0.075     0.065      1.126 f
  n3756 (net)                                  15        7.029               0.000      1.126 f
  U5880/A2 (NAND2X0_LVT)                                           0.075     0.000      1.126 f
  U5880/Y (NAND2X0_LVT)                                            0.069     0.086      1.212 r
  N2610 (net)                                   1        0.678               0.000      1.212 r
  clk_gate_prev_3_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_69)                 0.000      1.212 r
  clk_gate_prev_3_reg/EN (net)                           0.678               0.000      1.212 r
  clk_gate_prev_3_reg/latch/D (LATCHX1_LVT)                        0.069     0.000      1.212 r
  data arrival time                                                                     1.212

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_prev_3_reg/latch/CLK (LATCHX1_LVT)                                0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.788

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.078   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.922   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: n_reg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_prev_29_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_1_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_1_/Q (DFFX1_LVT)                                       0.054     0.199      0.199 f
  n_reg[1] (net)                                7        3.925               0.000      0.199 f
  U3577/A1 (NOR2X0_LVT)                                            0.054     0.000      0.199 f
  U3577/Y (NOR2X0_LVT)                                             0.046     0.136      0.335 r
  n3915 (net)                                   3        2.156               0.000      0.335 r
  U3578/B0 (HADDX1_LVT)                                            0.046     0.000      0.335 r
  U3578/SO (HADDX1_LVT)                                            0.054     0.134      0.469 f
  n3918 (net)                                   3        1.634               0.000      0.469 f
  U3338/A (INVX0_LVT)                                              0.054     0.000      0.469 f
  U3338/Y (INVX0_LVT)                                              0.046     0.057      0.526 r
  n1808 (net)                                   2        1.242               0.000      0.526 r
  U3582/A1 (AO21X1_LVT)                                            0.046     0.000      0.526 r
  U3582/Y (AO21X1_LVT)                                             0.038     0.086      0.612 r
  n1810 (net)                                   1        0.558               0.000      0.612 r
  U3584/A3 (AO22X1_LVT)                                            0.038     0.000      0.612 r
  U3584/Y (AO22X1_LVT)                                             0.038     0.074      0.686 r
  n1813 (net)                                   1        0.565               0.000      0.686 r
  U3586/A3 (AOI22X1_LVT)                                           0.038     0.000      0.686 r
  U3586/Y (AOI22X1_LVT)                                            0.027     0.097      0.783 f
  n1815 (net)                                   1        0.688               0.000      0.783 f
  U3587/A2 (OR2X1_LVT)                                             0.027     0.000      0.783 f
  U3587/Y (OR2X1_LVT)                                              0.049     0.087      0.870 f
  n4015 (net)                                   6        3.421               0.000      0.870 f
  U3196/A2 (OR2X1_LVT)                                             0.049     0.000      0.870 f
  U3196/Y (OR2X1_LVT)                                              0.094     0.130      0.999 f
  n3779 (net)                                  19        9.221               0.000      0.999 f
  U5595/A (INVX1_LVT)                                              0.094     0.000      0.999 f
  U5595/Y (INVX1_LVT)                                              0.052     0.061      1.061 r
  n3621 (net)                                   1        0.780               0.000      1.061 r
  U3180/A (INVX1_LVT)                                              0.052     0.000      1.061 r
  U3180/Y (INVX1_LVT)                                              0.075     0.065      1.126 f
  n3756 (net)                                  15        7.029               0.000      1.126 f
  U5913/A2 (NAND2X0_LVT)                                           0.075     0.000      1.126 f
  U5913/Y (NAND2X0_LVT)                                            0.069     0.086      1.212 r
  N2577 (net)                                   1        0.678               0.000      1.212 r
  clk_gate_prev_29_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_68)                0.000      1.212 r
  clk_gate_prev_29_reg/EN (net)                          0.678               0.000      1.212 r
  clk_gate_prev_29_reg/latch/D (LATCHX1_LVT)                       0.069     0.000      1.212 r
  data arrival time                                                                     1.212

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_prev_29_reg/latch/CLK (LATCHX1_LVT)                               0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.788

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.078   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.922   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: n_reg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_prev_28_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_1_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_1_/Q (DFFX1_LVT)                                       0.054     0.199      0.199 f
  n_reg[1] (net)                                7        3.925               0.000      0.199 f
  U3577/A1 (NOR2X0_LVT)                                            0.054     0.000      0.199 f
  U3577/Y (NOR2X0_LVT)                                             0.046     0.136      0.335 r
  n3915 (net)                                   3        2.156               0.000      0.335 r
  U3578/B0 (HADDX1_LVT)                                            0.046     0.000      0.335 r
  U3578/SO (HADDX1_LVT)                                            0.054     0.134      0.469 f
  n3918 (net)                                   3        1.634               0.000      0.469 f
  U3338/A (INVX0_LVT)                                              0.054     0.000      0.469 f
  U3338/Y (INVX0_LVT)                                              0.046     0.057      0.526 r
  n1808 (net)                                   2        1.242               0.000      0.526 r
  U3582/A1 (AO21X1_LVT)                                            0.046     0.000      0.526 r
  U3582/Y (AO21X1_LVT)                                             0.038     0.086      0.612 r
  n1810 (net)                                   1        0.558               0.000      0.612 r
  U3584/A3 (AO22X1_LVT)                                            0.038     0.000      0.612 r
  U3584/Y (AO22X1_LVT)                                             0.038     0.074      0.686 r
  n1813 (net)                                   1        0.565               0.000      0.686 r
  U3586/A3 (AOI22X1_LVT)                                           0.038     0.000      0.686 r
  U3586/Y (AOI22X1_LVT)                                            0.027     0.097      0.783 f
  n1815 (net)                                   1        0.688               0.000      0.783 f
  U3587/A2 (OR2X1_LVT)                                             0.027     0.000      0.783 f
  U3587/Y (OR2X1_LVT)                                              0.049     0.087      0.870 f
  n4015 (net)                                   6        3.421               0.000      0.870 f
  U3196/A2 (OR2X1_LVT)                                             0.049     0.000      0.870 f
  U3196/Y (OR2X1_LVT)                                              0.094     0.130      0.999 f
  n3779 (net)                                  19        9.221               0.000      0.999 f
  U5595/A (INVX1_LVT)                                              0.094     0.000      0.999 f
  U5595/Y (INVX1_LVT)                                              0.052     0.061      1.061 r
  n3621 (net)                                   1        0.780               0.000      1.061 r
  U3180/A (INVX1_LVT)                                              0.052     0.000      1.061 r
  U3180/Y (INVX1_LVT)                                              0.075     0.065      1.126 f
  n3756 (net)                                  15        7.029               0.000      1.126 f
  U5946/A2 (NAND2X0_LVT)                                           0.075     0.000      1.126 f
  U5946/Y (NAND2X0_LVT)                                            0.069     0.086      1.212 r
  N2544 (net)                                   1        0.678               0.000      1.212 r
  clk_gate_prev_28_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_67)                0.000      1.212 r
  clk_gate_prev_28_reg/EN (net)                          0.678               0.000      1.212 r
  clk_gate_prev_28_reg/latch/D (LATCHX1_LVT)                       0.069     0.000      1.212 r
  data arrival time                                                                     1.212

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_prev_28_reg/latch/CLK (LATCHX1_LVT)                               0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.788

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.078   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.922   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: n_reg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_prev_27_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_1_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_1_/Q (DFFX1_LVT)                                       0.054     0.199      0.199 f
  n_reg[1] (net)                                7        3.925               0.000      0.199 f
  U3577/A1 (NOR2X0_LVT)                                            0.054     0.000      0.199 f
  U3577/Y (NOR2X0_LVT)                                             0.046     0.136      0.335 r
  n3915 (net)                                   3        2.156               0.000      0.335 r
  U3578/B0 (HADDX1_LVT)                                            0.046     0.000      0.335 r
  U3578/SO (HADDX1_LVT)                                            0.054     0.134      0.469 f
  n3918 (net)                                   3        1.634               0.000      0.469 f
  U3338/A (INVX0_LVT)                                              0.054     0.000      0.469 f
  U3338/Y (INVX0_LVT)                                              0.046     0.057      0.526 r
  n1808 (net)                                   2        1.242               0.000      0.526 r
  U3582/A1 (AO21X1_LVT)                                            0.046     0.000      0.526 r
  U3582/Y (AO21X1_LVT)                                             0.038     0.086      0.612 r
  n1810 (net)                                   1        0.558               0.000      0.612 r
  U3584/A3 (AO22X1_LVT)                                            0.038     0.000      0.612 r
  U3584/Y (AO22X1_LVT)                                             0.038     0.074      0.686 r
  n1813 (net)                                   1        0.565               0.000      0.686 r
  U3586/A3 (AOI22X1_LVT)                                           0.038     0.000      0.686 r
  U3586/Y (AOI22X1_LVT)                                            0.027     0.097      0.783 f
  n1815 (net)                                   1        0.688               0.000      0.783 f
  U3587/A2 (OR2X1_LVT)                                             0.027     0.000      0.783 f
  U3587/Y (OR2X1_LVT)                                              0.049     0.087      0.870 f
  n4015 (net)                                   6        3.421               0.000      0.870 f
  U3196/A2 (OR2X1_LVT)                                             0.049     0.000      0.870 f
  U3196/Y (OR2X1_LVT)                                              0.094     0.130      0.999 f
  n3779 (net)                                  19        9.221               0.000      0.999 f
  U5595/A (INVX1_LVT)                                              0.094     0.000      0.999 f
  U5595/Y (INVX1_LVT)                                              0.052     0.061      1.061 r
  n3621 (net)                                   1        0.780               0.000      1.061 r
  U3180/A (INVX1_LVT)                                              0.052     0.000      1.061 r
  U3180/Y (INVX1_LVT)                                              0.075     0.065      1.126 f
  n3756 (net)                                  15        7.029               0.000      1.126 f
  U5980/A2 (NAND2X0_LVT)                                           0.075     0.000      1.126 f
  U5980/Y (NAND2X0_LVT)                                            0.069     0.086      1.212 r
  N2511 (net)                                   1        0.678               0.000      1.212 r
  clk_gate_prev_27_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_66)                0.000      1.212 r
  clk_gate_prev_27_reg/EN (net)                          0.678               0.000      1.212 r
  clk_gate_prev_27_reg/latch/D (LATCHX1_LVT)                       0.069     0.000      1.212 r
  data arrival time                                                                     1.212

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_prev_27_reg/latch/CLK (LATCHX1_LVT)                               0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.788

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.078   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.922   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: n_reg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_prev_26_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_1_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_1_/Q (DFFX1_LVT)                                       0.054     0.199      0.199 f
  n_reg[1] (net)                                7        3.925               0.000      0.199 f
  U3577/A1 (NOR2X0_LVT)                                            0.054     0.000      0.199 f
  U3577/Y (NOR2X0_LVT)                                             0.046     0.136      0.335 r
  n3915 (net)                                   3        2.156               0.000      0.335 r
  U3578/B0 (HADDX1_LVT)                                            0.046     0.000      0.335 r
  U3578/SO (HADDX1_LVT)                                            0.054     0.134      0.469 f
  n3918 (net)                                   3        1.634               0.000      0.469 f
  U3338/A (INVX0_LVT)                                              0.054     0.000      0.469 f
  U3338/Y (INVX0_LVT)                                              0.046     0.057      0.526 r
  n1808 (net)                                   2        1.242               0.000      0.526 r
  U3582/A1 (AO21X1_LVT)                                            0.046     0.000      0.526 r
  U3582/Y (AO21X1_LVT)                                             0.038     0.086      0.612 r
  n1810 (net)                                   1        0.558               0.000      0.612 r
  U3584/A3 (AO22X1_LVT)                                            0.038     0.000      0.612 r
  U3584/Y (AO22X1_LVT)                                             0.038     0.074      0.686 r
  n1813 (net)                                   1        0.565               0.000      0.686 r
  U3586/A3 (AOI22X1_LVT)                                           0.038     0.000      0.686 r
  U3586/Y (AOI22X1_LVT)                                            0.027     0.097      0.783 f
  n1815 (net)                                   1        0.688               0.000      0.783 f
  U3587/A2 (OR2X1_LVT)                                             0.027     0.000      0.783 f
  U3587/Y (OR2X1_LVT)                                              0.049     0.087      0.870 f
  n4015 (net)                                   6        3.421               0.000      0.870 f
  U3196/A2 (OR2X1_LVT)                                             0.049     0.000      0.870 f
  U3196/Y (OR2X1_LVT)                                              0.094     0.130      0.999 f
  n3779 (net)                                  19        9.221               0.000      0.999 f
  U5595/A (INVX1_LVT)                                              0.094     0.000      0.999 f
  U5595/Y (INVX1_LVT)                                              0.052     0.061      1.061 r
  n3621 (net)                                   1        0.780               0.000      1.061 r
  U3180/A (INVX1_LVT)                                              0.052     0.000      1.061 r
  U3180/Y (INVX1_LVT)                                              0.075     0.065      1.126 f
  n3756 (net)                                  15        7.029               0.000      1.126 f
  U6013/A2 (NAND2X0_LVT)                                           0.075     0.000      1.126 f
  U6013/Y (NAND2X0_LVT)                                            0.069     0.086      1.212 r
  N2478 (net)                                   1        0.678               0.000      1.212 r
  clk_gate_prev_26_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_65)                0.000      1.212 r
  clk_gate_prev_26_reg/EN (net)                          0.678               0.000      1.212 r
  clk_gate_prev_26_reg/latch/D (LATCHX1_LVT)                       0.069     0.000      1.212 r
  data arrival time                                                                     1.212

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_prev_26_reg/latch/CLK (LATCHX1_LVT)                               0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.788

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.078   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.922   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: n_reg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_prev_13_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_1_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_1_/Q (DFFX1_LVT)                                       0.054     0.199      0.199 f
  n_reg[1] (net)                                7        3.925               0.000      0.199 f
  U3577/A1 (NOR2X0_LVT)                                            0.054     0.000      0.199 f
  U3577/Y (NOR2X0_LVT)                                             0.046     0.136      0.335 r
  n3915 (net)                                   3        2.156               0.000      0.335 r
  U3578/B0 (HADDX1_LVT)                                            0.046     0.000      0.335 r
  U3578/SO (HADDX1_LVT)                                            0.054     0.134      0.469 f
  n3918 (net)                                   3        1.634               0.000      0.469 f
  U3338/A (INVX0_LVT)                                              0.054     0.000      0.469 f
  U3338/Y (INVX0_LVT)                                              0.046     0.057      0.526 r
  n1808 (net)                                   2        1.242               0.000      0.526 r
  U3582/A1 (AO21X1_LVT)                                            0.046     0.000      0.526 r
  U3582/Y (AO21X1_LVT)                                             0.038     0.086      0.612 r
  n1810 (net)                                   1        0.558               0.000      0.612 r
  U3584/A3 (AO22X1_LVT)                                            0.038     0.000      0.612 r
  U3584/Y (AO22X1_LVT)                                             0.038     0.074      0.686 r
  n1813 (net)                                   1        0.565               0.000      0.686 r
  U3586/A3 (AOI22X1_LVT)                                           0.038     0.000      0.686 r
  U3586/Y (AOI22X1_LVT)                                            0.027     0.097      0.783 f
  n1815 (net)                                   1        0.688               0.000      0.783 f
  U3587/A2 (OR2X1_LVT)                                             0.027     0.000      0.783 f
  U3587/Y (OR2X1_LVT)                                              0.049     0.087      0.870 f
  n4015 (net)                                   6        3.421               0.000      0.870 f
  U3196/A2 (OR2X1_LVT)                                             0.049     0.000      0.870 f
  U3196/Y (OR2X1_LVT)                                              0.094     0.130      0.999 f
  n3779 (net)                                  19        9.221               0.000      0.999 f
  U5595/A (INVX1_LVT)                                              0.094     0.000      0.999 f
  U5595/Y (INVX1_LVT)                                              0.052     0.061      1.061 r
  n3621 (net)                                   1        0.780               0.000      1.061 r
  U3180/A (INVX1_LVT)                                              0.052     0.000      1.061 r
  U3180/Y (INVX1_LVT)                                              0.075     0.065      1.126 f
  n3756 (net)                                  15        7.029               0.000      1.126 f
  U6475/A2 (NAND2X0_LVT)                                           0.075     0.000      1.126 f
  U6475/Y (NAND2X0_LVT)                                            0.069     0.086      1.212 r
  N2016 (net)                                   1        0.678               0.000      1.212 r
  clk_gate_prev_13_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_51)                0.000      1.212 r
  clk_gate_prev_13_reg/EN (net)                          0.678               0.000      1.212 r
  clk_gate_prev_13_reg/latch/D (LATCHX1_LVT)                       0.069     0.000      1.212 r
  data arrival time                                                                     1.212

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_prev_13_reg/latch/CLK (LATCHX1_LVT)                               0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.212
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.788

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.078   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.922   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: adder/shifted_mantissa_2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: adder/final_mantissa_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkFP32_Adder       8000                  saed32lvt_ss0p75v25c
  mkBrentKungAdder24 8000                  saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  adder/shifted_mantissa_2_reg_0_/CLK (DFFX1_LVT)                  0.000     0.000      0.000 r
  adder/shifted_mantissa_2_reg_0_/Q (DFFX1_LVT)                    0.038     0.182      0.182 f
  adder/rca_calculate_b[0] (net)                2        1.545               0.000      0.182 f
  adder/rca/calculate_b[0] (mkBrentKungAdder24)                              0.000      0.182 f
  adder/rca/calculate_b[0] (net)                         1.545               0.000      0.182 f
  adder/rca/U8/A2 (AND2X1_LVT)                                     0.038     0.000      0.182 f
  adder/rca/U8/Y (AND2X1_LVT)                                      0.037     0.083      0.266 f
  adder/rca/n90 (net)                           2        1.585               0.000      0.266 f
  adder/rca/U6/A (INVX0_LVT)                                       0.037     0.000      0.266 f
  adder/rca/U6/Y (INVX0_LVT)                                       0.028     0.037      0.303 r
  adder/rca/n2 (net)                            1        0.513               0.000      0.303 r
  adder/rca/U11/A1 (OAI21X1_LVT)                                   0.028     0.000      0.303 r
  adder/rca/U11/Y (OAI21X1_LVT)                                    0.044     0.137      0.440 f
  adder/rca/n15 (net)                           2        1.153               0.000      0.440 f
  adder/rca/U25/A1 (AOI21X1_LVT)                                   0.044     0.000      0.440 f
  adder/rca/U25/Y (AOI21X1_LVT)                                    0.035     0.144      0.584 r
  adder/rca/n42 (net)                           2        1.146               0.000      0.584 r
  adder/rca/U56/A2 (OAI21X1_LVT)                                   0.035     0.000      0.584 r
  adder/rca/U56/Y (OAI21X1_LVT)                                    0.044     0.132      0.716 f
  adder/rca/n103 (net)                          2        1.113               0.000      0.716 f
  adder/rca/U119/A1 (AO21X1_LVT)                                   0.044     0.000      0.716 f
  adder/rca/U119/Y (AO21X1_LVT)                                    0.043     0.114      0.830 f
  adder/rca/n112 (net)                          1        1.422               0.000      0.830 f
  adder/rca/U128/CI (FADDX1_LVT)                                   0.043     0.000      0.830 f
  adder/rca/U128/CO (FADDX1_LVT)                                   0.055     0.119      0.949 f
  adder/rca/n111 (net)                          1        1.422               0.000      0.949 f
  adder/rca/U127/CI (FADDX1_LVT)                                   0.055     0.000      0.949 f
  adder/rca/U127/CO (FADDX1_LVT)                                   0.055     0.124      1.073 f
  adder/rca/n110 (net)                          1        1.422               0.000      1.073 f
  adder/rca/U126/CI (FADDX1_LVT)                                   0.055     0.000      1.073 f
  adder/rca/U126/CO (FADDX1_LVT)                                   0.055     0.124      1.197 f
  adder/rca/n109 (net)                          1        1.422               0.000      1.197 f
  adder/rca/U125/CI (FADDX1_LVT)                                   0.055     0.000      1.197 f
  adder/rca/U125/CO (FADDX1_LVT)                                   0.055     0.124      1.321 f
  adder/rca/n108 (net)                          1        1.422               0.000      1.321 f
  adder/rca/U124/CI (FADDX1_LVT)                                   0.055     0.000      1.321 f
  adder/rca/U124/CO (FADDX1_LVT)                                   0.055     0.124      1.445 f
  adder/rca/n107 (net)                          1        1.422               0.000      1.445 f
  adder/rca/U123/CI (FADDX1_LVT)                                   0.055     0.000      1.445 f
  adder/rca/U123/CO (FADDX1_LVT)                                   0.055     0.124      1.568 f
  adder/rca/n106 (net)                          1        1.422               0.000      1.568 f
  adder/rca/U122/CI (FADDX1_LVT)                                   0.055     0.000      1.568 f
  adder/rca/U122/CO (FADDX1_LVT)                                   0.055     0.124      1.692 f
  adder/rca/n105 (net)                          1        1.422               0.000      1.692 f
  adder/rca/U121/CI (FADDX1_LVT)                                   0.055     0.000      1.692 f
  adder/rca/U121/CO (FADDX1_LVT)                                   0.055     0.124      1.816 f
  adder/rca/n104 (net)                          1        1.422               0.000      1.816 f
  adder/rca/U120/CI (FADDX1_LVT)                                   0.055     0.000      1.816 f
  adder/rca/U120/CO (FADDX1_LVT)                                   0.062     0.134      1.951 f
  adder/rca/calculate[0] (net)                  4        2.306               0.000      1.951 f
  adder/rca/calculate[0] (mkBrentKungAdder24)                                0.000      1.951 f
  adder/rca_calculate[0] (net)                           2.306               0.000      1.951 f
  adder/U494/A1 (NOR2X0_LVT)                                       0.062     0.000      1.951 f
  adder/U494/Y (NOR2X0_LVT)                                        0.044     0.140      2.091 r
  adder/n350 (net)                              2        2.029               0.000      2.091 r
  adder/U72/A (INVX2_LVT)                                          0.044     0.000      2.091 r
  adder/U72/Y (INVX2_LVT)                                          0.081     0.068      2.158 f
  adder/n527 (net)                             23       16.256               0.000      2.158 f
  adder/U495/A2 (NOR2X0_LVT)                                       0.081     0.000      2.158 f
  adder/U495/Y (NOR2X0_LVT)                                        0.027     0.117      2.276 r
  adder/n349 (net)                              1        0.540               0.000      2.276 r
  adder/U496/A3 (AO21X1_LVT)                                       0.027     0.000      2.276 r
  adder/U496/Y (AO21X1_LVT)                                        0.053     0.063      2.339 r
  adder/n363 (net)                              2        1.602               0.000      2.339 r
  adder/U507/B0 (HADDX1_LVT)                                       0.053     0.000      2.339 r
  adder/U507/C1 (HADDX1_LVT)                                       0.041     0.081      2.420 r
  adder/n371 (net)                              1        1.011               0.000      2.420 r
  adder/U513/B0 (HADDX1_LVT)                                       0.041     0.000      2.420 r
  adder/U513/C1 (HADDX1_LVT)                                       0.040     0.078      2.498 r
  adder/n379 (net)                              1        1.011               0.000      2.498 r
  adder/U519/B0 (HADDX1_LVT)                                       0.040     0.000      2.498 r
  adder/U519/C1 (HADDX1_LVT)                                       0.040     0.077      2.575 r
  adder/n387 (net)                              1        1.011               0.000      2.575 r
  adder/U524/B0 (HADDX1_LVT)                                       0.040     0.000      2.575 r
  adder/U524/C1 (HADDX1_LVT)                                       0.040     0.077      2.652 r
  adder/n395 (net)                              1        1.011               0.000      2.652 r
  adder/U530/B0 (HADDX1_LVT)                                       0.040     0.000      2.652 r
  adder/U530/C1 (HADDX1_LVT)                                       0.040     0.077      2.730 r
  adder/n403 (net)                              1        1.011               0.000      2.730 r
  adder/U536/B0 (HADDX1_LVT)                                       0.040     0.000      2.730 r
  adder/U536/C1 (HADDX1_LVT)                                       0.040     0.077      2.807 r
  adder/n411 (net)                              1        1.011               0.000      2.807 r
  adder/U542/B0 (HADDX1_LVT)                                       0.040     0.000      2.807 r
  adder/U542/C1 (HADDX1_LVT)                                       0.040     0.077      2.885 r
  adder/n419 (net)                              1        1.011               0.000      2.885 r
  adder/U548/B0 (HADDX1_LVT)                                       0.040     0.000      2.885 r
  adder/U548/C1 (HADDX1_LVT)                                       0.040     0.077      2.962 r
  adder/n427 (net)                              1        1.011               0.000      2.962 r
  adder/U554/B0 (HADDX1_LVT)                                       0.040     0.000      2.962 r
  adder/U554/C1 (HADDX1_LVT)                                       0.040     0.077      3.039 r
  adder/n435 (net)                              1        1.011               0.000      3.039 r
  adder/U560/B0 (HADDX1_LVT)                                       0.040     0.000      3.039 r
  adder/U560/C1 (HADDX1_LVT)                                       0.040     0.077      3.117 r
  adder/n443 (net)                              1        1.011               0.000      3.117 r
  adder/U566/B0 (HADDX1_LVT)                                       0.040     0.000      3.117 r
  adder/U566/C1 (HADDX1_LVT)                                       0.040     0.077      3.194 r
  adder/n451 (net)                              1        1.011               0.000      3.194 r
  adder/U572/B0 (HADDX1_LVT)                                       0.040     0.000      3.194 r
  adder/U572/C1 (HADDX1_LVT)                                       0.040     0.077      3.272 r
  adder/n459 (net)                              1        1.011               0.000      3.272 r
  adder/U578/B0 (HADDX1_LVT)                                       0.040     0.000      3.272 r
  adder/U578/C1 (HADDX1_LVT)                                       0.040     0.077      3.349 r
  adder/n468 (net)                              1        1.011               0.000      3.349 r
  adder/U584/B0 (HADDX1_LVT)                                       0.040     0.000      3.349 r
  adder/U584/C1 (HADDX1_LVT)                                       0.040     0.077      3.427 r
  adder/n476 (net)                              1        1.011               0.000      3.427 r
  adder/U590/B0 (HADDX1_LVT)                                       0.040     0.000      3.427 r
  adder/U590/C1 (HADDX1_LVT)                                       0.040     0.077      3.504 r
  adder/n484 (net)                              1        1.011               0.000      3.504 r
  adder/U597/B0 (HADDX1_LVT)                                       0.040     0.000      3.504 r
  adder/U597/C1 (HADDX1_LVT)                                       0.040     0.077      3.581 r
  adder/n492 (net)                              1        1.011               0.000      3.581 r
  adder/U604/B0 (HADDX1_LVT)                                       0.040     0.000      3.581 r
  adder/U604/C1 (HADDX1_LVT)                                       0.040     0.077      3.659 r
  adder/n500 (net)                              1        1.011               0.000      3.659 r
  adder/U611/B0 (HADDX1_LVT)                                       0.040     0.000      3.659 r
  adder/U611/C1 (HADDX1_LVT)                                       0.040     0.077      3.736 r
  adder/n508 (net)                              1        1.011               0.000      3.736 r
  adder/U618/B0 (HADDX1_LVT)                                       0.040     0.000      3.736 r
  adder/U618/C1 (HADDX1_LVT)                                       0.040     0.077      3.814 r
  adder/n516 (net)                              1        1.011               0.000      3.814 r
  adder/U626/B0 (HADDX1_LVT)                                       0.040     0.000      3.814 r
  adder/U626/SO (HADDX1_LVT)                                       0.045     0.122      3.935 f
  adder/n510 (net)                              1        0.583               0.000      3.935 f
  adder/U10/A (INVX0_LVT)                                          0.045     0.000      3.935 f
  adder/U10/Y (INVX0_LVT)                                          0.033     0.042      3.978 r
  adder/n511 (net)                              1        0.590               0.000      3.978 r
  adder/U619/A1 (NOR2X0_LVT)                                       0.033     0.000      3.978 r
  adder/U619/Y (NOR2X0_LVT)                                        0.027     0.088      4.066 f
  adder/n512 (net)                              1        0.687               0.000      4.066 f
  adder/U620/A2 (OR2X1_LVT)                                        0.027     0.000      4.066 f
  adder/U620/Y (OR2X1_LVT)                                         0.028     0.065      4.131 f
  adder/N296 (net)                              1        0.544               0.000      4.131 f
  adder/final_mantissa_reg_20_/D (DFFX1_LVT)                       0.028     0.000      4.131 f
  data arrival time                                                                     4.131

  clock CLK (rise edge)                                                      6.000      6.000
  clock network delay (ideal)                                                0.000      6.000
  clock uncertainty                                                         -1.000      5.000
  adder/final_mantissa_reg_20_/CLK (DFFX1_LVT)                               0.000      5.000 r
  library setup time                                                        -0.081      4.919
  data required time                                                                    4.919
  ----------------------------------------------------------------------------------------------
  data required time                                                                    4.919
  data arrival time                                                                    -4.131
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.788


  Startpoint: n_reg_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_t_ctr_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_1_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_1_/Q (DFFX1_LVT)                                       0.054     0.199      0.199 f
  n_reg[1] (net)                                7        3.925               0.000      0.199 f
  U3577/A1 (NOR2X0_LVT)                                            0.054     0.000      0.199 f
  U3577/Y (NOR2X0_LVT)                                             0.046     0.136      0.335 r
  n3915 (net)                                   3        2.156               0.000      0.335 r
  U3578/B0 (HADDX1_LVT)                                            0.046     0.000      0.335 r
  U3578/SO (HADDX1_LVT)                                            0.054     0.134      0.469 f
  n3918 (net)                                   3        1.634               0.000      0.469 f
  U3338/A (INVX0_LVT)                                              0.054     0.000      0.469 f
  U3338/Y (INVX0_LVT)                                              0.046     0.057      0.526 r
  n1808 (net)                                   2        1.242               0.000      0.526 r
  U3582/A1 (AO21X1_LVT)                                            0.046     0.000      0.526 r
  U3582/Y (AO21X1_LVT)                                             0.038     0.086      0.612 r
  n1810 (net)                                   1        0.558               0.000      0.612 r
  U3584/A3 (AO22X1_LVT)                                            0.038     0.000      0.612 r
  U3584/Y (AO22X1_LVT)                                             0.038     0.074      0.686 r
  n1813 (net)                                   1        0.565               0.000      0.686 r
  U3586/A3 (AOI22X1_LVT)                                           0.038     0.000      0.686 r
  U3586/Y (AOI22X1_LVT)                                            0.027     0.097      0.783 f
  n1815 (net)                                   1        0.688               0.000      0.783 f
  U3587/A2 (OR2X1_LVT)                                             0.027     0.000      0.783 f
  U3587/Y (OR2X1_LVT)                                              0.049     0.087      0.870 f
  n4015 (net)                                   6        3.421               0.000      0.870 f
  U3196/A2 (OR2X1_LVT)                                             0.049     0.000      0.870 f
  U3196/Y (OR2X1_LVT)                                              0.094     0.130      0.999 f
  n3779 (net)                                  19        9.221               0.000      0.999 f
  U5595/A (INVX1_LVT)                                              0.094     0.000      0.999 f
  U5595/Y (INVX1_LVT)                                              0.052     0.061      1.061 r
  n3621 (net)                                   1        0.780               0.000      1.061 r
  U3180/A (INVX1_LVT)                                              0.052     0.000      1.061 r
  U3180/Y (INVX1_LVT)                                              0.075     0.065      1.126 f
  n3756 (net)                                  15        7.029               0.000      1.126 f
  U5596/A3 (NAND3X0_LVT)                                           0.075     0.000      1.126 f
  U5596/Y (NAND3X0_LVT)                                            0.072     0.081      1.207 r
  N2919 (net)                                   1        0.678               0.000      1.207 r
  clk_gate_t_ctr_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_78)                  0.000      1.207 r
  clk_gate_t_ctr_reg/EN (net)                            0.678               0.000      1.207 r
  clk_gate_t_ctr_reg/latch/D (LATCHX1_LVT)                         0.072     0.000      1.207 r
  data arrival time                                                                     1.207

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_t_ctr_reg/latch/CLK (LATCHX1_LVT)                                 0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.207
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.793

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.079   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.921   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


  Startpoint: i_ctr_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: path_buffer_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: f2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  i_ctr_reg_3_/CLK (DFFX1_LVT)                      0.000     0.000      0.000 r
  i_ctr_reg_3_/Q (DFFX1_LVT)                        0.051     0.196      0.196 f
  get_i_ctr[3] (net)             6        3.434               0.000      0.196 f
  U4381/A2 (OR2X1_LVT)                              0.051     0.000      0.196 f
  U4381/Y (OR2X1_LVT)                               0.050     0.098      0.294 f
  n2612 (net)                    6        3.636               0.000      0.294 f
  U4382/A2 (OR2X1_LVT)                              0.050     0.000      0.294 f
  U4382/Y (OR2X1_LVT)                               0.038     0.087      0.381 f
  n2613 (net)                    3        1.952               0.000      0.381 f
  U4383/A1 (NOR2X0_LVT)                             0.038     0.000      0.381 f
  U4383/Y (NOR2X0_LVT)                              0.116     0.169      0.550 r
  n3558 (net)                   14        7.559               0.000      0.550 r
  U4384/A (INVX1_LVT)                               0.116     0.000      0.550 r
  U4384/Y (INVX1_LVT)                               0.087     0.073      0.623 f
  n3773 (net)                    8        5.263               0.000      0.623 f
  U4686/A (INVX1_LVT)                               0.087     0.000      0.623 f
  U4686/Y (INVX1_LVT)                               0.127     0.124      0.747 r
  n3528 (net)                   14        7.689               0.000      0.747 r
  U4837/A3 (AO22X1_LVT)                             0.127     0.000      0.747 r
  U4837/Y (AO22X1_LVT)                              0.043     0.096      0.843 r
  n2916 (net)                    1        0.707               0.000      0.843 r
  U4838/A2 (NOR2X0_LVT)                             0.043     0.000      0.843 r
  U4838/Y (NOR2X0_LVT)                              0.025     0.085      0.929 f
  n2920 (net)                    1        0.566               0.000      0.929 f
  U4841/A2 (NAND4X0_LVT)                            0.025     0.000      0.929 f
  U4841/Y (NAND4X0_LVT)                             0.071     0.053      0.981 r
  n2939 (net)                    1        0.547               0.000      0.981 r
  U3197/A2 (OR4X1_LVT)                              0.071     0.000      0.981 r
  U3197/Y (OR4X1_LVT)                               0.034     0.165      1.146 r
  n3417 (net)                    2        1.411               0.000      1.146 r
  U5359/A2 (NOR2X0_LVT)                             0.034     0.000      1.146 r
  U5359/Y (NOR2X0_LVT)                              0.031     0.089      1.235 f
  n3418 (net)                    1        1.422               0.000      1.235 f
  U5360/CI (FADDX1_LVT)                             0.031     0.000      1.235 f
  U5360/CO (FADDX1_LVT)                             0.054     0.114      1.349 f
  n3420 (net)                    1        1.422               0.000      1.349 f
  U5361/CI (FADDX1_LVT)                             0.054     0.000      1.349 f
  U5361/CO (FADDX1_LVT)                             0.055     0.124      1.473 f
  n3422 (net)                    1        1.422               0.000      1.473 f
  U5362/CI (FADDX1_LVT)                             0.055     0.000      1.473 f
  U5362/CO (FADDX1_LVT)                             0.055     0.124      1.597 f
  n3424 (net)                    1        1.422               0.000      1.597 f
  U5363/CI (FADDX1_LVT)                             0.055     0.000      1.597 f
  U5363/CO (FADDX1_LVT)                             0.046     0.111      1.708 f
  n3428 (net)                    1        0.535               0.000      1.708 f
  U5365/A1 (NAND2X0_LVT)                            0.046     0.000      1.708 f
  U5365/Y (NAND2X0_LVT)                             0.053     0.060      1.768 r
  n3432 (net)                    1        0.498               0.000      1.768 r
  U5367/A2 (AOI21X1_LVT)                            0.053     0.000      1.768 r
  U5367/Y (AOI21X1_LVT)                             0.024     0.109      1.877 f
  n3434 (net)                    1        0.535               0.000      1.877 f
  U5368/A3 (AOI21X1_LVT)                            0.024     0.000      1.877 f
  U5368/Y (AOI21X1_LVT)                             0.029     0.090      1.967 r
  n3443 (net)                    1        0.580               0.000      1.967 r
  U5372/A2 (OA21X1_LVT)                             0.029     0.000      1.967 r
  U5372/Y (OA21X1_LVT)                              0.035     0.075      2.042 r
  n3445 (net)                    1        0.547               0.000      2.042 r
  U5373/A4 (OA22X1_LVT)                             0.035     0.000      2.042 r
  U5373/Y (OA22X1_LVT)                              0.039     0.076      2.117 r
  n3448 (net)                    1        0.707               0.000      2.117 r
  U5374/A2 (NOR2X0_LVT)                             0.039     0.000      2.117 r
  U5374/Y (NOR2X0_LVT)                              0.024     0.084      2.201 f
  n3450 (net)                    1        0.526               0.000      2.201 f
  U5375/A4 (OA22X1_LVT)                             0.024     0.000      2.201 f
  U5375/Y (OA22X1_LVT)                              0.047     0.084      2.285 f
  n3452 (net)                    1        0.530               0.000      2.285 f
  U5376/A3 (AO21X1_LVT)                             0.047     0.000      2.285 f
  U5376/Y (AO21X1_LVT)                              0.036     0.070      2.355 f
  n3453 (net)                    1        0.523               0.000      2.355 f
  U5377/A2 (AND2X1_LVT)                             0.036     0.000      2.355 f
  U5377/Y (AND2X1_LVT)                              0.029     0.073      2.428 f
  n3478 (net)                    1        0.582               0.000      2.428 f
  U5402/A1 (AND2X1_LVT)                             0.029     0.000      2.428 f
  U5402/Y (AND2X1_LVT)                              0.029     0.064      2.492 f
  n3505 (net)                    1        0.516               0.000      2.492 f
  U5430/A1 (OA21X1_LVT)                             0.029     0.000      2.492 f
  U5430/Y (OA21X1_LVT)                              0.038     0.101      2.593 f
  n3506 (net)                    1        0.487               0.000      2.593 f
  U5431/A2 (OA22X1_LVT)                             0.038     0.000      2.593 f
  U5431/Y (OA22X1_LVT)                              0.046     0.107      2.699 f
  n3510 (net)                    1        0.482               0.000      2.699 f
  U5434/A2 (OA221X1_LVT)                            0.046     0.000      2.699 f
  U5434/Y (OA221X1_LVT)                             0.061     0.143      2.842 f
  n3512 (net)                    1        0.487               0.000      2.842 f
  U5435/A2 (OA22X1_LVT)                             0.061     0.000      2.842 f
  U5435/Y (OA22X1_LVT)                              0.046     0.117      2.959 f
  n3543 (net)                    1        0.482               0.000      2.959 f
  U5461/A2 (OA221X1_LVT)                            0.046     0.000      2.959 f
  U5461/Y (OA221X1_LVT)                             0.066     0.151      3.110 f
  n3546 (net)                    2        0.965               0.000      3.110 f
  U5463/A1 (OA221X1_LVT)                            0.066     0.000      3.110 f
  U5463/Y (OA221X1_LVT)                             0.061     0.171      3.281 f
  n3585 (net)                    1        0.482               0.000      3.281 f
  U5490/A2 (OA221X1_LVT)                            0.061     0.000      3.281 f
  U5490/Y (OA221X1_LVT)                             0.066     0.157      3.438 f
  n3587 (net)                    2        0.965               0.000      3.438 f
  U5491/A1 (OA221X1_LVT)                            0.066     0.000      3.438 f
  U5491/Y (OA221X1_LVT)                             0.066     0.181      3.619 f
  n3794 (net)                    2        1.023               0.000      3.619 f
  U5492/A2 (NAND2X0_LVT)                            0.066     0.000      3.619 f
  U5492/Y (NAND2X0_LVT)                             0.065     0.077      3.696 r
  n3588 (net)                    1        0.528               0.000      3.696 r
  U3446/A3 (NAND3X0_LVT)                            0.065     0.000      3.696 r
  U3446/Y (NAND3X0_LVT)                             0.164     0.126      3.822 f
  n3789 (net)                    6        3.819               0.000      3.822 f
  U6643/S0 (MUX21X1_LVT)                            0.164     0.000      3.822 f
  U6643/Y (MUX21X1_LVT)                             0.059     0.208      4.030 f
  n3780 (net)                    1        0.530               0.000      4.030 f
  U6644/A3 (AO21X1_LVT)                             0.059     0.000      4.030 f
  U6644/Y (AO21X1_LVT)                              0.036     0.077      4.107 f
  N1844 (net)                    1        0.544               0.000      4.107 f
  path_buffer_reg_0_/D (DFFX1_LVT)                  0.036     0.000      4.107 f
  data arrival time                                                      4.107

  clock CLK (rise edge)                                       6.000      6.000
  clock network delay (ideal)                                 0.000      6.000
  clock uncertainty                                          -1.000      5.000
  path_buffer_reg_0_/CLK (DFFX1_LVT)                          0.000      5.000 r
  library setup time                                         -0.088      4.912
  data required time                                                     4.912
  -------------------------------------------------------------------------------
  data required time                                                     4.912
  data arrival time                                                     -4.107
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.806


  Startpoint: n_reg_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: clk_gate_j_ctr_reg/latch
            (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkViterbi          35000                 saed32lvt_ss0p75v25c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  n_reg_reg_2_/CLK (DFFX1_LVT)                                     0.000     0.000      0.000 r
  n_reg_reg_2_/Q (DFFX1_LVT)                                       0.049     0.194      0.194 f
  n_reg[2] (net)                                5        3.122               0.000      0.194 f
  U3575/A1 (NOR3X0_LVT)                                            0.049     0.000      0.194 f
  U3575/Y (NOR3X0_LVT)                                             0.034     0.162      0.355 r
  n1804 (net)                                   1        1.011               0.000      0.355 r
  U3576/B0 (HADDX1_LVT)                                            0.034     0.000      0.355 r
  U3576/SO (HADDX1_LVT)                                            0.055     0.132      0.487 f
  n3919 (net)                                   3        1.773               0.000      0.487 f
  U6846/A1 (OA22X1_LVT)                                            0.055     0.000      0.487 f
  U6846/Y (OA22X1_LVT)                                             0.049     0.133      0.620 f
  n3921 (net)                                   1        0.494               0.000      0.620 f
  U6850/A1 (AO22X1_LVT)                                            0.049     0.000      0.620 f
  U6850/Y (AO22X1_LVT)                                             0.041     0.117      0.737 f
  n3922 (net)                                   2        1.161               0.000      0.737 f
  U6851/A4 (AO222X1_LVT)                                           0.041     0.000      0.737 f
  U6851/Y (AO222X1_LVT)                                            0.045     0.133      0.870 f
  n3928 (net)                                   2        1.074               0.000      0.870 f
  U6857/A4 (OA221X1_LVT)                                           0.045     0.000      0.870 f
  U6857/Y (OA221X1_LVT)                                            0.063     0.123      0.993 f
  n3929 (net)                                   1        0.688               0.000      0.993 f
  U6858/A2 (OR2X1_LVT)                                             0.063     0.000      0.993 f
  U6858/Y (OR2X1_LVT)                                              0.033     0.085      1.078 f
  n3943 (net)                                   2        1.003               0.000      1.078 f
  U6868/A2 (AO21X1_LVT)                                            0.033     0.000      1.078 f
  U6868/Y (AO21X1_LVT)                                             0.037     0.104      1.182 f
  N1733 (net)                                   1        0.655               0.000      1.182 f
  clk_gate_j_ctr_reg/EN (SNPS_CLOCK_GATE_HIGH_mkViterbi_37)                  0.000      1.182 f
  clk_gate_j_ctr_reg/EN (net)                            0.655               0.000      1.182 f
  clk_gate_j_ctr_reg/latch/D (LATCHX1_LVT)                         0.037     0.000      1.182 f
  data arrival time                                                                     1.182

  clock CLK' (rise edge)                                                     3.000      3.000
  clock network delay (ideal)                                                0.000      3.000
  clock uncertainty                                                         -1.000      2.000
  clk_gate_j_ctr_reg/latch/CLK (LATCHX1_LVT)                                 0.000      2.000 r
  time borrowed from endpoint                                                0.000      2.000
  data required time                                                                    2.000
  ----------------------------------------------------------------------------------------------
  data required time                                                                    2.000
  data arrival time                                                                    -1.182
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.818

  Time Borrowing Information
  ----------------------------------------------------------------------------------
  CLK' nominal pulse width                                                   3.000   
  library setup time                                                        -0.089   
  ----------------------------------------------------------------------------------
  max time borrow                                                            2.911   
  actual time borrow                                                         0.000   
  ----------------------------------------------------------------------------------


1
