<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcsg324-1" LaunchTime="1641300473">
  <File Type="ROUTE-PWR" Name="cpu_power_routed.rpt"/>
  <File Type="PA-TCL" Name="cpu.tcl"/>
  <File Type="BITSTR-BMM" Name="cpu_bd.bmm"/>
  <File Type="ROUTE-PWR-SUM" Name="cpu_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="cpu_reports.tcl"/>
  <File Type="OPT-DCP" Name="cpu_opt.dcp"/>
  <File Type="OPT-DRC" Name="cpu_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="cpu.hwdef"/>
  <File Type="PWROPT-DCP" Name="cpu_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="cpu_placed.dcp"/>
  <File Type="PLACE-IO" Name="cpu_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="cpu_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="cpu_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="cpu_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="cpu_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="cpu.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="cpu_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="cpu.bin"/>
  <File Type="PHYSOPT-DCP" Name="cpu_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="cpu.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="cpu_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="cpu_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="cpu_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="cpu_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="cpu_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="cpu_drc_routed.rpx"/>
  <File Type="BITSTR-LTX" Name="cpu.ltx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="cpu_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MMI" Name="cpu.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="cpu_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="cpu_methodology_drc_routed.pb"/>
  <File Type="BITSTR-SYSDEF" Name="cpu.sysdef"/>
  <File Type="ROUTE-PWR-RPX" Name="cpu_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="cpu_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="cpu_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="cpu_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="cpu_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="cpu_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="cpu_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="cpu.vdi"/>
  <File Type="ROUTE-BUS-SKEW" Name="cpu_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="cpu_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="cpu_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="cpu_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="cpu_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="cpu.bit"/>
  <File Type="BITSTR-RBT" Name="cpu.rbt"/>
  <File Type="BITSTR-NKY" Name="cpu.nky"/>
  <File Type="BG-DRC" Name="cpu.drc"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/exe_alu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../硬件CPU设计/资料/csdn3/5-stage-pipeline-cpu-main/peoject/cpu/cpu.srcs/sources_1/new/exe_alu.v"/>
        <Attr Name="ImportTime" Val="1632240754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/id_control.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../硬件CPU设计/资料/csdn3/5-stage-pipeline-cpu-main/peoject/cpu/cpu.srcs/sources_1/new/id_control.v"/>
        <Attr Name="ImportTime" Val="1632240754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/id_decode.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../硬件CPU设计/资料/csdn3/5-stage-pipeline-cpu-main/peoject/cpu/cpu.srcs/sources_1/new/id_decode.v"/>
        <Attr Name="ImportTime" Val="1632240754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/if_im.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../硬件CPU设计/资料/csdn3/5-stage-pipeline-cpu-main/peoject/cpu/cpu.srcs/sources_1/new/if_im.v"/>
        <Attr Name="ImportTime" Val="1632240754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/if_pc.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../硬件CPU设计/资料/csdn3/5-stage-pipeline-cpu-main/peoject/cpu/cpu.srcs/sources_1/new/if_pc.v"/>
        <Attr Name="ImportTime" Val="1632240754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/mem_dm.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../硬件CPU设计/资料/csdn3/5-stage-pipeline-cpu-main/peoject/cpu/cpu.srcs/sources_1/new/mem_dm.v"/>
        <Attr Name="ImportTime" Val="1632240754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/reg_file.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../硬件CPU设计/资料/csdn3/5-stage-pipeline-cpu-main/peoject/cpu/cpu.srcs/sources_1/new/reg_file.v"/>
        <Attr Name="ImportTime" Val="1632240754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/reg_latches.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../硬件CPU设计/资料/csdn3/5-stage-pipeline-cpu-main/peoject/cpu/cpu.srcs/sources_1/new/reg_latches.v"/>
        <Attr Name="ImportTime" Val="1632240754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/cpu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../硬件CPU设计/资料/csdn3/5-stage-pipeline-cpu-main/peoject/cpu/cpu.srcs/sources_1/new/cpu.v"/>
        <Attr Name="ImportTime" Val="1632240754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/im_data.mem">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../硬件CPU设计/资料/csdn3/5-stage-pipeline-cpu-main/peoject/cpu/cpu.srcs/sources_1/new/im_data.mem"/>
        <Attr Name="ImportTime" Val="1632240754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="cpu"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/YUESHU1.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/YUESHU1.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PPRDIR/../modify4/name.tcl">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.PRE"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
</GenRun>
