Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Programfiles/Xilinx17/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 54e20c03d979472aa3201f5bf30360d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sram_test_tb_behav xil_defaultlib.sram_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_test.v" Line 1. Module UART_SRAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/Freqdivide.v" Line 1. Module Freqdivide doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/new/UART_brgenerator.v" Line 1. Module UART_brgenerator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/UART_sim.v" Line 1. Module UART_receiver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_controller.v" Line 1. Module sram_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_read_test.v" Line 1. Module sram_read_test doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/new/UART_brgenerator.v" Line 1. Module UART_brgenerator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Freqdivide
Compiling module xil_defaultlib.UART_brgenerator
Compiling module xil_defaultlib.UART_receiver
Compiling module xil_defaultlib.sram_controller
Compiling module xil_defaultlib.sram_read_test
Compiling module xil_defaultlib.UART_SRAM
Compiling module xil_defaultlib.UART_sender
Compiling module xil_defaultlib.sram_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sram_test_tb_behav
