
CS4405Project.elf:     file format elf32-littlenios2
CS4405Project.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000001b8

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x000048dc memsz 0x000048dc flags r-x
    LOAD off    0x000058fc vaddr 0x000048fc paddr 0x000062e8 align 2**12
         filesz 0x000019ec memsz 0x000019ec flags rw-
    LOAD off    0x00007cd4 vaddr 0x00007cd4 paddr 0x00007cd4 align 2**12
         filesz 0x00000000 memsz 0x000002ac flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000198  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0000458c  000001b8  000001b8  000011b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000001b8  00004744  00004744  00005744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000019ec  000048fc  000062e8  000058fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002ac  00007cd4  00007cd4  00007cd4  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  000072e8  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000718  00000000  00000000  00007310  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00001116  00000000  00000000  00007a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000e2f6  00000000  00000000  00008b3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003046  00000000  00000000  00016e34  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000900c  00000000  00000000  00019e7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000011ec  00000000  00000000  00022e88  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000de3  00000000  00000000  00024074  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001b1b  00000000  00000000  00024e57  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000050  00000000  00000000  00026974  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000090  00000000  00000000  000269c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00029558  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  0002955b  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0002955e  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0002955f  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00029560  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00029564  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00029568  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  0002956c  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  00029575  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  0002957e  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000b  00000000  00000000  00029587  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000069  00000000  00000000  00029592  2**0
                  CONTENTS, READONLY
 29 .jdi          00004aa3  00000000  00000000  000295fb  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     00108489  00000000  00000000  0002e09e  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
000001b8 l    d  .text	00000000 .text
00004744 l    d  .rodata	00000000 .rodata
000048fc l    d  .rwdata	00000000 .rwdata
00007cd4 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
000001f0 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 os.c
00000000 l    df *ABS*	00000000 os_fifo.c
00000000 l    df *ABS*	00000000 os_init.c
00000000 l    df *ABS*	00000000 os_memory.c
00000000 l    df *ABS*	00000000 os_processmanage.c
00000000 l    df *ABS*	00000000 os_semaphore.c
00000000 l    df *ABS*	00000000 alt_load.c
00000558 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
000048fc l     O .rwdata	00001060 JTAG_UART
0000595c l     O .rwdata	00000030 AV_Config
0000598c l     O .rwdata	00000030 Audio
000059bc l     O .rwdata	0000002c Char_LCD_16x2
000059e8 l     O .rwdata	0000003c Ethernet
00005a24 l     O .rwdata	0000002c IrDA_UART
00005a50 l     O .rwdata	0000002c Expansion_JP1
00005a7c l     O .rwdata	0000002c Expansion_JP2
00005aa8 l     O .rwdata	0000002c Green_LEDs
00005ad4 l     O .rwdata	0000002c HEX3_HEX0
00005b00 l     O .rwdata	0000002c HEX7_HEX4
00005b2c l     O .rwdata	0000002c Pushbuttons
00005b58 l     O .rwdata	0000002c Red_LEDs
00005b84 l     O .rwdata	0000002c Slider_Switches
00005bb0 l     O .rwdata	00000038 PS2_Port
00005be8 l     O .rwdata	0000002c Serial_Port
00005c14 l     O .rwdata	00000034 USB
00005c48 l     O .rwdata	00000048 VGA_Char_Buffer
00005c90 l     O .rwdata	00000054 VGA_Pixel_Buffer
00005ce4 l     O .rwdata	0000002c SD_Card
00000a64 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00000c9c l     F .text	0000022c altera_avalon_jtag_uart_irq
00000ec8 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00001544 l     F .text	00000074 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_up_avalon_character_lcd.c
00000000 l    df *ABS*	00000000 altera_up_avalon_ethernet.c
00000000 l    df *ABS*	00000000 altera_up_avalon_ethernet_low_level_driver.c
00000000 l    df *ABS*	00000000 altera_up_avalon_irda.c
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_rs232.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
00003278 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
000032f4 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
000033d4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000035c0 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
000038bc l     F .text	000000dc alt_file_locked
00003b20 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
00005eb8 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
0000452c l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
000046e0 l     F .text	00000040 alt_sim_halt
000005c4 g     F .text	0000006c alt_main
00007cf0 g     O .bss	00000100 alt_irq
000024d8 g     F .text	00000058 alt_up_ps2_disable_read_interrupt
000062e8 g       *ABS*	00000000 __flash_rwdata_start
000016bc g     F .text	00000034 alt_up_character_lcd_send_cmd
00002eb8 g     F .text	00000114 alt_up_char_buffer_string
000022f0 g     F .text	00000034 read_CE_bit
00002684 g     F .text	000000b0 alt_up_ps2_read_data_byte_timeout
00002bc0 g     F .text	00000090 alt_up_rs232_read_fd
00002de8 g     F .text	000000d0 alt_up_char_buffer_draw
00000474 g     F .text	00000024 OS_InitSem
000003f4 g     F .text	0000002c OS_Create
00000000  w      *UND*	00000000 __errno
00001640 g     F .text	0000007c get_DDRAM_addr
00000000 g     F .entry	0000001c __reset
00000240 g     F .text	00000024 OS_Write
00000020 g       *ABS*	00000000 __flash_exceptions_start
00007cec g     O .bss	00000004 errno
00007cd8 g     O .bss	00000004 alt_argv
000062b8 g     O .rwdata	00000004 running
0000e2b8 g       *ABS*	00000000 _gp
00003d84 g     F .text	00000030 usleep
00005d38 g     O .rwdata	00000180 alt_fd_list
000034fc g     F .text	00000094 alt_find_dev
00004228 g     F .text	000000a0 memcpy
00001854 g     F .text	0000004c alt_up_character_lcd_write_fd
00002fcc g     F .text	0000005c alt_up_char_buffer_clear
00003684 g     F .text	00000078 alt_io_redirect
00004744 g       *ABS*	00000000 __DTOR_END__
000021bc g     F .text	00000090 alt_up_irda_write_fd
00002b4c g     F .text	00000074 alt_up_rs232_read_data
00001fa4 g     F .text	0000003c alt_up_irda_get_used_space_in_read_FIFO
000010e0 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00001cfc g     F .text	00000044 alt_up_ethernet_reg_write
00000224 g     F .text	0000001c OS_InitFiFo
00001f4c g     F .text	00000058 alt_up_irda_disable_read_interrupt
000040d8 g     F .text	00000090 alt_icache_flush
000062cc g     O .rwdata	00000004 alt_max_fd
00002ab4 g     F .text	00000050 alt_up_rs232_check_parity
00001b70 g     F .text	00000110 alt_up_ethernet_init
00002324 g     F .text	00000034 read_num_bytes_available
000036fc g     F .text	000001c0 alt_irq_register
0000228c g     F .text	00000034 read_RI_bit
000062e4 g     O .rwdata	00000004 _global_impure_ptr
00007f80 g       *ABS*	00000000 __bss_end
00003c78 g     F .text	0000010c alt_tick
00000458 g     F .text	0000001c OS_GetParam
0c000000 g       *ABS*	00000000 __alt_mem_Flash_flash_data
0000238c g     F .text	0000002c read_data_byte
00003be0 g     F .text	00000098 alt_alarm_stop
0000043c g     F .text	0000001c OS_Yield
00000398 g     F .text	0000001c OS_InitMemory
000022c0 g     F .text	00000030 read_RE_bit
00007ce0 g     O .bss	00000004 alt_irq_active
00001fe0 g     F .text	00000040 alt_up_irda_get_available_space_in_write_FIFO
000000ec g     F .exceptions	000000cc alt_irq_handler
00005d10 g     O .rwdata	00000028 alt_dev_null
00001b3c g     F .text	00000034 alt_up_character_lcd_cursor_blink_on
00002530 g     F .text	00000078 alt_up_ps2_write_data_byte
000032d8 g     F .text	0000001c alt_dcache_flush_all
000062e8 g       *ABS*	00000000 __ram_rwdata_end
000062c4 g     O .rwdata	00000008 alt_dev_list
000048fc g       *ABS*	00000000 __ram_rodata_end
00002c50 g     F .text	00000094 alt_up_rs232_write_fd
00000000 g       *ABS*	00000000 __alt_mem_SDRAM
00007f80 g       *ABS*	00000000 end
000028a4 g     F .text	000000a8 alt_up_ps2_write_fd
00002020 g     F .text	00000050 alt_up_irda_check_parity
00002d24 g     F .text	00000084 alt_up_char_buffer_init
00000be4 g     F .text	000000b8 altera_avalon_jtag_uart_init
00004740 g       *ABS*	00000000 __CTOR_LIST__
00800000 g       *ABS*	00000000 __alt_stack_pointer
000015b8 g     F .text	00000088 alt_avalon_timer_sc_init
00001304 g     F .text	00000240 altera_avalon_jtag_uart_write
00001764 g     F .text	00000078 alt_up_character_lcd_write
00004530 g     F .text	000001b0 __call_exitprocs
000001b8 g     F .text	0000003c _start
00007ce4 g     O .bss	00000004 _alt_tick_rate
00007ce8 g     O .bss	00000004 _alt_nticks
00000664 g     F .text	00000400 alt_sys_init
000019c8 g     F .text	000000b0 alt_up_character_lcd_shift_display
000043f8 g     F .text	00000134 __register_exitproc
000027b0 g     F .text	00000058 alt_up_ps2_clear_fifo
00002a74 g     F .text	00000040 alt_up_rs232_get_available_space_in_write_FIFO
00001a78 g     F .text	00000090 alt_up_character_lcd_erase_pos
00000f78 g     F .text	00000074 altera_avalon_jtag_uart_close
000048fc g       *ABS*	00000000 __ram_rwdata_start
00004744 g       *ABS*	00000000 __ram_rodata_start
00000a9c g     F .text	00000058 altera_avalon_jtag_uart_read_fd
00004020 g     F .text	000000b8 alt_get_fd
00000420 g     F .text	0000001c OS_Terminate
00000288 g     F .text	000000c8 OS_Init
00003dd4 g     F .text	0000012c alt_busy_sleep
000041b4 g     F .text	00000074 memcmp
00000b4c g     F .text	00000048 altera_avalon_jtag_uart_close_fd
00007f80 g       *ABS*	00000000 __alt_stack_base
00000b94 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
00001ef8 g     F .text	00000054 alt_up_irda_enable_read_interrupt
000029e0 g     F .text	00000058 alt_up_rs232_disable_read_interrupt
00003f00 g     F .text	00000120 alt_find_file
00003320 g     F .text	000000b4 alt_dev_llist_insert
00007cd4 g       *ABS*	00000000 __bss_start
000001f4 g     F .text	00000030 main
00007cdc g     O .bss	00000004 alt_envp
00002da8 g     F .text	00000040 alt_up_char_buffer_open_dev
00000af4 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
00000498 g     F .text	00000020 OS_Wait
00001918 g     F .text	000000b0 alt_up_character_lcd_shift_cursor
00002734 g     F .text	0000007c alt_up_ps2_read_data_byte
00007df0 g     O .bss	00000190 _atexit0
000062d0 g     O .rwdata	00000004 alt_errno
00002070 g     F .text	00000048 alt_up_irda_write_data
0000294c g     F .text	00000040 alt_up_ps2_open_dev
00001724 g     F .text	00000040 alt_up_character_lcd_open_dev
00002484 g     F .text	00000054 alt_up_ps2_enable_read_interrupt
00004744 g       *ABS*	00000000 __CTOR_END__
000016f0 g     F .text	00000034 alt_up_character_lcd_init
000042c8 g     F .text	000000bc strcmp
00004744 g       *ABS*	00000000 __flash_rodata_start
00004744 g       *ABS*	00000000 __DTOR_LIST__
00002ce4 g     F .text	00000040 alt_up_rs232_open_dev
00000630 g     F .text	00000034 alt_irq_init
00003b80 g     F .text	00000060 alt_release_fd
00002358 g     F .text	00000034 read_data_valid
00001b08 g     F .text	00000034 alt_up_character_lcd_cursor_off
00002618 g     F .text	0000006c alt_up_ps2_write_data_byte_with_ack
00004168 g     F .text	00000014 atexit
000062e0 g     O .rwdata	00000004 _impure_ptr
00007cd4 g     O .bss	00000004 alt_argc
00003498 g     F .text	00000064 _do_dtors
00000020 g       .exceptions	00000000 alt_irq_entry
000062bc g     O .rwdata	00000008 alt_fs_list
0000298c g     F .text	00000054 alt_up_rs232_enable_read_interrupt
000003d4 g     F .text	00000020 OS_Free
00002b04 g     F .text	00000048 alt_up_rs232_write_data
00001d40 g     F .text	000000e0 alt_up_ethernet_phy_reg_read
00000020 g       *ABS*	00000000 __ram_exceptions_start
000003b4 g     F .text	00000020 OS_Malloc
00000264 g     F .text	00000024 OS_Read
000062e8 g       *ABS*	00000000 _edata
00007f80 g       *ABS*	00000000 _end
000001b8 g       *ABS*	00000000 __ram_exceptions_end
00000fec g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
00000378 g     F .text	00000020 OS_Abort
00003db4 g     F .text	00000020 altera_nios2_qsys_irq_init
0000417c g     F .text	00000038 exit
000020b8 g     F .text	00000074 alt_up_irda_read_data
000023b8 g     F .text	000000cc alt_up_ps2_init
00800000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
000017dc g     F .text	00000078 alt_up_character_lcd_string
0000224c g     F .text	00000040 alt_up_irda_open_dev
00004720 g     F .text	00000020 _exit
00003028 g     F .text	00000154 alt_alarm_start
000025a8 g     F .text	00000070 alt_up_ps2_wait_for_ack
00004384 g     F .text	00000074 strlen
00001c80 g     F .text	00000040 alt_up_ethernet_open_dev
00003998 g     F .text	00000188 open
000004b8 g     F .text	00000020 OS_Signal
00003590 g     F .text	00000030 alt_icache_flush_all
00001e20 g     F .text	000000d8 alt_up_ethernet_phy_reg_write
000018a0 g     F .text	00000078 alt_up_character_lcd_set_cursor_pos
000062d4 g     O .rwdata	00000004 alt_priority_mask
00002808 g     F .text	0000009c alt_up_ps2_read_fd
0000212c g     F .text	00000090 alt_up_irda_read_fd
000062d8 g     O .rwdata	00000008 alt_alarm_list
00003434 g     F .text	00000064 _do_ctors
00002a38 g     F .text	0000003c alt_up_rs232_get_used_space_in_read_FIFO
0000317c g     F .text	000000fc close
000004d8 g     F .text	00000080 alt_load
00001cc0 g     F .text	0000003c alt_up_ethernet_reg_read
00000350 g     F .text	00000028 OS_Start
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   0:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   4:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   8:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   c:	00bffd16 	blt	zero,r2,4 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  10:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
  14:	08406e14 	ori	at,at,440
    jmp r1
  18:	0800683a 	jmp	at
  1c:	00000000 	call	0 <__reset>

Disassembly of section .exceptions:

00000020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  44:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defff904 	addi	sp,sp,-28
  f0:	dfc00615 	stw	ra,24(sp)
  f4:	df000515 	stw	fp,20(sp)
  f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  fc:	0005313a 	rdctl	r2,ipending
 100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 10c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 110:	00800044 	movi	r2,1
 114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 118:	e0ffff17 	ldw	r3,-4(fp)
 11c:	e0bffe17 	ldw	r2,-8(fp)
 120:	1884703a 	and	r2,r3,r2
 124:	1005003a 	cmpeq	r2,r2,zero
 128:	1000171e 	bne	r2,zero,188 <alt_irq_handler+0x9c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 12c:	e0bffd17 	ldw	r2,-12(fp)
 130:	00c00034 	movhi	r3,0
 134:	18df3c04 	addi	r3,r3,31984
 138:	100490fa 	slli	r2,r2,3
 13c:	10c5883a 	add	r2,r2,r3
 140:	11800017 	ldw	r6,0(r2)
 144:	e0bffd17 	ldw	r2,-12(fp)
 148:	00c00034 	movhi	r3,0
 14c:	18df3c04 	addi	r3,r3,31984
 150:	100490fa 	slli	r2,r2,3
 154:	10c5883a 	add	r2,r2,r3
 158:	10800104 	addi	r2,r2,4
 15c:	11000017 	ldw	r4,0(r2)
 160:	e17ffd17 	ldw	r5,-12(fp)
 164:	303ee83a 	callr	r6
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 168:	0005313a 	rdctl	r2,ipending
 16c:	e0bffb15 	stw	r2,-20(fp)

  return active;
 170:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 174:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 178:	e0bfff17 	ldw	r2,-4(fp)
 17c:	1004c03a 	cmpne	r2,r2,zero
 180:	103fe21e 	bne	r2,zero,10c <alt_irq_handler+0x20>
 184:	00000706 	br	1a4 <alt_irq_handler+0xb8>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 188:	e0bffe17 	ldw	r2,-8(fp)
 18c:	1085883a 	add	r2,r2,r2
 190:	e0bffe15 	stw	r2,-8(fp)
      i++;
 194:	e0bffd17 	ldw	r2,-12(fp)
 198:	10800044 	addi	r2,r2,1
 19c:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 1a0:	003fdd06 	br	118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 1a4:	e037883a 	mov	sp,fp
 1a8:	dfc00117 	ldw	ra,4(sp)
 1ac:	df000017 	ldw	fp,0(sp)
 1b0:	dec00204 	addi	sp,sp,8
 1b4:	f800283a 	ret

Disassembly of section .text:

000001b8 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     1b8:	06c02034 	movhi	sp,128
    ori sp, sp, %lo(__alt_stack_pointer)
     1bc:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
     1c0:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     1c4:	d6b8ae14 	ori	gp,gp,58040
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     1c8:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     1cc:	109f3514 	ori	r2,r2,31956

    movhi r3, %hi(__bss_end)
     1d0:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     1d4:	18dfe014 	ori	r3,r3,32640

    beq r2, r3, 1f
     1d8:	10c00326 	beq	r2,r3,1e8 <_start+0x30>

0:
    stw zero, (r2)
     1dc:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     1e0:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     1e4:	10fffd36 	bltu	r2,r3,1dc <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     1e8:	00004d80 	call	4d8 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     1ec:	00005c40 	call	5c4 <alt_main>

000001f0 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     1f0:	003fff06 	br	1f0 <alt_after_alt_main>

000001f4 <main>:

#include <stdio.h>
#include "os.h"

int main()
{
     1f4:	defffe04 	addi	sp,sp,-8
     1f8:	dfc00115 	stw	ra,4(sp)
     1fc:	df000015 	stw	fp,0(sp)
     200:	d839883a 	mov	fp,sp
	// This has to be first init stuff
	OS_Init();
     204:	00002880 	call	288 <OS_Init>

	// here we can only call OS_Create(), OS_InitSem(), and OS_InitFiFo()
	//TODO

	// Boot the OS
	OS_Start(); // This never returns?
     208:	00003500 	call	350 <OS_Start>

	return 0;
     20c:	0005883a 	mov	r2,zero
}
     210:	e037883a 	mov	sp,fp
     214:	dfc00117 	ldw	ra,4(sp)
     218:	df000017 	ldw	fp,0(sp)
     21c:	dec00204 	addi	sp,sp,8
     220:	f800283a 	ret

00000224 <OS_InitFiFo>:
 *      Author: m6gpn
 */

#include "os.h"

FIFO  OS_InitFiFo(){}
     224:	deffff04 	addi	sp,sp,-4
     228:	df000015 	stw	fp,0(sp)
     22c:	d839883a 	mov	fp,sp
     230:	e037883a 	mov	sp,fp
     234:	df000017 	ldw	fp,0(sp)
     238:	dec00104 	addi	sp,sp,4
     23c:	f800283a 	ret

00000240 <OS_Write>:
void  OS_Write( FIFO f, int val ){}
     240:	defffd04 	addi	sp,sp,-12
     244:	df000215 	stw	fp,8(sp)
     248:	df000204 	addi	fp,sp,8
     24c:	e13ffe15 	stw	r4,-8(fp)
     250:	e17fff15 	stw	r5,-4(fp)
     254:	e037883a 	mov	sp,fp
     258:	df000017 	ldw	fp,0(sp)
     25c:	dec00104 	addi	sp,sp,4
     260:	f800283a 	ret

00000264 <OS_Read>:
BOOL  OS_Read( FIFO f, int *val ){}
     264:	defffd04 	addi	sp,sp,-12
     268:	df000215 	stw	fp,8(sp)
     26c:	df000204 	addi	fp,sp,8
     270:	e13ffe15 	stw	r4,-8(fp)
     274:	e17fff15 	stw	r5,-4(fp)
     278:	e037883a 	mov	sp,fp
     27c:	df000017 	ldw	fp,0(sp)
     280:	dec00104 	addi	sp,sp,4
     284:	f800283a 	ret

00000288 <OS_Init>:

#include "os.h"

int running = 1;

void OS_Init(){
     288:	defffa04 	addi	sp,sp,-24
     28c:	df000515 	stw	fp,20(sp)
     290:	df000504 	addi	fp,sp,20
     294:	d807883a 	mov	r3,sp
     298:	d805883a 	mov	r2,sp
     29c:	1009883a 	mov	r4,r2
	// Initialize PPP and PPPMax[]
	int PPPLen = MAXPROCESS;
     2a0:	00800404 	movi	r2,16
     2a4:	e0bffb15 	stw	r2,-20(fp)
	int PPP[PPPLen];
     2a8:	e0bffb17 	ldw	r2,-20(fp)
     2ac:	1085883a 	add	r2,r2,r2
     2b0:	1085883a 	add	r2,r2,r2
     2b4:	108000c4 	addi	r2,r2,3
     2b8:	108000c4 	addi	r2,r2,3
     2bc:	1004d0ba 	srli	r2,r2,2
     2c0:	1085883a 	add	r2,r2,r2
     2c4:	1085883a 	add	r2,r2,r2
     2c8:	d8b7c83a 	sub	sp,sp,r2
     2cc:	e6ffff15 	stw	sp,-4(fp)
     2d0:	e17fff17 	ldw	r5,-4(fp)
     2d4:	288000c4 	addi	r2,r5,3
     2d8:	1004d0ba 	srli	r2,r2,2
     2dc:	1085883a 	add	r2,r2,r2
     2e0:	1085883a 	add	r2,r2,r2
     2e4:	e0bfff15 	stw	r2,-4(fp)
     2e8:	e0bfff17 	ldw	r2,-4(fp)
     2ec:	e0bffd15 	stw	r2,-12(fp)
	int PPPMax[PPPLen];
     2f0:	e0bffb17 	ldw	r2,-20(fp)
     2f4:	1085883a 	add	r2,r2,r2
     2f8:	1085883a 	add	r2,r2,r2
     2fc:	108000c4 	addi	r2,r2,3
     300:	108000c4 	addi	r2,r2,3
     304:	1004d0ba 	srli	r2,r2,2
     308:	1085883a 	add	r2,r2,r2
     30c:	1085883a 	add	r2,r2,r2
     310:	d8b7c83a 	sub	sp,sp,r2
     314:	e6fffe15 	stw	sp,-8(fp)
     318:	e17ffe17 	ldw	r5,-8(fp)
     31c:	288000c4 	addi	r2,r5,3
     320:	1004d0ba 	srli	r2,r2,2
     324:	1085883a 	add	r2,r2,r2
     328:	1085883a 	add	r2,r2,r2
     32c:	e0bffe15 	stw	r2,-8(fp)
     330:	e0bffe17 	ldw	r2,-8(fp)
     334:	e0bffc15 	stw	r2,-16(fp)
     338:	2037883a 	mov	sp,r4

} // end of init();
     33c:	1837883a 	mov	sp,r3
     340:	e037883a 	mov	sp,fp
     344:	df000017 	ldw	fp,0(sp)
     348:	dec00104 	addi	sp,sp,4
     34c:	f800283a 	ret

00000350 <OS_Start>:

void OS_Start(){
     350:	deffff04 	addi	sp,sp,-4
     354:	df000015 	stw	fp,0(sp)
     358:	d839883a 	mov	fp,sp

	while (running){
     35c:	d0a00017 	ldw	r2,-32768(gp)
     360:	1004c03a 	cmpne	r2,r2,zero
     364:	103ffd1e 	bne	r2,zero,35c <OS_Start+0xc>
		//OS is running do os stuff here.
	}
}
     368:	e037883a 	mov	sp,fp
     36c:	df000017 	ldw	fp,0(sp)
     370:	dec00104 	addi	sp,sp,4
     374:	f800283a 	ret

00000378 <OS_Abort>:

void OS_Abort(){
     378:	deffff04 	addi	sp,sp,-4
     37c:	df000015 	stw	fp,0(sp)
     380:	d839883a 	mov	fp,sp
	//will make the OS exit.
	running = 0;
     384:	d0200015 	stw	zero,-32768(gp)
}
     388:	e037883a 	mov	sp,fp
     38c:	df000017 	ldw	fp,0(sp)
     390:	dec00104 	addi	sp,sp,4
     394:	f800283a 	ret

00000398 <OS_InitMemory>:


#include "os.h"


void   OS_InitMemory(){}
     398:	deffff04 	addi	sp,sp,-4
     39c:	df000015 	stw	fp,0(sp)
     3a0:	d839883a 	mov	fp,sp
     3a4:	e037883a 	mov	sp,fp
     3a8:	df000017 	ldw	fp,0(sp)
     3ac:	dec00104 	addi	sp,sp,4
     3b0:	f800283a 	ret

000003b4 <OS_Malloc>:
MEMORY OS_Malloc( int val ){}
     3b4:	defffe04 	addi	sp,sp,-8
     3b8:	df000115 	stw	fp,4(sp)
     3bc:	df000104 	addi	fp,sp,4
     3c0:	e13fff15 	stw	r4,-4(fp)
     3c4:	e037883a 	mov	sp,fp
     3c8:	df000017 	ldw	fp,0(sp)
     3cc:	dec00104 	addi	sp,sp,4
     3d0:	f800283a 	ret

000003d4 <OS_Free>:
BOOL   OS_Free( MEMORY m ){}
     3d4:	defffe04 	addi	sp,sp,-8
     3d8:	df000115 	stw	fp,4(sp)
     3dc:	df000104 	addi	fp,sp,4
     3e0:	e13fff15 	stw	r4,-4(fp)
     3e4:	e037883a 	mov	sp,fp
     3e8:	df000017 	ldw	fp,0(sp)
     3ec:	dec00104 	addi	sp,sp,4
     3f0:	f800283a 	ret

000003f4 <OS_Create>:


#include "os.h"


PID  OS_Create(void (*f)(void), int arg, unsigned int level, unsigned int n){}
     3f4:	defffb04 	addi	sp,sp,-20
     3f8:	df000415 	stw	fp,16(sp)
     3fc:	df000404 	addi	fp,sp,16
     400:	e13ffc15 	stw	r4,-16(fp)
     404:	e17ffd15 	stw	r5,-12(fp)
     408:	e1bffe15 	stw	r6,-8(fp)
     40c:	e1ffff15 	stw	r7,-4(fp)
     410:	e037883a 	mov	sp,fp
     414:	df000017 	ldw	fp,0(sp)
     418:	dec00104 	addi	sp,sp,4
     41c:	f800283a 	ret

00000420 <OS_Terminate>:
void OS_Terminate(void){}
     420:	deffff04 	addi	sp,sp,-4
     424:	df000015 	stw	fp,0(sp)
     428:	d839883a 	mov	fp,sp
     42c:	e037883a 	mov	sp,fp
     430:	df000017 	ldw	fp,0(sp)
     434:	dec00104 	addi	sp,sp,4
     438:	f800283a 	ret

0000043c <OS_Yield>:
void OS_Yield(void){}
     43c:	deffff04 	addi	sp,sp,-4
     440:	df000015 	stw	fp,0(sp)
     444:	d839883a 	mov	fp,sp
     448:	e037883a 	mov	sp,fp
     44c:	df000017 	ldw	fp,0(sp)
     450:	dec00104 	addi	sp,sp,4
     454:	f800283a 	ret

00000458 <OS_GetParam>:
int  OS_GetParam(void){}
     458:	deffff04 	addi	sp,sp,-4
     45c:	df000015 	stw	fp,0(sp)
     460:	d839883a 	mov	fp,sp
     464:	e037883a 	mov	sp,fp
     468:	df000017 	ldw	fp,0(sp)
     46c:	dec00104 	addi	sp,sp,4
     470:	f800283a 	ret

00000474 <OS_InitSem>:
 */


#include "os.h"

void OS_InitSem(int s, int n){}
     474:	defffd04 	addi	sp,sp,-12
     478:	df000215 	stw	fp,8(sp)
     47c:	df000204 	addi	fp,sp,8
     480:	e13ffe15 	stw	r4,-8(fp)
     484:	e17fff15 	stw	r5,-4(fp)
     488:	e037883a 	mov	sp,fp
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00104 	addi	sp,sp,4
     494:	f800283a 	ret

00000498 <OS_Wait>:
void OS_Wait(int s){}
     498:	defffe04 	addi	sp,sp,-8
     49c:	df000115 	stw	fp,4(sp)
     4a0:	df000104 	addi	fp,sp,4
     4a4:	e13fff15 	stw	r4,-4(fp)
     4a8:	e037883a 	mov	sp,fp
     4ac:	df000017 	ldw	fp,0(sp)
     4b0:	dec00104 	addi	sp,sp,4
     4b4:	f800283a 	ret

000004b8 <OS_Signal>:
void OS_Signal(int s){}
     4b8:	defffe04 	addi	sp,sp,-8
     4bc:	df000115 	stw	fp,4(sp)
     4c0:	df000104 	addi	fp,sp,4
     4c4:	e13fff15 	stw	r4,-4(fp)
     4c8:	e037883a 	mov	sp,fp
     4cc:	df000017 	ldw	fp,0(sp)
     4d0:	dec00104 	addi	sp,sp,4
     4d4:	f800283a 	ret

000004d8 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
     4d8:	defffe04 	addi	sp,sp,-8
     4dc:	dfc00115 	stw	ra,4(sp)
     4e0:	df000015 	stw	fp,0(sp)
     4e4:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
     4e8:	01000034 	movhi	r4,0
     4ec:	2118ba04 	addi	r4,r4,25320
     4f0:	01400034 	movhi	r5,0
     4f4:	29523f04 	addi	r5,r5,18684
     4f8:	01800034 	movhi	r6,0
     4fc:	3198ba04 	addi	r6,r6,25320
     500:	00005580 	call	558 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
     504:	01000034 	movhi	r4,0
     508:	21000804 	addi	r4,r4,32
     50c:	01400034 	movhi	r5,0
     510:	29400804 	addi	r5,r5,32
     514:	01800034 	movhi	r6,0
     518:	31806e04 	addi	r6,r6,440
     51c:	00005580 	call	558 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
     520:	01000034 	movhi	r4,0
     524:	2111d104 	addi	r4,r4,18244
     528:	01400034 	movhi	r5,0
     52c:	2951d104 	addi	r5,r5,18244
     530:	01800034 	movhi	r6,0
     534:	31923f04 	addi	r6,r6,18684
     538:	00005580 	call	558 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
     53c:	00032d80 	call	32d8 <alt_dcache_flush_all>
  alt_icache_flush_all();
     540:	00035900 	call	3590 <alt_icache_flush_all>
}
     544:	e037883a 	mov	sp,fp
     548:	dfc00117 	ldw	ra,4(sp)
     54c:	df000017 	ldw	fp,0(sp)
     550:	dec00204 	addi	sp,sp,8
     554:	f800283a 	ret

00000558 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
     558:	defffc04 	addi	sp,sp,-16
     55c:	df000315 	stw	fp,12(sp)
     560:	df000304 	addi	fp,sp,12
     564:	e13ffd15 	stw	r4,-12(fp)
     568:	e17ffe15 	stw	r5,-8(fp)
     56c:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
     570:	e0fffe17 	ldw	r3,-8(fp)
     574:	e0bffd17 	ldw	r2,-12(fp)
     578:	18800e26 	beq	r3,r2,5b4 <alt_load_section+0x5c>
  {
    while( to != end )
     57c:	00000a06 	br	5a8 <alt_load_section+0x50>
    {
      *to++ = *from++;
     580:	e0bffd17 	ldw	r2,-12(fp)
     584:	10c00017 	ldw	r3,0(r2)
     588:	e0bffe17 	ldw	r2,-8(fp)
     58c:	10c00015 	stw	r3,0(r2)
     590:	e0bffe17 	ldw	r2,-8(fp)
     594:	10800104 	addi	r2,r2,4
     598:	e0bffe15 	stw	r2,-8(fp)
     59c:	e0bffd17 	ldw	r2,-12(fp)
     5a0:	10800104 	addi	r2,r2,4
     5a4:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
     5a8:	e0fffe17 	ldw	r3,-8(fp)
     5ac:	e0bfff17 	ldw	r2,-4(fp)
     5b0:	18bff31e 	bne	r3,r2,580 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
     5b4:	e037883a 	mov	sp,fp
     5b8:	df000017 	ldw	fp,0(sp)
     5bc:	dec00104 	addi	sp,sp,4
     5c0:	f800283a 	ret

000005c4 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
     5c4:	defffd04 	addi	sp,sp,-12
     5c8:	dfc00215 	stw	ra,8(sp)
     5cc:	df000115 	stw	fp,4(sp)
     5d0:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
     5d4:	0009883a 	mov	r4,zero
     5d8:	00006300 	call	630 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
     5dc:	00006640 	call	664 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
     5e0:	01000034 	movhi	r4,0
     5e4:	2111d104 	addi	r4,r4,18244
     5e8:	01400034 	movhi	r5,0
     5ec:	2951d104 	addi	r5,r5,18244
     5f0:	01800034 	movhi	r6,0
     5f4:	3191d104 	addi	r6,r6,18244
     5f8:	00036840 	call	3684 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
     5fc:	00034340 	call	3434 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
     600:	01000034 	movhi	r4,0
     604:	210d2604 	addi	r4,r4,13464
     608:	00041680 	call	4168 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
     60c:	d1268717 	ldw	r4,-26084(gp)
     610:	d1668817 	ldw	r5,-26080(gp)
     614:	d1a68917 	ldw	r6,-26076(gp)
     618:	00001f40 	call	1f4 <main>
     61c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
     620:	01000044 	movi	r4,1
     624:	000317c0 	call	317c <close>
  exit (result);
     628:	e13fff17 	ldw	r4,-4(fp)
     62c:	000417c0 	call	417c <exit>

00000630 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
     630:	defffd04 	addi	sp,sp,-12
     634:	dfc00215 	stw	ra,8(sp)
     638:	df000115 	stw	fp,4(sp)
     63c:	df000104 	addi	fp,sp,4
     640:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, CPU);
     644:	0003db40 	call	3db4 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
     648:	00800044 	movi	r2,1
     64c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
     650:	e037883a 	mov	sp,fp
     654:	dfc00117 	ldw	ra,4(sp)
     658:	df000017 	ldw	fp,0(sp)
     65c:	dec00204 	addi	sp,sp,8
     660:	f800283a 	ret

00000664 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
     664:	defffd04 	addi	sp,sp,-12
     668:	dfc00215 	stw	ra,8(sp)
     66c:	df000115 	stw	fp,4(sp)
     670:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( INTERVAL_TIMER, Interval_Timer);
     674:	01040034 	movhi	r4,4096
     678:	21080004 	addi	r4,r4,8192
     67c:	000b883a 	mov	r5,zero
     680:	000d883a 	mov	r6,zero
     684:	01c00204 	movi	r7,8
     688:	00015b80 	call	15b8 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, JTAG_UART);
     68c:	01000034 	movhi	r4,0
     690:	21124904 	addi	r4,r4,18724
     694:	000b883a 	mov	r5,zero
     698:	01800204 	movi	r6,8
     69c:	0000be40 	call	be4 <altera_avalon_jtag_uart_init>
     6a0:	01000034 	movhi	r4,0
     6a4:	21123f04 	addi	r4,r4,18684
     6a8:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
    ALTERA_UP_AVALON_AUDIO_AND_VIDEO_CONFIG_INIT ( AV_CONFIG, AV_Config);
     6ac:	01000034 	movhi	r4,0
     6b0:	21165704 	addi	r4,r4,22876
     6b4:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_AUDIO_INIT ( AUDIO, Audio);
     6b8:	01000034 	movhi	r4,0
     6bc:	21166304 	addi	r4,r4,22924
     6c0:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_CHARACTER_LCD_INIT ( CHAR_LCD_16X2, Char_LCD_16x2);
     6c4:	01000034 	movhi	r4,0
     6c8:	21166f04 	addi	r4,r4,22972
     6cc:	00016f00 	call	16f0 <alt_up_character_lcd_init>
     6d0:	01000034 	movhi	r4,0
     6d4:	21166f04 	addi	r4,r4,22972
     6d8:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_ETHERNET_INIT ( ETHERNET, Ethernet);
     6dc:	01000034 	movhi	r4,0
     6e0:	21167a04 	addi	r4,r4,23016
     6e4:	0001b700 	call	1b70 <alt_up_ethernet_init>
     6e8:	01000034 	movhi	r4,0
     6ec:	21167a04 	addi	r4,r4,23016
     6f0:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_IRDA_INIT ( IRDA_UART, IrDA_UART);
     6f4:	01000034 	movhi	r4,0
     6f8:	21168904 	addi	r4,r4,23076
     6fc:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( EXPANSION_JP1, Expansion_JP1);
     700:	01000034 	movhi	r4,0
     704:	21169404 	addi	r4,r4,23120
     708:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( EXPANSION_JP2, Expansion_JP2);
     70c:	01000034 	movhi	r4,0
     710:	21169f04 	addi	r4,r4,23164
     714:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( GREEN_LEDS, Green_LEDs);
     718:	01000034 	movhi	r4,0
     71c:	2116aa04 	addi	r4,r4,23208
     720:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( HEX3_HEX0, HEX3_HEX0);
     724:	01000034 	movhi	r4,0
     728:	2116b504 	addi	r4,r4,23252
     72c:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( HEX7_HEX4, HEX7_HEX4);
     730:	01000034 	movhi	r4,0
     734:	2116c004 	addi	r4,r4,23296
     738:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( PUSHBUTTONS, Pushbuttons);
     73c:	01000034 	movhi	r4,0
     740:	2116cb04 	addi	r4,r4,23340
     744:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( RED_LEDS, Red_LEDs);
     748:	01000034 	movhi	r4,0
     74c:	2116d604 	addi	r4,r4,23384
     750:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( SLIDER_SWITCHES, Slider_Switches);
     754:	01000034 	movhi	r4,0
     758:	2116e104 	addi	r4,r4,23428
     75c:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2_PORT, PS2_Port);
     760:	01000034 	movhi	r4,0
     764:	2116ec04 	addi	r4,r4,23472
     768:	00023b80 	call	23b8 <alt_up_ps2_init>
     76c:	01000034 	movhi	r4,0
     770:	2116ec04 	addi	r4,r4,23472
     774:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_RS232_INIT ( SERIAL_PORT, Serial_Port);
     778:	01000034 	movhi	r4,0
     77c:	2116fa04 	addi	r4,r4,23528
     780:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_USB_INIT ( USB, USB);
     784:	01000034 	movhi	r4,0
     788:	21170504 	addi	r4,r4,23572
     78c:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VGA_CHAR_BUFFER, VGA_Char_Buffer);
     790:	00800034 	movhi	r2,0
     794:	10971204 	addi	r2,r2,23624
     798:	10800a17 	ldw	r2,40(r2)
     79c:	10800104 	addi	r2,r2,4
     7a0:	10800017 	ldw	r2,0(r2)
     7a4:	10ffffcc 	andi	r3,r2,65535
     7a8:	00800034 	movhi	r2,0
     7ac:	10971204 	addi	r2,r2,23624
     7b0:	10c00c15 	stw	r3,48(r2)
     7b4:	00800034 	movhi	r2,0
     7b8:	10971204 	addi	r2,r2,23624
     7bc:	10800a17 	ldw	r2,40(r2)
     7c0:	10800104 	addi	r2,r2,4
     7c4:	10800017 	ldw	r2,0(r2)
     7c8:	1005d43a 	srai	r2,r2,16
     7cc:	10ffffcc 	andi	r3,r2,65535
     7d0:	00800034 	movhi	r2,0
     7d4:	10971204 	addi	r2,r2,23624
     7d8:	10c00d15 	stw	r3,52(r2)
     7dc:	00800034 	movhi	r2,0
     7e0:	10971204 	addi	r2,r2,23624
     7e4:	10800c17 	ldw	r2,48(r2)
     7e8:	10801068 	cmpgeui	r2,r2,65
     7ec:	1000081e 	bne	r2,zero,810 <alt_sys_init+0x1ac>
     7f0:	00c00034 	movhi	r3,0
     7f4:	18d71204 	addi	r3,r3,23624
     7f8:	00800fc4 	movi	r2,63
     7fc:	18800f15 	stw	r2,60(r3)
     800:	00c00034 	movhi	r3,0
     804:	18d71204 	addi	r3,r3,23624
     808:	00800184 	movi	r2,6
     80c:	18801015 	stw	r2,64(r3)
     810:	00800034 	movhi	r2,0
     814:	10971204 	addi	r2,r2,23624
     818:	10800d17 	ldw	r2,52(r2)
     81c:	10800868 	cmpgeui	r2,r2,33
     820:	1000041e 	bne	r2,zero,834 <alt_sys_init+0x1d0>
     824:	00c00034 	movhi	r3,0
     828:	18d71204 	addi	r3,r3,23624
     82c:	008007c4 	movi	r2,31
     830:	18801115 	stw	r2,68(r3)
     834:	01000034 	movhi	r4,0
     838:	21171204 	addi	r4,r4,23624
     83c:	0002d240 	call	2d24 <alt_up_char_buffer_init>
     840:	01000034 	movhi	r4,0
     844:	21171204 	addi	r4,r4,23624
     848:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VGA_PIXEL_BUFFER, VGA_Pixel_Buffer);
     84c:	00800034 	movhi	r2,0
     850:	10972404 	addi	r2,r2,23696
     854:	10800a17 	ldw	r2,40(r2)
     858:	10800017 	ldw	r2,0(r2)
     85c:	1007883a 	mov	r3,r2
     860:	00800034 	movhi	r2,0
     864:	10972404 	addi	r2,r2,23696
     868:	10c00b15 	stw	r3,44(r2)
     86c:	00800034 	movhi	r2,0
     870:	10972404 	addi	r2,r2,23696
     874:	10800a17 	ldw	r2,40(r2)
     878:	10800104 	addi	r2,r2,4
     87c:	10800017 	ldw	r2,0(r2)
     880:	1007883a 	mov	r3,r2
     884:	00800034 	movhi	r2,0
     888:	10972404 	addi	r2,r2,23696
     88c:	10c00c15 	stw	r3,48(r2)
     890:	00800034 	movhi	r2,0
     894:	10972404 	addi	r2,r2,23696
     898:	10800a17 	ldw	r2,40(r2)
     89c:	10800204 	addi	r2,r2,8
     8a0:	10800017 	ldw	r2,0(r2)
     8a4:	10ffffcc 	andi	r3,r2,65535
     8a8:	00800034 	movhi	r2,0
     8ac:	10972404 	addi	r2,r2,23696
     8b0:	10c00f15 	stw	r3,60(r2)
     8b4:	00800034 	movhi	r2,0
     8b8:	10972404 	addi	r2,r2,23696
     8bc:	10800a17 	ldw	r2,40(r2)
     8c0:	10800204 	addi	r2,r2,8
     8c4:	10800017 	ldw	r2,0(r2)
     8c8:	1005d43a 	srai	r2,r2,16
     8cc:	10ffffcc 	andi	r3,r2,65535
     8d0:	00800034 	movhi	r2,0
     8d4:	10972404 	addi	r2,r2,23696
     8d8:	10c01015 	stw	r3,64(r2)
     8dc:	00800034 	movhi	r2,0
     8e0:	10972404 	addi	r2,r2,23696
     8e4:	10800a17 	ldw	r2,40(r2)
     8e8:	10800304 	addi	r2,r2,12
     8ec:	10800017 	ldw	r2,0(r2)
     8f0:	1005d07a 	srai	r2,r2,1
     8f4:	10c0004c 	andi	r3,r2,1
     8f8:	00800034 	movhi	r2,0
     8fc:	10972404 	addi	r2,r2,23696
     900:	10c00d15 	stw	r3,52(r2)
     904:	00800034 	movhi	r2,0
     908:	10972404 	addi	r2,r2,23696
     90c:	10800a17 	ldw	r2,40(r2)
     910:	10800304 	addi	r2,r2,12
     914:	10800017 	ldw	r2,0(r2)
     918:	1005d13a 	srai	r2,r2,4
     91c:	10c003cc 	andi	r3,r2,15
     920:	00800034 	movhi	r2,0
     924:	10972404 	addi	r2,r2,23696
     928:	10c00e15 	stw	r3,56(r2)
     92c:	00800034 	movhi	r2,0
     930:	10972404 	addi	r2,r2,23696
     934:	10800a17 	ldw	r2,40(r2)
     938:	10800304 	addi	r2,r2,12
     93c:	10800017 	ldw	r2,0(r2)
     940:	1005d43a 	srai	r2,r2,16
     944:	1007883a 	mov	r3,r2
     948:	00bfffc4 	movi	r2,-1
     94c:	1884703a 	and	r2,r3,r2
     950:	e0bfff45 	stb	r2,-3(fp)
     954:	00800034 	movhi	r2,0
     958:	10972404 	addi	r2,r2,23696
     95c:	10800a17 	ldw	r2,40(r2)
     960:	10800304 	addi	r2,r2,12
     964:	10800017 	ldw	r2,0(r2)
     968:	1005d63a 	srai	r2,r2,24
     96c:	1007883a 	mov	r3,r2
     970:	00bfffc4 	movi	r2,-1
     974:	1884703a 	and	r2,r3,r2
     978:	e0bfff05 	stb	r2,-4(fp)
     97c:	00800034 	movhi	r2,0
     980:	10972404 	addi	r2,r2,23696
     984:	10800e17 	ldw	r2,56(r2)
     988:	10800058 	cmpnei	r2,r2,1
     98c:	1000041e 	bne	r2,zero,9a0 <alt_sys_init+0x33c>
     990:	00800034 	movhi	r2,0
     994:	10972404 	addi	r2,r2,23696
     998:	10001115 	stw	zero,68(r2)
     99c:	00000e06 	br	9d8 <alt_sys_init+0x374>
     9a0:	00800034 	movhi	r2,0
     9a4:	10972404 	addi	r2,r2,23696
     9a8:	10800e17 	ldw	r2,56(r2)
     9ac:	10800098 	cmpnei	r2,r2,2
     9b0:	1000051e 	bne	r2,zero,9c8 <alt_sys_init+0x364>
     9b4:	00c00034 	movhi	r3,0
     9b8:	18d72404 	addi	r3,r3,23696
     9bc:	00800044 	movi	r2,1
     9c0:	18801115 	stw	r2,68(r3)
     9c4:	00000406 	br	9d8 <alt_sys_init+0x374>
     9c8:	00c00034 	movhi	r3,0
     9cc:	18d72404 	addi	r3,r3,23696
     9d0:	00800084 	movi	r2,2
     9d4:	18801115 	stw	r2,68(r3)
     9d8:	e0ffff43 	ldbu	r3,-3(fp)
     9dc:	00800804 	movi	r2,32
     9e0:	10c7c83a 	sub	r3,r2,r3
     9e4:	00bfffc4 	movi	r2,-1
     9e8:	10c6d83a 	srl	r3,r2,r3
     9ec:	00800034 	movhi	r2,0
     9f0:	10972404 	addi	r2,r2,23696
     9f4:	10c01215 	stw	r3,72(r2)
     9f8:	e0ffff43 	ldbu	r3,-3(fp)
     9fc:	00800034 	movhi	r2,0
     a00:	10972404 	addi	r2,r2,23696
     a04:	10801117 	ldw	r2,68(r2)
     a08:	1887883a 	add	r3,r3,r2
     a0c:	00800034 	movhi	r2,0
     a10:	10972404 	addi	r2,r2,23696
     a14:	10c01315 	stw	r3,76(r2)
     a18:	e0ffff03 	ldbu	r3,-4(fp)
     a1c:	00800804 	movi	r2,32
     a20:	10c7c83a 	sub	r3,r2,r3
     a24:	00bfffc4 	movi	r2,-1
     a28:	10c6d83a 	srl	r3,r2,r3
     a2c:	00800034 	movhi	r2,0
     a30:	10972404 	addi	r2,r2,23696
     a34:	10c01415 	stw	r3,80(r2)
     a38:	01000034 	movhi	r4,0
     a3c:	21172404 	addi	r4,r4,23696
     a40:	0000a640 	call	a64 <alt_dev_reg>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( SD_CARD, SD_Card);
     a44:	01000034 	movhi	r4,0
     a48:	21173904 	addi	r4,r4,23780
     a4c:	0000a640 	call	a64 <alt_dev_reg>
}
     a50:	e037883a 	mov	sp,fp
     a54:	dfc00117 	ldw	ra,4(sp)
     a58:	df000017 	ldw	fp,0(sp)
     a5c:	dec00204 	addi	sp,sp,8
     a60:	f800283a 	ret

00000a64 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
     a64:	defffd04 	addi	sp,sp,-12
     a68:	dfc00215 	stw	ra,8(sp)
     a6c:	df000115 	stw	fp,4(sp)
     a70:	df000104 	addi	fp,sp,4
     a74:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
     a78:	e13fff17 	ldw	r4,-4(fp)
     a7c:	01400034 	movhi	r5,0
     a80:	2958b104 	addi	r5,r5,25284
     a84:	00033200 	call	3320 <alt_dev_llist_insert>
}
     a88:	e037883a 	mov	sp,fp
     a8c:	dfc00117 	ldw	ra,4(sp)
     a90:	df000017 	ldw	fp,0(sp)
     a94:	dec00204 	addi	sp,sp,8
     a98:	f800283a 	ret

00000a9c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
     a9c:	defffa04 	addi	sp,sp,-24
     aa0:	dfc00515 	stw	ra,20(sp)
     aa4:	df000415 	stw	fp,16(sp)
     aa8:	df000404 	addi	fp,sp,16
     aac:	e13ffd15 	stw	r4,-12(fp)
     ab0:	e17ffe15 	stw	r5,-8(fp)
     ab4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     ab8:	e0bffd17 	ldw	r2,-12(fp)
     abc:	10800017 	ldw	r2,0(r2)
     ac0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
     ac4:	e0bffc17 	ldw	r2,-16(fp)
     ac8:	11000a04 	addi	r4,r2,40
     acc:	e0bffd17 	ldw	r2,-12(fp)
     ad0:	11c00217 	ldw	r7,8(r2)
     ad4:	e17ffe17 	ldw	r5,-8(fp)
     ad8:	e1bfff17 	ldw	r6,-4(fp)
     adc:	00010e00 	call	10e0 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
     ae0:	e037883a 	mov	sp,fp
     ae4:	dfc00117 	ldw	ra,4(sp)
     ae8:	df000017 	ldw	fp,0(sp)
     aec:	dec00204 	addi	sp,sp,8
     af0:	f800283a 	ret

00000af4 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
     af4:	defffa04 	addi	sp,sp,-24
     af8:	dfc00515 	stw	ra,20(sp)
     afc:	df000415 	stw	fp,16(sp)
     b00:	df000404 	addi	fp,sp,16
     b04:	e13ffd15 	stw	r4,-12(fp)
     b08:	e17ffe15 	stw	r5,-8(fp)
     b0c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     b10:	e0bffd17 	ldw	r2,-12(fp)
     b14:	10800017 	ldw	r2,0(r2)
     b18:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
     b1c:	e0bffc17 	ldw	r2,-16(fp)
     b20:	11000a04 	addi	r4,r2,40
     b24:	e0bffd17 	ldw	r2,-12(fp)
     b28:	11c00217 	ldw	r7,8(r2)
     b2c:	e17ffe17 	ldw	r5,-8(fp)
     b30:	e1bfff17 	ldw	r6,-4(fp)
     b34:	00013040 	call	1304 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
     b38:	e037883a 	mov	sp,fp
     b3c:	dfc00117 	ldw	ra,4(sp)
     b40:	df000017 	ldw	fp,0(sp)
     b44:	dec00204 	addi	sp,sp,8
     b48:	f800283a 	ret

00000b4c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
     b4c:	defffc04 	addi	sp,sp,-16
     b50:	dfc00315 	stw	ra,12(sp)
     b54:	df000215 	stw	fp,8(sp)
     b58:	df000204 	addi	fp,sp,8
     b5c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     b60:	e0bfff17 	ldw	r2,-4(fp)
     b64:	10800017 	ldw	r2,0(r2)
     b68:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
     b6c:	e0bffe17 	ldw	r2,-8(fp)
     b70:	11000a04 	addi	r4,r2,40
     b74:	e0bfff17 	ldw	r2,-4(fp)
     b78:	11400217 	ldw	r5,8(r2)
     b7c:	0000f780 	call	f78 <altera_avalon_jtag_uart_close>
}
     b80:	e037883a 	mov	sp,fp
     b84:	dfc00117 	ldw	ra,4(sp)
     b88:	df000017 	ldw	fp,0(sp)
     b8c:	dec00204 	addi	sp,sp,8
     b90:	f800283a 	ret

00000b94 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
     b94:	defffa04 	addi	sp,sp,-24
     b98:	dfc00515 	stw	ra,20(sp)
     b9c:	df000415 	stw	fp,16(sp)
     ba0:	df000404 	addi	fp,sp,16
     ba4:	e13ffd15 	stw	r4,-12(fp)
     ba8:	e17ffe15 	stw	r5,-8(fp)
     bac:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
     bb0:	e0bffd17 	ldw	r2,-12(fp)
     bb4:	10800017 	ldw	r2,0(r2)
     bb8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
     bbc:	e0bffc17 	ldw	r2,-16(fp)
     bc0:	11000a04 	addi	r4,r2,40
     bc4:	e17ffe17 	ldw	r5,-8(fp)
     bc8:	e1bfff17 	ldw	r6,-4(fp)
     bcc:	0000fec0 	call	fec <altera_avalon_jtag_uart_ioctl>
}
     bd0:	e037883a 	mov	sp,fp
     bd4:	dfc00117 	ldw	ra,4(sp)
     bd8:	df000017 	ldw	fp,0(sp)
     bdc:	dec00204 	addi	sp,sp,8
     be0:	f800283a 	ret

00000be4 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
     be4:	defffb04 	addi	sp,sp,-20
     be8:	dfc00415 	stw	ra,16(sp)
     bec:	df000315 	stw	fp,12(sp)
     bf0:	df000304 	addi	fp,sp,12
     bf4:	e13ffd15 	stw	r4,-12(fp)
     bf8:	e17ffe15 	stw	r5,-8(fp)
     bfc:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     c00:	e0fffd17 	ldw	r3,-12(fp)
     c04:	00800044 	movi	r2,1
     c08:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
     c0c:	e0bffd17 	ldw	r2,-12(fp)
     c10:	10800017 	ldw	r2,0(r2)
     c14:	11000104 	addi	r4,r2,4
     c18:	e0bffd17 	ldw	r2,-12(fp)
     c1c:	10800817 	ldw	r2,32(r2)
     c20:	1007883a 	mov	r3,r2
     c24:	2005883a 	mov	r2,r4
     c28:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
     c2c:	e13fff17 	ldw	r4,-4(fp)
     c30:	e17ffd17 	ldw	r5,-12(fp)
     c34:	01800034 	movhi	r6,0
     c38:	31832704 	addi	r6,r6,3228
     c3c:	00036fc0 	call	36fc <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
     c40:	e0bffd17 	ldw	r2,-12(fp)
     c44:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
     c48:	e0bffd17 	ldw	r2,-12(fp)
     c4c:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
     c50:	00800034 	movhi	r2,0
     c54:	109f3904 	addi	r2,r2,31972
     c58:	10800017 	ldw	r2,0(r2)
     c5c:	100b883a 	mov	r5,r2
     c60:	01800034 	movhi	r6,0
     c64:	3183b204 	addi	r6,r6,3784
     c68:	e1fffd17 	ldw	r7,-12(fp)
     c6c:	00030280 	call	3028 <alt_alarm_start>
     c70:	1004403a 	cmpge	r2,r2,zero
     c74:	1000041e 	bne	r2,zero,c88 <altera_avalon_jtag_uart_init+0xa4>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
     c78:	e0fffd17 	ldw	r3,-12(fp)
     c7c:	00a00034 	movhi	r2,32768
     c80:	10bfffc4 	addi	r2,r2,-1
     c84:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
     c88:	e037883a 	mov	sp,fp
     c8c:	dfc00117 	ldw	ra,4(sp)
     c90:	df000017 	ldw	fp,0(sp)
     c94:	dec00204 	addi	sp,sp,8
     c98:	f800283a 	ret

00000c9c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
     c9c:	defff704 	addi	sp,sp,-36
     ca0:	df000815 	stw	fp,32(sp)
     ca4:	df000804 	addi	fp,sp,32
     ca8:	e13ffe15 	stw	r4,-8(fp)
     cac:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
     cb0:	e0bffe17 	ldw	r2,-8(fp)
     cb4:	e0bffd15 	stw	r2,-12(fp)
  unsigned int base = sp->base;
     cb8:	e0bffd17 	ldw	r2,-12(fp)
     cbc:	10800017 	ldw	r2,0(r2)
     cc0:	e0bffc15 	stw	r2,-16(fp)
     cc4:	00000006 	br	cc8 <altera_avalon_jtag_uart_irq+0x2c>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     cc8:	e0bffc17 	ldw	r2,-16(fp)
     ccc:	10800104 	addi	r2,r2,4
     cd0:	10800037 	ldwio	r2,0(r2)
     cd4:	e0bffb15 	stw	r2,-20(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
     cd8:	e0bffb17 	ldw	r2,-20(fp)
     cdc:	1080c00c 	andi	r2,r2,768
     ce0:	1005003a 	cmpeq	r2,r2,zero
     ce4:	1000741e 	bne	r2,zero,eb8 <altera_avalon_jtag_uart_irq+0x21c>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
     ce8:	e0bffb17 	ldw	r2,-20(fp)
     cec:	1080400c 	andi	r2,r2,256
     cf0:	1005003a 	cmpeq	r2,r2,zero
     cf4:	1000351e 	bne	r2,zero,dcc <altera_avalon_jtag_uart_irq+0x130>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
     cf8:	00800074 	movhi	r2,1
     cfc:	e0bffa15 	stw	r2,-24(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     d00:	e0bffd17 	ldw	r2,-12(fp)
     d04:	10800a17 	ldw	r2,40(r2)
     d08:	10800044 	addi	r2,r2,1
     d0c:	1081ffcc 	andi	r2,r2,2047
     d10:	e0bff915 	stw	r2,-28(fp)
        if (next == sp->rx_out)
     d14:	e0bffd17 	ldw	r2,-12(fp)
     d18:	10c00b17 	ldw	r3,44(r2)
     d1c:	e0bff917 	ldw	r2,-28(fp)
     d20:	18801626 	beq	r3,r2,d7c <altera_avalon_jtag_uart_irq+0xe0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
     d24:	e0bffc17 	ldw	r2,-16(fp)
     d28:	10800037 	ldwio	r2,0(r2)
     d2c:	e0bffa15 	stw	r2,-24(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
     d30:	e0bffa17 	ldw	r2,-24(fp)
     d34:	10a0000c 	andi	r2,r2,32768
     d38:	1005003a 	cmpeq	r2,r2,zero
     d3c:	10000f1e 	bne	r2,zero,d7c <altera_avalon_jtag_uart_irq+0xe0>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
     d40:	e0bffd17 	ldw	r2,-12(fp)
     d44:	10c00a17 	ldw	r3,40(r2)
     d48:	e0bffa17 	ldw	r2,-24(fp)
     d4c:	1009883a 	mov	r4,r2
     d50:	e0bffd17 	ldw	r2,-12(fp)
     d54:	1885883a 	add	r2,r3,r2
     d58:	10800e04 	addi	r2,r2,56
     d5c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     d60:	e0bffd17 	ldw	r2,-12(fp)
     d64:	10800a17 	ldw	r2,40(r2)
     d68:	10800044 	addi	r2,r2,1
     d6c:	10c1ffcc 	andi	r3,r2,2047
     d70:	e0bffd17 	ldw	r2,-12(fp)
     d74:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
     d78:	003fe106 	br	d00 <altera_avalon_jtag_uart_irq+0x64>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
     d7c:	e0bffa17 	ldw	r2,-24(fp)
     d80:	10bfffec 	andhi	r2,r2,65535
     d84:	1005003a 	cmpeq	r2,r2,zero
     d88:	1000101e 	bne	r2,zero,dcc <altera_avalon_jtag_uart_irq+0x130>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     d8c:	e0bffd17 	ldw	r2,-12(fp)
     d90:	10c00817 	ldw	r3,32(r2)
     d94:	00bfff84 	movi	r2,-2
     d98:	1886703a 	and	r3,r3,r2
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
     da4:	e0bffc17 	ldw	r2,-16(fp)
     da8:	11000104 	addi	r4,r2,4
     dac:	e0bffd17 	ldw	r2,-12(fp)
     db0:	10800817 	ldw	r2,32(r2)
     db4:	1007883a 	mov	r3,r2
     db8:	2005883a 	mov	r2,r4
     dbc:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     dc0:	e0bffc17 	ldw	r2,-16(fp)
     dc4:	10800104 	addi	r2,r2,4
     dc8:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
     dcc:	e0bffb17 	ldw	r2,-20(fp)
     dd0:	1080800c 	andi	r2,r2,512
     dd4:	1005003a 	cmpeq	r2,r2,zero
     dd8:	103fbb1e 	bne	r2,zero,cc8 <altera_avalon_jtag_uart_irq+0x2c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
     ddc:	e0bffb17 	ldw	r2,-20(fp)
     de0:	10bfffec 	andhi	r2,r2,65535
     de4:	1004d43a 	srli	r2,r2,16
     de8:	e0bff815 	stw	r2,-32(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
     dec:	00001506 	br	e44 <altera_avalon_jtag_uart_irq+0x1a8>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
     df0:	e13ffc17 	ldw	r4,-16(fp)
     df4:	e0bffd17 	ldw	r2,-12(fp)
     df8:	10c00d17 	ldw	r3,52(r2)
     dfc:	e0bffd17 	ldw	r2,-12(fp)
     e00:	1885883a 	add	r2,r3,r2
     e04:	10820e04 	addi	r2,r2,2104
     e08:	10800003 	ldbu	r2,0(r2)
     e0c:	10c03fcc 	andi	r3,r2,255
     e10:	18c0201c 	xori	r3,r3,128
     e14:	18ffe004 	addi	r3,r3,-128
     e18:	2005883a 	mov	r2,r4
     e1c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     e20:	e0bffd17 	ldw	r2,-12(fp)
     e24:	10800d17 	ldw	r2,52(r2)
     e28:	10800044 	addi	r2,r2,1
     e2c:	10c1ffcc 	andi	r3,r2,2047
     e30:	e0bffd17 	ldw	r2,-12(fp)
     e34:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10bfffc4 	addi	r2,r2,-1
     e40:	e0bff815 	stw	r2,-32(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
     e44:	e0bff817 	ldw	r2,-32(fp)
     e48:	1005003a 	cmpeq	r2,r2,zero
     e4c:	1000051e 	bne	r2,zero,e64 <altera_avalon_jtag_uart_irq+0x1c8>
     e50:	e0bffd17 	ldw	r2,-12(fp)
     e54:	10c00d17 	ldw	r3,52(r2)
     e58:	e0bffd17 	ldw	r2,-12(fp)
     e5c:	10800c17 	ldw	r2,48(r2)
     e60:	18bfe31e 	bne	r3,r2,df0 <altera_avalon_jtag_uart_irq+0x154>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
     e64:	e0bff817 	ldw	r2,-32(fp)
     e68:	1005003a 	cmpeq	r2,r2,zero
     e6c:	103f961e 	bne	r2,zero,cc8 <altera_avalon_jtag_uart_irq+0x2c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
     e70:	e0bffd17 	ldw	r2,-12(fp)
     e74:	10c00817 	ldw	r3,32(r2)
     e78:	00bfff44 	movi	r2,-3
     e7c:	1886703a 	and	r3,r3,r2
     e80:	e0bffd17 	ldw	r2,-12(fp)
     e84:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     e88:	e0bffd17 	ldw	r2,-12(fp)
     e8c:	10800017 	ldw	r2,0(r2)
     e90:	11000104 	addi	r4,r2,4
     e94:	e0bffd17 	ldw	r2,-12(fp)
     e98:	10800817 	ldw	r2,32(r2)
     e9c:	1007883a 	mov	r3,r2
     ea0:	2005883a 	mov	r2,r4
     ea4:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     ea8:	e0bffc17 	ldw	r2,-16(fp)
     eac:	10800104 	addi	r2,r2,4
     eb0:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
     eb4:	003f8406 	br	cc8 <altera_avalon_jtag_uart_irq+0x2c>
}
     eb8:	e037883a 	mov	sp,fp
     ebc:	df000017 	ldw	fp,0(sp)
     ec0:	dec00104 	addi	sp,sp,4
     ec4:	f800283a 	ret

00000ec8 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
     ec8:	defffc04 	addi	sp,sp,-16
     ecc:	df000315 	stw	fp,12(sp)
     ed0:	df000304 	addi	fp,sp,12
     ed4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
     ed8:	e0bfff17 	ldw	r2,-4(fp)
     edc:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
     ee0:	e0bffe17 	ldw	r2,-8(fp)
     ee4:	10800017 	ldw	r2,0(r2)
     ee8:	10800104 	addi	r2,r2,4
     eec:	10800037 	ldwio	r2,0(r2)
     ef0:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
     ef4:	e0bffd17 	ldw	r2,-12(fp)
     ef8:	1081000c 	andi	r2,r2,1024
     efc:	1005003a 	cmpeq	r2,r2,zero
     f00:	10000c1e 	bne	r2,zero,f34 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
     f04:	e0bffe17 	ldw	r2,-8(fp)
     f08:	10800017 	ldw	r2,0(r2)
     f0c:	11000104 	addi	r4,r2,4
     f10:	e0bffe17 	ldw	r2,-8(fp)
     f14:	10800817 	ldw	r2,32(r2)
     f18:	10810014 	ori	r2,r2,1024
     f1c:	1007883a 	mov	r3,r2
     f20:	2005883a 	mov	r2,r4
     f24:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
     f28:	e0bffe17 	ldw	r2,-8(fp)
     f2c:	10000915 	stw	zero,36(r2)
     f30:	00000a06 	br	f5c <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
     f34:	e0bffe17 	ldw	r2,-8(fp)
     f38:	10c00917 	ldw	r3,36(r2)
     f3c:	00a00034 	movhi	r2,32768
     f40:	10bfff04 	addi	r2,r2,-4
     f44:	10c00536 	bltu	r2,r3,f5c <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
     f48:	e0bffe17 	ldw	r2,-8(fp)
     f4c:	10800917 	ldw	r2,36(r2)
     f50:	10c00044 	addi	r3,r2,1
     f54:	e0bffe17 	ldw	r2,-8(fp)
     f58:	10c00915 	stw	r3,36(r2)
     f5c:	00800034 	movhi	r2,0
     f60:	109f3904 	addi	r2,r2,31972
     f64:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
     f68:	e037883a 	mov	sp,fp
     f6c:	df000017 	ldw	fp,0(sp)
     f70:	dec00104 	addi	sp,sp,4
     f74:	f800283a 	ret

00000f78 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
     f78:	defffc04 	addi	sp,sp,-16
     f7c:	df000315 	stw	fp,12(sp)
     f80:	df000304 	addi	fp,sp,12
     f84:	e13ffd15 	stw	r4,-12(fp)
     f88:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     f8c:	00000706 	br	fac <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
     f90:	e0bffe17 	ldw	r2,-8(fp)
     f94:	1090000c 	andi	r2,r2,16384
     f98:	1005003a 	cmpeq	r2,r2,zero
     f9c:	1000031e 	bne	r2,zero,fac <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
     fa0:	00bffd44 	movi	r2,-11
     fa4:	e0bfff15 	stw	r2,-4(fp)
     fa8:	00000b06 	br	fd8 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     fac:	e0bffd17 	ldw	r2,-12(fp)
     fb0:	10c00d17 	ldw	r3,52(r2)
     fb4:	e0bffd17 	ldw	r2,-12(fp)
     fb8:	10800c17 	ldw	r2,48(r2)
     fbc:	18800526 	beq	r3,r2,fd4 <altera_avalon_jtag_uart_close+0x5c>
     fc0:	e0bffd17 	ldw	r2,-12(fp)
     fc4:	10c00917 	ldw	r3,36(r2)
     fc8:	e0bffd17 	ldw	r2,-12(fp)
     fcc:	10800117 	ldw	r2,4(r2)
     fd0:	18bfef36 	bltu	r3,r2,f90 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
     fd4:	e03fff15 	stw	zero,-4(fp)
     fd8:	e0bfff17 	ldw	r2,-4(fp)
}
     fdc:	e037883a 	mov	sp,fp
     fe0:	df000017 	ldw	fp,0(sp)
     fe4:	dec00104 	addi	sp,sp,4
     fe8:	f800283a 	ret

00000fec <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
     fec:	defff804 	addi	sp,sp,-32
     ff0:	df000715 	stw	fp,28(sp)
     ff4:	df000704 	addi	fp,sp,28
     ff8:	e13ffb15 	stw	r4,-20(fp)
     ffc:	e17ffc15 	stw	r5,-16(fp)
    1000:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
    1004:	00bff9c4 	movi	r2,-25
    1008:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
    100c:	e0bffc17 	ldw	r2,-16(fp)
    1010:	e0bfff15 	stw	r2,-4(fp)
    1014:	e0ffff17 	ldw	r3,-4(fp)
    1018:	189a8060 	cmpeqi	r2,r3,27137
    101c:	1000041e 	bne	r2,zero,1030 <altera_avalon_jtag_uart_ioctl+0x44>
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	189a80a0 	cmpeqi	r2,r3,27138
    1028:	10001b1e 	bne	r2,zero,1098 <altera_avalon_jtag_uart_ioctl+0xac>
    102c:	00002706 	br	10cc <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
    1030:	e0bffb17 	ldw	r2,-20(fp)
    1034:	10c00117 	ldw	r3,4(r2)
    1038:	00a00034 	movhi	r2,32768
    103c:	10bfffc4 	addi	r2,r2,-1
    1040:	18802226 	beq	r3,r2,10cc <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
    1044:	e0bffd17 	ldw	r2,-12(fp)
    1048:	10800017 	ldw	r2,0(r2)
    104c:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
    1050:	e0bff917 	ldw	r2,-28(fp)
    1054:	10800090 	cmplti	r2,r2,2
    1058:	1000071e 	bne	r2,zero,1078 <altera_avalon_jtag_uart_ioctl+0x8c>
    105c:	e0fff917 	ldw	r3,-28(fp)
    1060:	00a00034 	movhi	r2,32768
    1064:	10bfffc4 	addi	r2,r2,-1
    1068:	18800326 	beq	r3,r2,1078 <altera_avalon_jtag_uart_ioctl+0x8c>
    106c:	e0bff917 	ldw	r2,-28(fp)
    1070:	e0bffe15 	stw	r2,-8(fp)
    1074:	00000306 	br	1084 <altera_avalon_jtag_uart_ioctl+0x98>
    1078:	00e00034 	movhi	r3,32768
    107c:	18ffff84 	addi	r3,r3,-2
    1080:	e0fffe15 	stw	r3,-8(fp)
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	e0fffe17 	ldw	r3,-8(fp)
    108c:	10c00115 	stw	r3,4(r2)
      rc = 0;
    1090:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
    1094:	00000d06 	br	10cc <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
    1098:	e0bffb17 	ldw	r2,-20(fp)
    109c:	10c00117 	ldw	r3,4(r2)
    10a0:	00a00034 	movhi	r2,32768
    10a4:	10bfffc4 	addi	r2,r2,-1
    10a8:	18800826 	beq	r3,r2,10cc <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
    10ac:	e13ffd17 	ldw	r4,-12(fp)
    10b0:	e0bffb17 	ldw	r2,-20(fp)
    10b4:	10c00917 	ldw	r3,36(r2)
    10b8:	e0bffb17 	ldw	r2,-20(fp)
    10bc:	10800117 	ldw	r2,4(r2)
    10c0:	1885803a 	cmpltu	r2,r3,r2
    10c4:	20800015 	stw	r2,0(r4)
      rc = 0;
    10c8:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
    10cc:	e0bffa17 	ldw	r2,-24(fp)
}
    10d0:	e037883a 	mov	sp,fp
    10d4:	df000017 	ldw	fp,0(sp)
    10d8:	dec00104 	addi	sp,sp,4
    10dc:	f800283a 	ret

000010e0 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
    10e0:	defff204 	addi	sp,sp,-56
    10e4:	dfc00d15 	stw	ra,52(sp)
    10e8:	df000c15 	stw	fp,48(sp)
    10ec:	df000c04 	addi	fp,sp,48
    10f0:	e13ffb15 	stw	r4,-20(fp)
    10f4:	e17ffc15 	stw	r5,-16(fp)
    10f8:	e1bffd15 	stw	r6,-12(fp)
    10fc:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
    1100:	e0bffc17 	ldw	r2,-16(fp)
    1104:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    1108:	00004806 	br	122c <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	10800a17 	ldw	r2,40(r2)
    1114:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
    1118:	e0bffb17 	ldw	r2,-20(fp)
    111c:	10800b17 	ldw	r2,44(r2)
    1120:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
    1124:	e0fff717 	ldw	r3,-36(fp)
    1128:	e0bff617 	ldw	r2,-40(fp)
    112c:	18800536 	bltu	r3,r2,1144 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
    1130:	e0bff717 	ldw	r2,-36(fp)
    1134:	e0fff617 	ldw	r3,-40(fp)
    1138:	10c5c83a 	sub	r2,r2,r3
    113c:	e0bff815 	stw	r2,-32(fp)
    1140:	00000406 	br	1154 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
    1144:	00820004 	movi	r2,2048
    1148:	e0fff617 	ldw	r3,-40(fp)
    114c:	10c5c83a 	sub	r2,r2,r3
    1150:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
    1154:	e0bff817 	ldw	r2,-32(fp)
    1158:	1005003a 	cmpeq	r2,r2,zero
    115c:	10001f1e 	bne	r2,zero,11dc <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
    1160:	e0fffd17 	ldw	r3,-12(fp)
    1164:	e0bff817 	ldw	r2,-32(fp)
    1168:	1880022e 	bgeu	r3,r2,1174 <altera_avalon_jtag_uart_read+0x94>
        n = space;
    116c:	e0bffd17 	ldw	r2,-12(fp)
    1170:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
    1174:	e0bffb17 	ldw	r2,-20(fp)
    1178:	10c00e04 	addi	r3,r2,56
    117c:	e0bff617 	ldw	r2,-40(fp)
    1180:	1887883a 	add	r3,r3,r2
    1184:	e0bffa17 	ldw	r2,-24(fp)
    1188:	1009883a 	mov	r4,r2
    118c:	180b883a 	mov	r5,r3
    1190:	e1bff817 	ldw	r6,-32(fp)
    1194:	00042280 	call	4228 <memcpy>
      ptr   += n;
    1198:	e0fff817 	ldw	r3,-32(fp)
    119c:	e0bffa17 	ldw	r2,-24(fp)
    11a0:	10c5883a 	add	r2,r2,r3
    11a4:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
    11a8:	e0fffd17 	ldw	r3,-12(fp)
    11ac:	e0bff817 	ldw	r2,-32(fp)
    11b0:	1885c83a 	sub	r2,r3,r2
    11b4:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    11b8:	e0fff617 	ldw	r3,-40(fp)
    11bc:	e0bff817 	ldw	r2,-32(fp)
    11c0:	1885883a 	add	r2,r3,r2
    11c4:	10c1ffcc 	andi	r3,r2,2047
    11c8:	e0bffb17 	ldw	r2,-20(fp)
    11cc:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
    11d0:	e0bffd17 	ldw	r2,-12(fp)
    11d4:	10800048 	cmpgei	r2,r2,1
    11d8:	103fcc1e 	bne	r2,zero,110c <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
    11dc:	e0fffa17 	ldw	r3,-24(fp)
    11e0:	e0bffc17 	ldw	r2,-16(fp)
    11e4:	1880141e 	bne	r3,r2,1238 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
    11e8:	e0bffe17 	ldw	r2,-8(fp)
    11ec:	1090000c 	andi	r2,r2,16384
    11f0:	1004c03a 	cmpne	r2,r2,zero
    11f4:	1000101e 	bne	r2,zero,1238 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
    11f8:	e0bffb17 	ldw	r2,-20(fp)
    11fc:	10c00a17 	ldw	r3,40(r2)
    1200:	e0bff717 	ldw	r2,-36(fp)
    1204:	1880051e 	bne	r3,r2,121c <altera_avalon_jtag_uart_read+0x13c>
    1208:	e0bffb17 	ldw	r2,-20(fp)
    120c:	10c00917 	ldw	r3,36(r2)
    1210:	e0bffb17 	ldw	r2,-20(fp)
    1214:	10800117 	ldw	r2,4(r2)
    1218:	18bff736 	bltu	r3,r2,11f8 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
    121c:	e0bffb17 	ldw	r2,-20(fp)
    1220:	10c00a17 	ldw	r3,40(r2)
    1224:	e0bff717 	ldw	r2,-36(fp)
    1228:	18800326 	beq	r3,r2,1238 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    122c:	e0bffd17 	ldw	r2,-12(fp)
    1230:	10800048 	cmpgei	r2,r2,1
    1234:	103fb51e 	bne	r2,zero,110c <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
    1238:	e0fffa17 	ldw	r3,-24(fp)
    123c:	e0bffc17 	ldw	r2,-16(fp)
    1240:	18801926 	beq	r3,r2,12a8 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1244:	0005303a 	rdctl	r2,status
    1248:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    124c:	e0fff517 	ldw	r3,-44(fp)
    1250:	00bfff84 	movi	r2,-2
    1254:	1884703a 	and	r2,r3,r2
    1258:	1001703a 	wrctl	status,r2
  
  return context;
    125c:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    1260:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    1264:	e0bffb17 	ldw	r2,-20(fp)
    1268:	10800817 	ldw	r2,32(r2)
    126c:	10c00054 	ori	r3,r2,1
    1270:	e0bffb17 	ldw	r2,-20(fp)
    1274:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    1278:	e0bffb17 	ldw	r2,-20(fp)
    127c:	10800017 	ldw	r2,0(r2)
    1280:	11000104 	addi	r4,r2,4
    1284:	e0bffb17 	ldw	r2,-20(fp)
    1288:	10800817 	ldw	r2,32(r2)
    128c:	1007883a 	mov	r3,r2
    1290:	2005883a 	mov	r2,r4
    1294:	10c00035 	stwio	r3,0(r2)
    1298:	e0bff917 	ldw	r2,-28(fp)
    129c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    12a0:	e0bff417 	ldw	r2,-48(fp)
    12a4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    12a8:	e0fffa17 	ldw	r3,-24(fp)
    12ac:	e0bffc17 	ldw	r2,-16(fp)
    12b0:	18800526 	beq	r3,r2,12c8 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
    12b4:	e0fffa17 	ldw	r3,-24(fp)
    12b8:	e0bffc17 	ldw	r2,-16(fp)
    12bc:	1887c83a 	sub	r3,r3,r2
    12c0:	e0ffff15 	stw	r3,-4(fp)
    12c4:	00000906 	br	12ec <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
    12c8:	e0bffe17 	ldw	r2,-8(fp)
    12cc:	1090000c 	andi	r2,r2,16384
    12d0:	1005003a 	cmpeq	r2,r2,zero
    12d4:	1000031e 	bne	r2,zero,12e4 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
    12d8:	00bffd44 	movi	r2,-11
    12dc:	e0bfff15 	stw	r2,-4(fp)
    12e0:	00000206 	br	12ec <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
    12e4:	00bffec4 	movi	r2,-5
    12e8:	e0bfff15 	stw	r2,-4(fp)
    12ec:	e0bfff17 	ldw	r2,-4(fp)
}
    12f0:	e037883a 	mov	sp,fp
    12f4:	dfc00117 	ldw	ra,4(sp)
    12f8:	df000017 	ldw	fp,0(sp)
    12fc:	dec00204 	addi	sp,sp,8
    1300:	f800283a 	ret

00001304 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    1304:	defff204 	addi	sp,sp,-56
    1308:	dfc00d15 	stw	ra,52(sp)
    130c:	df000c15 	stw	fp,48(sp)
    1310:	df000c04 	addi	fp,sp,48
    1314:	e13ffb15 	stw	r4,-20(fp)
    1318:	e17ffc15 	stw	r5,-16(fp)
    131c:	e1bffd15 	stw	r6,-12(fp)
    1320:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
    1324:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
    1328:	e0bffc17 	ldw	r2,-16(fp)
    132c:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    1330:	00003a06 	br	141c <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
    1334:	e0bffb17 	ldw	r2,-20(fp)
    1338:	10800c17 	ldw	r2,48(r2)
    133c:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
    1340:	e0bffb17 	ldw	r2,-20(fp)
    1344:	10800d17 	ldw	r2,52(r2)
    1348:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
    134c:	e0fffa17 	ldw	r3,-24(fp)
    1350:	e0bff917 	ldw	r2,-28(fp)
    1354:	1880062e 	bgeu	r3,r2,1370 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
    1358:	e0fff917 	ldw	r3,-28(fp)
    135c:	e0bffa17 	ldw	r2,-24(fp)
    1360:	1885c83a 	sub	r2,r3,r2
    1364:	10bfffc4 	addi	r2,r2,-1
    1368:	e0bff815 	stw	r2,-32(fp)
    136c:	00000c06 	br	13a0 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
    1370:	e0bff917 	ldw	r2,-28(fp)
    1374:	1005003a 	cmpeq	r2,r2,zero
    1378:	1000051e 	bne	r2,zero,1390 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
    137c:	00820004 	movi	r2,2048
    1380:	e0fffa17 	ldw	r3,-24(fp)
    1384:	10c5c83a 	sub	r2,r2,r3
    1388:	e0bff815 	stw	r2,-32(fp)
    138c:	00000406 	br	13a0 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
    1390:	0081ffc4 	movi	r2,2047
    1394:	e0fffa17 	ldw	r3,-24(fp)
    1398:	10c5c83a 	sub	r2,r2,r3
    139c:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
    13a0:	e0bff817 	ldw	r2,-32(fp)
    13a4:	1005003a 	cmpeq	r2,r2,zero
    13a8:	10001f1e 	bne	r2,zero,1428 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
    13ac:	e0fffd17 	ldw	r3,-12(fp)
    13b0:	e0bff817 	ldw	r2,-32(fp)
    13b4:	1880022e 	bgeu	r3,r2,13c0 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
    13b8:	e0bffd17 	ldw	r2,-12(fp)
    13bc:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
    13c0:	e0bffb17 	ldw	r2,-20(fp)
    13c4:	10c20e04 	addi	r3,r2,2104
    13c8:	e0bffa17 	ldw	r2,-24(fp)
    13cc:	1885883a 	add	r2,r3,r2
    13d0:	e0fffc17 	ldw	r3,-16(fp)
    13d4:	1009883a 	mov	r4,r2
    13d8:	180b883a 	mov	r5,r3
    13dc:	e1bff817 	ldw	r6,-32(fp)
    13e0:	00042280 	call	4228 <memcpy>
      ptr   += n;
    13e4:	e0fff817 	ldw	r3,-32(fp)
    13e8:	e0bffc17 	ldw	r2,-16(fp)
    13ec:	10c5883a 	add	r2,r2,r3
    13f0:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
    13f4:	e0fffd17 	ldw	r3,-12(fp)
    13f8:	e0bff817 	ldw	r2,-32(fp)
    13fc:	1885c83a 	sub	r2,r3,r2
    1400:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    1404:	e0fffa17 	ldw	r3,-24(fp)
    1408:	e0bff817 	ldw	r2,-32(fp)
    140c:	1885883a 	add	r2,r3,r2
    1410:	10c1ffcc 	andi	r3,r2,2047
    1414:	e0bffb17 	ldw	r2,-20(fp)
    1418:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    141c:	e0bffd17 	ldw	r2,-12(fp)
    1420:	10800048 	cmpgei	r2,r2,1
    1424:	103fc31e 	bne	r2,zero,1334 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1428:	0005303a 	rdctl	r2,status
    142c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1430:	e0fff517 	ldw	r3,-44(fp)
    1434:	00bfff84 	movi	r2,-2
    1438:	1884703a 	and	r2,r3,r2
    143c:	1001703a 	wrctl	status,r2
  
  return context;
    1440:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    1444:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    1448:	e0bffb17 	ldw	r2,-20(fp)
    144c:	10800817 	ldw	r2,32(r2)
    1450:	10c00094 	ori	r3,r2,2
    1454:	e0bffb17 	ldw	r2,-20(fp)
    1458:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    145c:	e0bffb17 	ldw	r2,-20(fp)
    1460:	10800017 	ldw	r2,0(r2)
    1464:	11000104 	addi	r4,r2,4
    1468:	e0bffb17 	ldw	r2,-20(fp)
    146c:	10800817 	ldw	r2,32(r2)
    1470:	1007883a 	mov	r3,r2
    1474:	2005883a 	mov	r2,r4
    1478:	10c00035 	stwio	r3,0(r2)
    147c:	e0bff717 	ldw	r2,-36(fp)
    1480:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1484:	e0bff417 	ldw	r2,-48(fp)
    1488:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    148c:	e0bffd17 	ldw	r2,-12(fp)
    1490:	10800050 	cmplti	r2,r2,1
    1494:	1000111e 	bne	r2,zero,14dc <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
    1498:	e0bffe17 	ldw	r2,-8(fp)
    149c:	1090000c 	andi	r2,r2,16384
    14a0:	1004c03a 	cmpne	r2,r2,zero
    14a4:	1000101e 	bne	r2,zero,14e8 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
    14a8:	e0bffb17 	ldw	r2,-20(fp)
    14ac:	10c00d17 	ldw	r3,52(r2)
    14b0:	e0bff917 	ldw	r2,-28(fp)
    14b4:	1880051e 	bne	r3,r2,14cc <altera_avalon_jtag_uart_write+0x1c8>
    14b8:	e0bffb17 	ldw	r2,-20(fp)
    14bc:	10c00917 	ldw	r3,36(r2)
    14c0:	e0bffb17 	ldw	r2,-20(fp)
    14c4:	10800117 	ldw	r2,4(r2)
    14c8:	18bff736 	bltu	r3,r2,14a8 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
    14cc:	e0bffb17 	ldw	r2,-20(fp)
    14d0:	10c00d17 	ldw	r3,52(r2)
    14d4:	e0bff917 	ldw	r2,-28(fp)
    14d8:	18800326 	beq	r3,r2,14e8 <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
    14dc:	e0bffd17 	ldw	r2,-12(fp)
    14e0:	10800048 	cmpgei	r2,r2,1
    14e4:	103fcd1e 	bne	r2,zero,141c <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    14e8:	e0fffc17 	ldw	r3,-16(fp)
    14ec:	e0bff617 	ldw	r2,-40(fp)
    14f0:	18800526 	beq	r3,r2,1508 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
    14f4:	e0fffc17 	ldw	r3,-16(fp)
    14f8:	e0bff617 	ldw	r2,-40(fp)
    14fc:	1887c83a 	sub	r3,r3,r2
    1500:	e0ffff15 	stw	r3,-4(fp)
    1504:	00000906 	br	152c <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	1090000c 	andi	r2,r2,16384
    1510:	1005003a 	cmpeq	r2,r2,zero
    1514:	1000031e 	bne	r2,zero,1524 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
    1518:	00bffd44 	movi	r2,-11
    151c:	e0bfff15 	stw	r2,-4(fp)
    1520:	00000206 	br	152c <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
    1524:	00bffec4 	movi	r2,-5
    1528:	e0bfff15 	stw	r2,-4(fp)
    152c:	e0bfff17 	ldw	r2,-4(fp)
}
    1530:	e037883a 	mov	sp,fp
    1534:	dfc00117 	ldw	ra,4(sp)
    1538:	df000017 	ldw	fp,0(sp)
    153c:	dec00204 	addi	sp,sp,8
    1540:	f800283a 	ret

00001544 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    1544:	defff904 	addi	sp,sp,-28
    1548:	dfc00615 	stw	ra,24(sp)
    154c:	df000515 	stw	fp,20(sp)
    1550:	df000504 	addi	fp,sp,20
    1554:	e13ffe15 	stw	r4,-8(fp)
    1558:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    155c:	e0bffe17 	ldw	r2,-8(fp)
    1560:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    1564:	e0bffe17 	ldw	r2,-8(fp)
    1568:	10800104 	addi	r2,r2,4
    156c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1570:	0005303a 	rdctl	r2,status
    1574:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1578:	e0fffc17 	ldw	r3,-16(fp)
    157c:	00bfff84 	movi	r2,-2
    1580:	1884703a 	and	r2,r3,r2
    1584:	1001703a 	wrctl	status,r2
  
  return context;
    1588:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
    158c:	e0bffd15 	stw	r2,-12(fp)
  alt_tick ();
    1590:	0003c780 	call	3c78 <alt_tick>
    1594:	e0bffd17 	ldw	r2,-12(fp)
    1598:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    159c:	e0bffb17 	ldw	r2,-20(fp)
    15a0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
    15a4:	e037883a 	mov	sp,fp
    15a8:	dfc00117 	ldw	ra,4(sp)
    15ac:	df000017 	ldw	fp,0(sp)
    15b0:	dec00204 	addi	sp,sp,8
    15b4:	f800283a 	ret

000015b8 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    15b8:	defff904 	addi	sp,sp,-28
    15bc:	dfc00615 	stw	ra,24(sp)
    15c0:	df000515 	stw	fp,20(sp)
    15c4:	df000504 	addi	fp,sp,20
    15c8:	e13ffc15 	stw	r4,-16(fp)
    15cc:	e17ffd15 	stw	r5,-12(fp)
    15d0:	e1bffe15 	stw	r6,-8(fp)
    15d4:	e1ffff15 	stw	r7,-4(fp)
    15d8:	e0bfff17 	ldw	r2,-4(fp)
    15dc:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    15e0:	00800034 	movhi	r2,0
    15e4:	109f3904 	addi	r2,r2,31972
    15e8:	10800017 	ldw	r2,0(r2)
    15ec:	1004c03a 	cmpne	r2,r2,zero
    15f0:	1000041e 	bne	r2,zero,1604 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
    15f4:	00c00034 	movhi	r3,0
    15f8:	18df3904 	addi	r3,r3,31972
    15fc:	e0bffb17 	ldw	r2,-20(fp)
    1600:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    1604:	e0bffc17 	ldw	r2,-16(fp)
    1608:	10800104 	addi	r2,r2,4
    160c:	1007883a 	mov	r3,r2
    1610:	008001c4 	movi	r2,7
    1614:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
    1618:	e13ffe17 	ldw	r4,-8(fp)
    161c:	e17ffc17 	ldw	r5,-16(fp)
    1620:	01800034 	movhi	r6,0
    1624:	31855104 	addi	r6,r6,5444
    1628:	00036fc0 	call	36fc <alt_irq_register>
#endif  
}
    162c:	e037883a 	mov	sp,fp
    1630:	dfc00117 	ldw	ra,4(sp)
    1634:	df000017 	ldw	fp,0(sp)
    1638:	dec00204 	addi	sp,sp,8
    163c:	f800283a 	ret

00001640 <get_DDRAM_addr>:
 * @sa the datasheet for the LCD Display Controller on the DE2 Board
 * @note the function requires that the input are in the valid range
 *
 **/
unsigned char get_DDRAM_addr(unsigned x_pos, unsigned y_pos)
{
    1640:	defffc04 	addi	sp,sp,-16
    1644:	df000315 	stw	fp,12(sp)
    1648:	df000304 	addi	fp,sp,12
    164c:	e13ffe15 	stw	r4,-8(fp)
    1650:	e17fff15 	stw	r5,-4(fp)
	//assume valid inputs
	unsigned char addr = 0x00000000;
    1654:	e03ffd05 	stb	zero,-12(fp)
	if (y_pos == 0)
    1658:	e0bfff17 	ldw	r2,-4(fp)
    165c:	1004c03a 	cmpne	r2,r2,zero
    1660:	1000061e 	bne	r2,zero,167c <get_DDRAM_addr+0x3c>
	{
		addr |= x_pos;
    1664:	e0bffe17 	ldw	r2,-8(fp)
    1668:	1007883a 	mov	r3,r2
    166c:	e0bffd03 	ldbu	r2,-12(fp)
    1670:	10c4b03a 	or	r2,r2,r3
    1674:	e0bffd05 	stb	r2,-12(fp)
    1678:	00000806 	br	169c <get_DDRAM_addr+0x5c>
	}
	else
	{
		addr |= x_pos;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	1007883a 	mov	r3,r2
    1684:	e0bffd03 	ldbu	r2,-12(fp)
    1688:	10c4b03a 	or	r2,r2,r3
    168c:	e0bffd05 	stb	r2,-12(fp)
		addr |= 0x00000040;
    1690:	e0bffd03 	ldbu	r2,-12(fp)
    1694:	10801014 	ori	r2,r2,64
    1698:	e0bffd05 	stb	r2,-12(fp)
	}
	// b_7 is always 1 for DDRAM address, see datasheet
	return (addr | 0x00000080);
    169c:	e0fffd03 	ldbu	r3,-12(fp)
    16a0:	00bfe004 	movi	r2,-128
    16a4:	1884b03a 	or	r2,r3,r2
    16a8:	10803fcc 	andi	r2,r2,255
}
    16ac:	e037883a 	mov	sp,fp
    16b0:	df000017 	ldw	fp,0(sp)
    16b4:	dec00104 	addi	sp,sp,4
    16b8:	f800283a 	ret

000016bc <alt_up_character_lcd_send_cmd>:
 * @param cmd -- the command bits 
 *
 * @return nothing
 **/
void alt_up_character_lcd_send_cmd(alt_up_character_lcd_dev *lcd, unsigned char cmd)
{
    16bc:	defffd04 	addi	sp,sp,-12
    16c0:	df000215 	stw	fp,8(sp)
    16c4:	df000204 	addi	fp,sp,8
    16c8:	e13ffe15 	stw	r4,-8(fp)
    16cc:	e17fff05 	stb	r5,-4(fp)
 	// NOTE: We use the term Instruction Register and Control Register interchangeably
	IOWR_ALT_UP_CHARACTER_LCD_COMMAND(lcd->base, cmd);
    16d0:	e0bffe17 	ldw	r2,-8(fp)
    16d4:	10800a17 	ldw	r2,40(r2)
    16d8:	e0ffff03 	ldbu	r3,-4(fp)
    16dc:	10c00025 	stbio	r3,0(r2)
}
    16e0:	e037883a 	mov	sp,fp
    16e4:	df000017 	ldw	fp,0(sp)
    16e8:	dec00104 	addi	sp,sp,4
    16ec:	f800283a 	ret

000016f0 <alt_up_character_lcd_init>:
 * file for a detailed description of each function
 */
////////////////////////////////////////////////////////////////////////////

void alt_up_character_lcd_init(alt_up_character_lcd_dev *lcd)
{
    16f0:	defffe04 	addi	sp,sp,-8
    16f4:	df000115 	stw	fp,4(sp)
    16f8:	df000104 	addi	fp,sp,4
    16fc:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHARACTER_LCD_COMMAND(lcd->base, ALT_UP_CHARACTER_LCD_COMM_CLEAR_DISPLAY);
    1700:	e0bfff17 	ldw	r2,-4(fp)
    1704:	10800a17 	ldw	r2,40(r2)
    1708:	1007883a 	mov	r3,r2
    170c:	00800044 	movi	r2,1
    1710:	18800025 	stbio	r2,0(r3)
	// register the device 
	// see "Developing Device Drivers for the HAL" in "Nios II Software Developer's Handbook"
}
    1714:	e037883a 	mov	sp,fp
    1718:	df000017 	ldw	fp,0(sp)
    171c:	dec00104 	addi	sp,sp,4
    1720:	f800283a 	ret

00001724 <alt_up_character_lcd_open_dev>:

alt_up_character_lcd_dev* alt_up_character_lcd_open_dev(const char* name)
{
    1724:	defffc04 	addi	sp,sp,-16
    1728:	dfc00315 	stw	ra,12(sp)
    172c:	df000215 	stw	fp,8(sp)
    1730:	df000204 	addi	fp,sp,8
    1734:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_character_lcd_dev *dev = (alt_up_character_lcd_dev*)alt_find_dev(name, &alt_dev_list);
    1738:	e13fff17 	ldw	r4,-4(fp)
    173c:	01400034 	movhi	r5,0
    1740:	2958b104 	addi	r5,r5,25284
    1744:	00034fc0 	call	34fc <alt_find_dev>
    1748:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    174c:	e0bffe17 	ldw	r2,-8(fp)
}
    1750:	e037883a 	mov	sp,fp
    1754:	dfc00117 	ldw	ra,4(sp)
    1758:	df000017 	ldw	fp,0(sp)
    175c:	dec00204 	addi	sp,sp,8
    1760:	f800283a 	ret

00001764 <alt_up_character_lcd_write>:

void alt_up_character_lcd_write(alt_up_character_lcd_dev *dev, const char *ptr, unsigned int len)
{
    1764:	defffb04 	addi	sp,sp,-20
    1768:	df000415 	stw	fp,16(sp)
    176c:	df000404 	addi	fp,sp,16
    1770:	e13ffd15 	stw	r4,-12(fp)
    1774:	e17ffe15 	stw	r5,-8(fp)
    1778:	e1bfff15 	stw	r6,-4(fp)
	unsigned int i;
	for (i = 0; i < len; i++)
    177c:	e03ffc15 	stw	zero,-16(fp)
    1780:	00000f06 	br	17c0 <alt_up_character_lcd_write+0x5c>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr+i));
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10800a17 	ldw	r2,40(r2)
    178c:	11000044 	addi	r4,r2,1
    1790:	e0fffc17 	ldw	r3,-16(fp)
    1794:	e0bffe17 	ldw	r2,-8(fp)
    1798:	1885883a 	add	r2,r3,r2
    179c:	10800003 	ldbu	r2,0(r2)
    17a0:	10c03fcc 	andi	r3,r2,255
    17a4:	18c0201c 	xori	r3,r3,128
    17a8:	18ffe004 	addi	r3,r3,-128
    17ac:	2005883a 	mov	r2,r4
    17b0:	10c00025 	stbio	r3,0(r2)
}

void alt_up_character_lcd_write(alt_up_character_lcd_dev *dev, const char *ptr, unsigned int len)
{
	unsigned int i;
	for (i = 0; i < len; i++)
    17b4:	e0bffc17 	ldw	r2,-16(fp)
    17b8:	10800044 	addi	r2,r2,1
    17bc:	e0bffc15 	stw	r2,-16(fp)
    17c0:	e0fffc17 	ldw	r3,-16(fp)
    17c4:	e0bfff17 	ldw	r2,-4(fp)
    17c8:	18bfee36 	bltu	r3,r2,1784 <alt_up_character_lcd_write+0x20>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr+i));
	}
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	df000017 	ldw	fp,0(sp)
    17d4:	dec00104 	addi	sp,sp,4
    17d8:	f800283a 	ret

000017dc <alt_up_character_lcd_string>:

void alt_up_character_lcd_string(alt_up_character_lcd_dev *dev, const char *ptr)
{
    17dc:	defffd04 	addi	sp,sp,-12
    17e0:	df000215 	stw	fp,8(sp)
    17e4:	df000204 	addi	fp,sp,8
    17e8:	e13ffe15 	stw	r4,-8(fp)
    17ec:	e17fff15 	stw	r5,-4(fp)
	while ( *ptr )
    17f0:	00000d06 	br	1828 <alt_up_character_lcd_string+0x4c>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr));
    17f4:	e0bffe17 	ldw	r2,-8(fp)
    17f8:	10800a17 	ldw	r2,40(r2)
    17fc:	11000044 	addi	r4,r2,1
    1800:	e0bfff17 	ldw	r2,-4(fp)
    1804:	10800003 	ldbu	r2,0(r2)
    1808:	10c03fcc 	andi	r3,r2,255
    180c:	18c0201c 	xori	r3,r3,128
    1810:	18ffe004 	addi	r3,r3,-128
    1814:	2005883a 	mov	r2,r4
    1818:	10c00025 	stbio	r3,0(r2)
		++ptr;
    181c:	e0bfff17 	ldw	r2,-4(fp)
    1820:	10800044 	addi	r2,r2,1
    1824:	e0bfff15 	stw	r2,-4(fp)
	}
}

void alt_up_character_lcd_string(alt_up_character_lcd_dev *dev, const char *ptr)
{
	while ( *ptr )
    1828:	e0bfff17 	ldw	r2,-4(fp)
    182c:	10800003 	ldbu	r2,0(r2)
    1830:	10803fcc 	andi	r2,r2,255
    1834:	1080201c 	xori	r2,r2,128
    1838:	10bfe004 	addi	r2,r2,-128
    183c:	1004c03a 	cmpne	r2,r2,zero
    1840:	103fec1e 	bne	r2,zero,17f4 <alt_up_character_lcd_string+0x18>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr));
		++ptr;
	}
}
    1844:	e037883a 	mov	sp,fp
    1848:	df000017 	ldw	fp,0(sp)
    184c:	dec00104 	addi	sp,sp,4
    1850:	f800283a 	ret

00001854 <alt_up_character_lcd_write_fd>:

// this function isn't used, and is included for future upgrades
int alt_up_character_lcd_write_fd(alt_fd *fd, const char *ptr, int len)
{
    1854:	defffb04 	addi	sp,sp,-20
    1858:	dfc00415 	stw	ra,16(sp)
    185c:	df000315 	stw	fp,12(sp)
    1860:	df000304 	addi	fp,sp,12
    1864:	e13ffd15 	stw	r4,-12(fp)
    1868:	e17ffe15 	stw	r5,-8(fp)
    186c:	e1bfff15 	stw	r6,-4(fp)
	alt_up_character_lcd_write( (alt_up_character_lcd_dev *) fd->dev, ptr, (unsigned int) len);
    1870:	e0bffd17 	ldw	r2,-12(fp)
    1874:	10800017 	ldw	r2,0(r2)
    1878:	1009883a 	mov	r4,r2
    187c:	e1bfff17 	ldw	r6,-4(fp)
    1880:	e17ffe17 	ldw	r5,-8(fp)
    1884:	00017640 	call	1764 <alt_up_character_lcd_write>
	return 0;
    1888:	0005883a 	mov	r2,zero
}
    188c:	e037883a 	mov	sp,fp
    1890:	dfc00117 	ldw	ra,4(sp)
    1894:	df000017 	ldw	fp,0(sp)
    1898:	dec00204 	addi	sp,sp,8
    189c:	f800283a 	ret

000018a0 <alt_up_character_lcd_set_cursor_pos>:

int alt_up_character_lcd_set_cursor_pos(alt_up_character_lcd_dev *lcd, unsigned x_pos, 
	 unsigned y_pos)
{
    18a0:	defff904 	addi	sp,sp,-28
    18a4:	dfc00615 	stw	ra,24(sp)
    18a8:	df000515 	stw	fp,20(sp)
    18ac:	df000504 	addi	fp,sp,20
    18b0:	e13ffc15 	stw	r4,-16(fp)
    18b4:	e17ffd15 	stw	r5,-12(fp)
    18b8:	e1bffe15 	stw	r6,-8(fp)
	//boundary check
	if (x_pos > 39 || y_pos > 1 )
    18bc:	e0bffd17 	ldw	r2,-12(fp)
    18c0:	10800a28 	cmpgeui	r2,r2,40
    18c4:	1000031e 	bne	r2,zero,18d4 <alt_up_character_lcd_set_cursor_pos+0x34>
    18c8:	e0bffe17 	ldw	r2,-8(fp)
    18cc:	108000b0 	cmpltui	r2,r2,2
    18d0:	1000031e 	bne	r2,zero,18e0 <alt_up_character_lcd_set_cursor_pos+0x40>
		// invalid argument
		return -1;
    18d4:	00bfffc4 	movi	r2,-1
    18d8:	e0bfff15 	stw	r2,-4(fp)
    18dc:	00000806 	br	1900 <alt_up_character_lcd_set_cursor_pos+0x60>
	// calculate address
	unsigned char addr = get_DDRAM_addr(x_pos, y_pos);
    18e0:	e13ffd17 	ldw	r4,-12(fp)
    18e4:	e17ffe17 	ldw	r5,-8(fp)
    18e8:	00016400 	call	1640 <get_DDRAM_addr>
    18ec:	e0bffb05 	stb	r2,-20(fp)
	// set the cursor
	alt_up_character_lcd_send_cmd(lcd, addr);
    18f0:	e17ffb03 	ldbu	r5,-20(fp)
    18f4:	e13ffc17 	ldw	r4,-16(fp)
    18f8:	00016bc0 	call	16bc <alt_up_character_lcd_send_cmd>
	return 0;
    18fc:	e03fff15 	stw	zero,-4(fp)
    1900:	e0bfff17 	ldw	r2,-4(fp)
}
    1904:	e037883a 	mov	sp,fp
    1908:	dfc00117 	ldw	ra,4(sp)
    190c:	df000017 	ldw	fp,0(sp)
    1910:	dec00204 	addi	sp,sp,8
    1914:	f800283a 	ret

00001918 <alt_up_character_lcd_shift_cursor>:

void alt_up_character_lcd_shift_cursor(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
    1918:	defff904 	addi	sp,sp,-28
    191c:	dfc00615 	stw	ra,24(sp)
    1920:	df000515 	stw	fp,20(sp)
    1924:	df000504 	addi	fp,sp,20
    1928:	e13ffc15 	stw	r4,-16(fp)
    192c:	e17ffd15 	stw	r5,-12(fp)
	if (x_right_shift_offset == 0) 
    1930:	e0bffd17 	ldw	r2,-12(fp)
    1934:	1005003a 	cmpeq	r2,r2,zero
    1938:	10001e1e 	bne	r2,zero,19b4 <alt_up_character_lcd_shift_cursor+0x9c>
		// don't ask me to do nothing 
		return;

	// see shift right or left
	unsigned char shift_cmd = (x_right_shift_offset > 0) ? 
		ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_LEFT;
    193c:	e0bffd17 	ldw	r2,-12(fp)
    1940:	10800050 	cmplti	r2,r2,1
    1944:	1000031e 	bne	r2,zero,1954 <alt_up_character_lcd_shift_cursor+0x3c>
    1948:	00800504 	movi	r2,20
    194c:	e0bfff05 	stb	r2,-4(fp)
    1950:	00000206 	br	195c <alt_up_character_lcd_shift_cursor+0x44>
    1954:	00c00404 	movi	r3,16
    1958:	e0ffff05 	stb	r3,-4(fp)
    195c:	e0bfff03 	ldbu	r2,-4(fp)
    1960:	e0bffb45 	stb	r2,-19(fp)
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
    1964:	e0fffd17 	ldw	r3,-12(fp)
    1968:	e0fffe15 	stw	r3,-8(fp)
    196c:	e0fffe17 	ldw	r3,-8(fp)
    1970:	1804403a 	cmpge	r2,r3,zero
    1974:	1000031e 	bne	r2,zero,1984 <alt_up_character_lcd_shift_cursor+0x6c>
    1978:	e0bffe17 	ldw	r2,-8(fp)
    197c:	0085c83a 	sub	r2,zero,r2
    1980:	e0bffe15 	stw	r2,-8(fp)
    1984:	e0fffe17 	ldw	r3,-8(fp)
    1988:	e0fffb05 	stb	r3,-20(fp)
	// do the shift
	while (num_offset-- > 0)
    198c:	00000306 	br	199c <alt_up_character_lcd_shift_cursor+0x84>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
    1990:	e17ffb43 	ldbu	r5,-19(fp)
    1994:	e13ffc17 	ldw	r4,-16(fp)
    1998:	00016bc0 	call	16bc <alt_up_character_lcd_send_cmd>
		ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
    199c:	e0bffb03 	ldbu	r2,-20(fp)
    19a0:	10bfffc4 	addi	r2,r2,-1
    19a4:	e0bffb05 	stb	r2,-20(fp)
    19a8:	e0bffb03 	ldbu	r2,-20(fp)
    19ac:	10803fd8 	cmpnei	r2,r2,255
    19b0:	103ff71e 	bne	r2,zero,1990 <alt_up_character_lcd_shift_cursor+0x78>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}
    19b4:	e037883a 	mov	sp,fp
    19b8:	dfc00117 	ldw	ra,4(sp)
    19bc:	df000017 	ldw	fp,0(sp)
    19c0:	dec00204 	addi	sp,sp,8
    19c4:	f800283a 	ret

000019c8 <alt_up_character_lcd_shift_display>:

void alt_up_character_lcd_shift_display(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
    19c8:	defff904 	addi	sp,sp,-28
    19cc:	dfc00615 	stw	ra,24(sp)
    19d0:	df000515 	stw	fp,20(sp)
    19d4:	df000504 	addi	fp,sp,20
    19d8:	e13ffc15 	stw	r4,-16(fp)
    19dc:	e17ffd15 	stw	r5,-12(fp)
	if (x_right_shift_offset == 0) 
    19e0:	e0bffd17 	ldw	r2,-12(fp)
    19e4:	1005003a 	cmpeq	r2,r2,zero
    19e8:	10001e1e 	bne	r2,zero,1a64 <alt_up_character_lcd_shift_display+0x9c>
		// don't ask me to do nothing 
		return;

	// see shift right or left
	unsigned char shift_cmd = (x_right_shift_offset > 0) ? 
		ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_LEFT;
    19ec:	e0bffd17 	ldw	r2,-12(fp)
    19f0:	10800050 	cmplti	r2,r2,1
    19f4:	1000031e 	bne	r2,zero,1a04 <alt_up_character_lcd_shift_display+0x3c>
    19f8:	00800704 	movi	r2,28
    19fc:	e0bfff05 	stb	r2,-4(fp)
    1a00:	00000206 	br	1a0c <alt_up_character_lcd_shift_display+0x44>
    1a04:	00c00604 	movi	r3,24
    1a08:	e0ffff05 	stb	r3,-4(fp)
    1a0c:	e0bfff03 	ldbu	r2,-4(fp)
    1a10:	e0bffb45 	stb	r2,-19(fp)
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
    1a14:	e0fffd17 	ldw	r3,-12(fp)
    1a18:	e0fffe15 	stw	r3,-8(fp)
    1a1c:	e0fffe17 	ldw	r3,-8(fp)
    1a20:	1804403a 	cmpge	r2,r3,zero
    1a24:	1000031e 	bne	r2,zero,1a34 <alt_up_character_lcd_shift_display+0x6c>
    1a28:	e0bffe17 	ldw	r2,-8(fp)
    1a2c:	0085c83a 	sub	r2,zero,r2
    1a30:	e0bffe15 	stw	r2,-8(fp)
    1a34:	e0fffe17 	ldw	r3,-8(fp)
    1a38:	e0fffb05 	stb	r3,-20(fp)
	// do the shift
	while (num_offset-- > 0)
    1a3c:	00000306 	br	1a4c <alt_up_character_lcd_shift_display+0x84>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
    1a40:	e17ffb43 	ldbu	r5,-19(fp)
    1a44:	e13ffc17 	ldw	r4,-16(fp)
    1a48:	00016bc0 	call	16bc <alt_up_character_lcd_send_cmd>
		ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
    1a4c:	e0bffb03 	ldbu	r2,-20(fp)
    1a50:	10bfffc4 	addi	r2,r2,-1
    1a54:	e0bffb05 	stb	r2,-20(fp)
    1a58:	e0bffb03 	ldbu	r2,-20(fp)
    1a5c:	10803fd8 	cmpnei	r2,r2,255
    1a60:	103ff71e 	bne	r2,zero,1a40 <alt_up_character_lcd_shift_display+0x78>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}
    1a64:	e037883a 	mov	sp,fp
    1a68:	dfc00117 	ldw	ra,4(sp)
    1a6c:	df000017 	ldw	fp,0(sp)
    1a70:	dec00204 	addi	sp,sp,8
    1a74:	f800283a 	ret

00001a78 <alt_up_character_lcd_erase_pos>:

int alt_up_character_lcd_erase_pos(alt_up_character_lcd_dev *lcd, unsigned x_pos, unsigned y_pos)
{
    1a78:	defff904 	addi	sp,sp,-28
    1a7c:	dfc00615 	stw	ra,24(sp)
    1a80:	df000515 	stw	fp,20(sp)
    1a84:	df000504 	addi	fp,sp,20
    1a88:	e13ffc15 	stw	r4,-16(fp)
    1a8c:	e17ffd15 	stw	r5,-12(fp)
    1a90:	e1bffe15 	stw	r6,-8(fp)
	// boundary check
	if (x_pos > 39 || y_pos > 1 )
    1a94:	e0bffd17 	ldw	r2,-12(fp)
    1a98:	10800a28 	cmpgeui	r2,r2,40
    1a9c:	1000031e 	bne	r2,zero,1aac <alt_up_character_lcd_erase_pos+0x34>
    1aa0:	e0bffe17 	ldw	r2,-8(fp)
    1aa4:	108000b0 	cmpltui	r2,r2,2
    1aa8:	1000031e 	bne	r2,zero,1ab8 <alt_up_character_lcd_erase_pos+0x40>
		return -1;
    1aac:	00bfffc4 	movi	r2,-1
    1ab0:	e0bfff15 	stw	r2,-4(fp)
    1ab4:	00000e06 	br	1af0 <alt_up_character_lcd_erase_pos+0x78>

	// get address
	unsigned char addr = get_DDRAM_addr(x_pos, y_pos);
    1ab8:	e13ffd17 	ldw	r4,-12(fp)
    1abc:	e17ffe17 	ldw	r5,-8(fp)
    1ac0:	00016400 	call	1640 <get_DDRAM_addr>
    1ac4:	e0bffb05 	stb	r2,-20(fp)
	// set cursor to dest point
	alt_up_character_lcd_send_cmd(lcd, addr);
    1ac8:	e17ffb03 	ldbu	r5,-20(fp)
    1acc:	e13ffc17 	ldw	r4,-16(fp)
    1ad0:	00016bc0 	call	16bc <alt_up_character_lcd_send_cmd>
	//send an empty char as erase (refer to the Character Generator ROM part of the Datasheet)
	IOWR_ALT_UP_CHARACTER_LCD_DATA(lcd->base, (0x00000002) );
    1ad4:	e0bffc17 	ldw	r2,-16(fp)
    1ad8:	10800a17 	ldw	r2,40(r2)
    1adc:	10800044 	addi	r2,r2,1
    1ae0:	1007883a 	mov	r3,r2
    1ae4:	00800084 	movi	r2,2
    1ae8:	18800025 	stbio	r2,0(r3)
	return 0;
    1aec:	e03fff15 	stw	zero,-4(fp)
    1af0:	e0bfff17 	ldw	r2,-4(fp)
}
    1af4:	e037883a 	mov	sp,fp
    1af8:	dfc00117 	ldw	ra,4(sp)
    1afc:	df000017 	ldw	fp,0(sp)
    1b00:	dec00204 	addi	sp,sp,8
    1b04:	f800283a 	ret

00001b08 <alt_up_character_lcd_cursor_off>:

void alt_up_character_lcd_cursor_off(alt_up_character_lcd_dev *lcd)
{
    1b08:	defffd04 	addi	sp,sp,-12
    1b0c:	dfc00215 	stw	ra,8(sp)
    1b10:	df000115 	stw	fp,4(sp)
    1b14:	df000104 	addi	fp,sp,4
    1b18:	e13fff15 	stw	r4,-4(fp)
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_OFF);
    1b1c:	e13fff17 	ldw	r4,-4(fp)
    1b20:	01400304 	movi	r5,12
    1b24:	00016bc0 	call	16bc <alt_up_character_lcd_send_cmd>
}
    1b28:	e037883a 	mov	sp,fp
    1b2c:	dfc00117 	ldw	ra,4(sp)
    1b30:	df000017 	ldw	fp,0(sp)
    1b34:	dec00204 	addi	sp,sp,8
    1b38:	f800283a 	ret

00001b3c <alt_up_character_lcd_cursor_blink_on>:

void alt_up_character_lcd_cursor_blink_on(alt_up_character_lcd_dev *lcd)
{
    1b3c:	defffd04 	addi	sp,sp,-12
    1b40:	dfc00215 	stw	ra,8(sp)
    1b44:	df000115 	stw	fp,4(sp)
    1b48:	df000104 	addi	fp,sp,4
    1b4c:	e13fff15 	stw	r4,-4(fp)
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_BLINK_ON);
    1b50:	e13fff17 	ldw	r4,-4(fp)
    1b54:	014003c4 	movi	r5,15
    1b58:	00016bc0 	call	16bc <alt_up_character_lcd_send_cmd>
}
    1b5c:	e037883a 	mov	sp,fp
    1b60:	dfc00117 	ldw	ra,4(sp)
    1b64:	df000017 	ldw	fp,0(sp)
    1b68:	dec00204 	addi	sp,sp,8
    1b6c:	f800283a 	ret

00001b70 <alt_up_ethernet_init>:
#include "altera_up_avalon_ethernet.h"
#include "altera_up_avalon_ethernet_regs.h"
#include "altera_up_avalon_ethernet_low_level_driver.h"

void alt_up_ethernet_init(alt_up_ethernet_dev *ethernet)
{
    1b70:	defffb04 	addi	sp,sp,-20
    1b74:	dfc00415 	stw	ra,16(sp)
    1b78:	df000315 	stw	fp,12(sp)
    1b7c:	df000304 	addi	fp,sp,12
    1b80:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned int base = ethernet->base;
    1b84:	e0bfff17 	ldw	r2,-4(fp)
    1b88:	10800a17 	ldw	r2,40(r2)
    1b8c:	e0bffe15 	stw	r2,-8(fp)
	int i;

	// Power on the internal PHY
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_GPR, 0x00 );
    1b90:	e13ffe17 	ldw	r4,-8(fp)
    1b94:	014007c4 	movi	r5,31
    1b98:	000d883a 	mov	r6,zero
    1b9c:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>

	// Software Reset of the Ethernet chip
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_NCR, 0x01 );
    1ba0:	e13ffe17 	ldw	r4,-8(fp)
    1ba4:	000b883a 	mov	r5,zero
    1ba8:	01800044 	movi	r6,1
    1bac:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>
	usleep(10);
    1bb0:	01000284 	movi	r4,10
    1bb4:	0003d840 	call	3d84 <usleep>
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_NCR, 0x00 );
    1bb8:	e13ffe17 	ldw	r4,-8(fp)
    1bbc:	000b883a 	mov	r5,zero
    1bc0:	000d883a 	mov	r6,zero
    1bc4:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>
	usleep(1);
    1bc8:	01000044 	movi	r4,1
    1bcc:	0003d840 	call	3d84 <usleep>

	// Initialize the MAC Address
	for (i = 0; i < 6; i++) 
    1bd0:	e03ffd15 	stw	zero,-12(fp)
    1bd4:	00000e06 	br	1c10 <alt_up_ethernet_init+0xa0>
		alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_PAR + i, ethernet->mac_addr[i] );
    1bd8:	e0bffd17 	ldw	r2,-12(fp)
    1bdc:	10800404 	addi	r2,r2,16
    1be0:	100b883a 	mov	r5,r2
    1be4:	e0fffd17 	ldw	r3,-12(fp)
    1be8:	e0bfff17 	ldw	r2,-4(fp)
    1bec:	1885883a 	add	r2,r3,r2
    1bf0:	10800d04 	addi	r2,r2,52
    1bf4:	10800003 	ldbu	r2,0(r2)
    1bf8:	11803fcc 	andi	r6,r2,255
    1bfc:	e13ffe17 	ldw	r4,-8(fp)
    1c00:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>
	usleep(10);
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_NCR, 0x00 );
	usleep(1);

	// Initialize the MAC Address
	for (i = 0; i < 6; i++) 
    1c04:	e0bffd17 	ldw	r2,-12(fp)
    1c08:	10800044 	addi	r2,r2,1
    1c0c:	e0bffd15 	stw	r2,-12(fp)
    1c10:	e0bffd17 	ldw	r2,-12(fp)
    1c14:	10800190 	cmplti	r2,r2,6
    1c18:	103fef1e 	bne	r2,zero,1bd8 <alt_up_ethernet_init+0x68>
		alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_PAR + i, ethernet->mac_addr[i] );

	/* clear any pending interrupt */
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_ISR,  0x3F );
    1c1c:	e13ffe17 	ldw	r4,-8(fp)
    1c20:	01403f84 	movi	r5,254
    1c24:	01800fc4 	movi	r6,63
    1c28:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_NSR,  0x2C );
    1c2c:	e13ffe17 	ldw	r4,-8(fp)
    1c30:	01400044 	movi	r5,1
    1c34:	01800b04 	movi	r6,44
    1c38:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>

	/* set PAR bit, don't enable interrupts (do that with the set_interrupts() function */
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_IMR, 0x80 );
    1c3c:	e13ffe17 	ldw	r4,-8(fp)
    1c40:	01403fc4 	movi	r5,255
    1c44:	01802004 	movi	r6,128
    1c48:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>

	/* enable RX (Broadcast/ ALL_MULTICAST) */
	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_RCR, 0x39 );
    1c4c:	e13ffe17 	ldw	r4,-8(fp)
    1c50:	01400144 	movi	r5,5
    1c54:	01800e44 	movi	r6,57
    1c58:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>

	alt_up_ethernet_reg_write( base, ALT_UP_ETHERNET_ETXCSR, 0x03 );
    1c5c:	e13ffe17 	ldw	r4,-8(fp)
    1c60:	01400c04 	movi	r5,48
    1c64:	018000c4 	movi	r6,3
    1c68:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>

	return;
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <alt_up_ethernet_open_dev>:

alt_up_ethernet_dev* alt_up_ethernet_open_dev(const char* name)
{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ethernet_dev * dev = (alt_up_ethernet_dev *) alt_find_dev( name, &alt_dev_list );
    1c94:	e13fff17 	ldw	r4,-4(fp)
    1c98:	01400034 	movhi	r5,0
    1c9c:	2958b104 	addi	r5,r5,25284
    1ca0:	00034fc0 	call	34fc <alt_find_dev>
    1ca4:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    1ca8:	e0bffe17 	ldw	r2,-8(fp)
}
    1cac:	e037883a 	mov	sp,fp
    1cb0:	dfc00117 	ldw	ra,4(sp)
    1cb4:	df000017 	ldw	fp,0(sp)
    1cb8:	dec00204 	addi	sp,sp,8
    1cbc:	f800283a 	ret

00001cc0 <alt_up_ethernet_reg_read>:
#include "altera_up_avalon_ethernet_low_level_driver.h"
#include "altera_up_avalon_ethernet_regs.h"
#include <unistd.h>

unsigned int alt_up_ethernet_reg_read(unsigned int base, unsigned int reg)
{
    1cc0:	defffd04 	addi	sp,sp,-12
    1cc4:	df000215 	stw	fp,8(sp)
    1cc8:	df000204 	addi	fp,sp,8
    1ccc:	e13ffe15 	stw	r4,-8(fp)
    1cd0:	e17fff15 	stw	r5,-4(fp)
	IOWR_ALTERA_UP_AVALON_ETHERNET_INDEX(base, reg);
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	e0ffff17 	ldw	r3,-4(fp)
    1cdc:	10c00035 	stwio	r3,0(r2)
	return IORD_ALTERA_UP_AVALON_ETHERNET_DATA(base);
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10800104 	addi	r2,r2,4
    1ce8:	10800037 	ldwio	r2,0(r2)
}
    1cec:	e037883a 	mov	sp,fp
    1cf0:	df000017 	ldw	fp,0(sp)
    1cf4:	dec00104 	addi	sp,sp,4
    1cf8:	f800283a 	ret

00001cfc <alt_up_ethernet_reg_write>:

void alt_up_ethernet_reg_write(unsigned int base, unsigned int reg, unsigned int data)
{
    1cfc:	defffc04 	addi	sp,sp,-16
    1d00:	df000315 	stw	fp,12(sp)
    1d04:	df000304 	addi	fp,sp,12
    1d08:	e13ffd15 	stw	r4,-12(fp)
    1d0c:	e17ffe15 	stw	r5,-8(fp)
    1d10:	e1bfff15 	stw	r6,-4(fp)
	IOWR_ALTERA_UP_AVALON_ETHERNET_INDEX(base, reg);
    1d14:	e0bffd17 	ldw	r2,-12(fp)
    1d18:	e0fffe17 	ldw	r3,-8(fp)
    1d1c:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_UP_AVALON_ETHERNET_DATA(base, data);
    1d20:	e0bffd17 	ldw	r2,-12(fp)
    1d24:	10800104 	addi	r2,r2,4
    1d28:	e0ffff17 	ldw	r3,-4(fp)
    1d2c:	10c00035 	stwio	r3,0(r2)
}
    1d30:	e037883a 	mov	sp,fp
    1d34:	df000017 	ldw	fp,0(sp)
    1d38:	dec00104 	addi	sp,sp,4
    1d3c:	f800283a 	ret

00001d40 <alt_up_ethernet_phy_reg_read>:

unsigned int alt_up_ethernet_phy_reg_read (unsigned int base, unsigned int reg)
{
    1d40:	defffa04 	addi	sp,sp,-24
    1d44:	dfc00515 	stw	ra,20(sp)
    1d48:	df000415 	stw	fp,16(sp)
    1d4c:	df000404 	addi	fp,sp,16
    1d50:	e13ffe15 	stw	r4,-8(fp)
    1d54:	e17fff15 	stw	r5,-4(fp)
	unsigned int result = 0;
    1d58:	e03ffd15 	stw	zero,-12(fp)
	unsigned int timeout = 0;
    1d5c:	e03ffc15 	stw	zero,-16(fp)

	/* set PHY register address into EPAR REG. 0CH */
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPAR, reg | 0x40);				/* PHY register address setting, and DM9000_PHY offset = 0x40 */
    1d60:	e0bfff17 	ldw	r2,-4(fp)
    1d64:	11801014 	ori	r6,r2,64
    1d68:	e13ffe17 	ldw	r4,-8(fp)
    1d6c:	01400304 	movi	r5,12
    1d70:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>

	/* issue PHY + READ command = 0xC into EPCR REG. 0BH */
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPCR, 0x0C);					/* issue PHY + READ command */
    1d74:	e13ffe17 	ldw	r4,-8(fp)
    1d78:	014002c4 	movi	r5,11
    1d7c:	01800304 	movi	r6,12
    1d80:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>
	do {
		usleep(1);
    1d84:	01000044 	movi	r4,1
    1d88:	0003d840 	call	3d84 <usleep>
		timeout++;
    1d8c:	e0bffc17 	ldw	r2,-16(fp)
    1d90:	10800044 	addi	r2,r2,1
    1d94:	e0bffc15 	stw	r2,-16(fp)
	} while ((timeout < 50) && (alt_up_ethernet_reg_read(base, ALT_UP_ETHERNET_EPCR) & 0x01));
    1d98:	e0bffc17 	ldw	r2,-16(fp)
    1d9c:	10800ca8 	cmpgeui	r2,r2,50
    1da0:	1000071e 	bne	r2,zero,1dc0 <alt_up_ethernet_phy_reg_read+0x80>
    1da4:	e13ffe17 	ldw	r4,-8(fp)
    1da8:	014002c4 	movi	r5,11
    1dac:	0001cc00 	call	1cc0 <alt_up_ethernet_reg_read>
    1db0:	1080004c 	andi	r2,r2,1
    1db4:	10803fcc 	andi	r2,r2,255
    1db8:	1004c03a 	cmpne	r2,r2,zero
    1dbc:	103ff11e 	bne	r2,zero,1d84 <alt_up_ethernet_phy_reg_read+0x44>
	
	usleep(1);
    1dc0:	01000044 	movi	r4,1
    1dc4:	0003d840 	call	3d84 <usleep>
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPCR, 0x08);					/* clear PHY command */
    1dc8:	e13ffe17 	ldw	r4,-8(fp)
    1dcc:	014002c4 	movi	r5,11
    1dd0:	01800204 	movi	r6,8
    1dd4:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>

	/* read PHY data from EPDR REG. 0EH & REG. 0DH */
	result = (alt_up_ethernet_reg_read(base, ALT_UP_ETHERNET_EPDRH) << 8);			/* PHY data high_byte */
    1dd8:	e13ffe17 	ldw	r4,-8(fp)
    1ddc:	01400384 	movi	r5,14
    1de0:	0001cc00 	call	1cc0 <alt_up_ethernet_reg_read>
    1de4:	1004923a 	slli	r2,r2,8
    1de8:	e0bffd15 	stw	r2,-12(fp)
	result |= alt_up_ethernet_reg_read(base, ALT_UP_ETHERNET_EPDRL);				/* PHY data low_byte */
    1dec:	e13ffe17 	ldw	r4,-8(fp)
    1df0:	01400344 	movi	r5,13
    1df4:	0001cc00 	call	1cc0 <alt_up_ethernet_reg_read>
    1df8:	1007883a 	mov	r3,r2
    1dfc:	e0bffd17 	ldw	r2,-12(fp)
    1e00:	10c4b03a 	or	r2,r2,r3
    1e04:	e0bffd15 	stw	r2,-12(fp)

	return result;
    1e08:	e0bffd17 	ldw	r2,-12(fp)
}
    1e0c:	e037883a 	mov	sp,fp
    1e10:	dfc00117 	ldw	ra,4(sp)
    1e14:	df000017 	ldw	fp,0(sp)
    1e18:	dec00204 	addi	sp,sp,8
    1e1c:	f800283a 	ret

00001e20 <alt_up_ethernet_phy_reg_write>:

void alt_up_ethernet_phy_reg_write (unsigned int base, unsigned int reg, unsigned int data)
{ 
    1e20:	defffa04 	addi	sp,sp,-24
    1e24:	dfc00515 	stw	ra,20(sp)
    1e28:	df000415 	stw	fp,16(sp)
    1e2c:	df000404 	addi	fp,sp,16
    1e30:	e13ffd15 	stw	r4,-12(fp)
    1e34:	e17ffe15 	stw	r5,-8(fp)
    1e38:	e1bfff15 	stw	r6,-4(fp)
	unsigned int timeout = 0;
    1e3c:	e03ffc15 	stw	zero,-16(fp)
	
	/* set PHY register address into EPAR REG. 0CH */
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPAR, reg | 0x40);				/* PHY register address setting, and DM9000_PHY offset = 0x40 */
    1e40:	e0bffe17 	ldw	r2,-8(fp)
    1e44:	11801014 	ori	r6,r2,64
    1e48:	e13ffd17 	ldw	r4,-12(fp)
    1e4c:	01400304 	movi	r5,12
    1e50:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>

	/* fill PHY WRITE data into EPDR REG. 0EH & REG. 0DH */
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPDRH, ((data >> 8) & 0xFF));	/* PHY data high_byte */
    1e54:	e0bfff17 	ldw	r2,-4(fp)
    1e58:	1004d23a 	srli	r2,r2,8
    1e5c:	11803fcc 	andi	r6,r2,255
    1e60:	e13ffd17 	ldw	r4,-12(fp)
    1e64:	01400384 	movi	r5,14
    1e68:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPDRL, data & 0xFF);			/* PHY data low_byte */
    1e6c:	e0bfff17 	ldw	r2,-4(fp)
    1e70:	11803fcc 	andi	r6,r2,255
    1e74:	e13ffd17 	ldw	r4,-12(fp)
    1e78:	01400344 	movi	r5,13
    1e7c:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>

	/* issue PHY + WRITE command = 0xA into EPCR REG. 0BH */
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPCR, 0x0A);					/* issue PHY + WRITE command */
    1e80:	e13ffd17 	ldw	r4,-12(fp)
    1e84:	014002c4 	movi	r5,11
    1e88:	01800284 	movi	r6,10
    1e8c:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>
	do {
		usleep(1);
    1e90:	01000044 	movi	r4,1
    1e94:	0003d840 	call	3d84 <usleep>
		timeout++;
    1e98:	e0bffc17 	ldw	r2,-16(fp)
    1e9c:	10800044 	addi	r2,r2,1
    1ea0:	e0bffc15 	stw	r2,-16(fp)
	} while ((timeout < 50) && (alt_up_ethernet_reg_read(base, ALT_UP_ETHERNET_EPCR) & 0x01));
    1ea4:	e0bffc17 	ldw	r2,-16(fp)
    1ea8:	10800ca8 	cmpgeui	r2,r2,50
    1eac:	1000071e 	bne	r2,zero,1ecc <alt_up_ethernet_phy_reg_write+0xac>
    1eb0:	e13ffd17 	ldw	r4,-12(fp)
    1eb4:	014002c4 	movi	r5,11
    1eb8:	0001cc00 	call	1cc0 <alt_up_ethernet_reg_read>
    1ebc:	1080004c 	andi	r2,r2,1
    1ec0:	10803fcc 	andi	r2,r2,255
    1ec4:	1004c03a 	cmpne	r2,r2,zero
    1ec8:	103ff11e 	bne	r2,zero,1e90 <alt_up_ethernet_phy_reg_write+0x70>
	
	usleep(1);
    1ecc:	01000044 	movi	r4,1
    1ed0:	0003d840 	call	3d84 <usleep>
	
	alt_up_ethernet_reg_write(base, ALT_UP_ETHERNET_EPCR, 0x08);					/* clear PHY command */
    1ed4:	e13ffd17 	ldw	r4,-12(fp)
    1ed8:	014002c4 	movi	r5,11
    1edc:	01800204 	movi	r6,8
    1ee0:	0001cfc0 	call	1cfc <alt_up_ethernet_reg_write>
}
    1ee4:	e037883a 	mov	sp,fp
    1ee8:	dfc00117 	ldw	ra,4(sp)
    1eec:	df000017 	ldw	fp,0(sp)
    1ef0:	dec00204 	addi	sp,sp,8
    1ef4:	f800283a 	ret

00001ef8 <alt_up_irda_enable_read_interrupt>:
#include "altera_up_avalon_irda.h"
#include "altera_up_avalon_irda_regs.h"


void alt_up_irda_enable_read_interrupt(alt_up_irda_dev *irda)
{
    1ef8:	defffd04 	addi	sp,sp,-12
    1efc:	df000215 	stw	fp,8(sp)
    1f00:	df000204 	addi	fp,sp,8
    1f04:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
    1f08:	e0bfff17 	ldw	r2,-4(fp)
    1f0c:	10800a17 	ldw	r2,40(r2)
    1f10:	10800104 	addi	r2,r2,4
    1f14:	10800037 	ldwio	r2,0(r2)
    1f18:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_IRDA_CONTROL_RE_MSK;
    1f1c:	e0bffe17 	ldw	r2,-8(fp)
    1f20:	10800054 	ori	r2,r2,1
    1f24:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_IRDA_CONTROL(irda->base, ctrl_reg);
    1f28:	e0bfff17 	ldw	r2,-4(fp)
    1f2c:	10800a17 	ldw	r2,40(r2)
    1f30:	10800104 	addi	r2,r2,4
    1f34:	e0fffe17 	ldw	r3,-8(fp)
    1f38:	10c00035 	stwio	r3,0(r2)
}
    1f3c:	e037883a 	mov	sp,fp
    1f40:	df000017 	ldw	fp,0(sp)
    1f44:	dec00104 	addi	sp,sp,4
    1f48:	f800283a 	ret

00001f4c <alt_up_irda_disable_read_interrupt>:

void alt_up_irda_disable_read_interrupt(alt_up_irda_dev *irda)
{
    1f4c:	defffd04 	addi	sp,sp,-12
    1f50:	df000215 	stw	fp,8(sp)
    1f54:	df000204 	addi	fp,sp,8
    1f58:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
    1f5c:	e0bfff17 	ldw	r2,-4(fp)
    1f60:	10800a17 	ldw	r2,40(r2)
    1f64:	10800104 	addi	r2,r2,4
    1f68:	10800037 	ldwio	r2,0(r2)
    1f6c:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_IRDA_CONTROL_RE_MSK;
    1f70:	e0fffe17 	ldw	r3,-8(fp)
    1f74:	00bfff84 	movi	r2,-2
    1f78:	1884703a 	and	r2,r3,r2
    1f7c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_IRDA_CONTROL(irda->base, ctrl_reg);
    1f80:	e0bfff17 	ldw	r2,-4(fp)
    1f84:	10800a17 	ldw	r2,40(r2)
    1f88:	10800104 	addi	r2,r2,4
    1f8c:	e0fffe17 	ldw	r3,-8(fp)
    1f90:	10c00035 	stwio	r3,0(r2)
}
    1f94:	e037883a 	mov	sp,fp
    1f98:	df000017 	ldw	fp,0(sp)
    1f9c:	dec00104 	addi	sp,sp,4
    1fa0:	f800283a 	ret

00001fa4 <alt_up_irda_get_used_space_in_read_FIFO>:

unsigned alt_up_irda_get_used_space_in_read_FIFO(alt_up_irda_dev *irda)
{
    1fa4:	defffd04 	addi	sp,sp,-12
    1fa8:	df000215 	stw	fp,8(sp)
    1fac:	df000204 	addi	fp,sp,8
    1fb0:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = 0;
    1fb4:	e03ffe0d 	sth	zero,-8(fp)
	// we can only read the 16 bits for RAVAIL --- a read of DATA will discard the data
//	ravail = IORD_16DIRECT(IOADDR_ALT_UP_IRDA_DATA(irda->base), 2); 
//	return ravail;
	ravail = IORD_ALT_UP_IRDA_RAVAIL(irda->base); 
    1fb8:	e0bfff17 	ldw	r2,-4(fp)
    1fbc:	10800a17 	ldw	r2,40(r2)
    1fc0:	10800084 	addi	r2,r2,2
    1fc4:	1080002b 	ldhuio	r2,0(r2)
    1fc8:	e0bffe0d 	sth	r2,-8(fp)
	return (ravail & ALT_UP_IRDA_RAVAIL_MSK) >> ALT_UP_IRDA_RAVAIL_OFST;
    1fcc:	e0bffe0b 	ldhu	r2,-8(fp)
}
    1fd0:	e037883a 	mov	sp,fp
    1fd4:	df000017 	ldw	fp,0(sp)
    1fd8:	dec00104 	addi	sp,sp,4
    1fdc:	f800283a 	ret

00001fe0 <alt_up_irda_get_available_space_in_write_FIFO>:

unsigned alt_up_irda_get_available_space_in_write_FIFO(alt_up_irda_dev *irda)
{
    1fe0:	defffd04 	addi	sp,sp,-12
    1fe4:	df000215 	stw	fp,8(sp)
    1fe8:	df000204 	addi	fp,sp,8
    1fec:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
    1ff0:	e0bfff17 	ldw	r2,-4(fp)
    1ff4:	10800a17 	ldw	r2,40(r2)
    1ff8:	10800104 	addi	r2,r2,4
    1ffc:	10800037 	ldwio	r2,0(r2)
    2000:	e0bffe15 	stw	r2,-8(fp)
	return (ctrl_reg & ALT_UP_IRDA_CONTROL_WSPACE_MSK) >> ALT_UP_IRDA_CONTROL_WSPACE_OFST;
    2004:	e0bffe17 	ldw	r2,-8(fp)
    2008:	10bfffec 	andhi	r2,r2,65535
    200c:	1004d43a 	srli	r2,r2,16
}
    2010:	e037883a 	mov	sp,fp
    2014:	df000017 	ldw	fp,0(sp)
    2018:	dec00104 	addi	sp,sp,4
    201c:	f800283a 	ret

00002020 <alt_up_irda_check_parity>:

int alt_up_irda_check_parity(alt_u32 data_reg)
{
    2020:	defffc04 	addi	sp,sp,-16
    2024:	df000315 	stw	fp,12(sp)
    2028:	df000304 	addi	fp,sp,12
    202c:	e13ffe15 	stw	r4,-8(fp)
	unsigned parity_error = (data_reg & ALT_UP_IRDA_DATA_PE_MSK) >> ALT_UP_IRDA_DATA_PE_OFST;
    2030:	e0bffe17 	ldw	r2,-8(fp)
    2034:	1080800c 	andi	r2,r2,512
    2038:	1004d27a 	srli	r2,r2,9
    203c:	e0bffd15 	stw	r2,-12(fp)
	return (parity_error ? -1 : 0);
    2040:	e0bffd17 	ldw	r2,-12(fp)
    2044:	1005003a 	cmpeq	r2,r2,zero
    2048:	1000031e 	bne	r2,zero,2058 <alt_up_irda_check_parity+0x38>
    204c:	00bfffc4 	movi	r2,-1
    2050:	e0bfff15 	stw	r2,-4(fp)
    2054:	00000106 	br	205c <alt_up_irda_check_parity+0x3c>
    2058:	e03fff15 	stw	zero,-4(fp)
    205c:	e0bfff17 	ldw	r2,-4(fp)
}
    2060:	e037883a 	mov	sp,fp
    2064:	df000017 	ldw	fp,0(sp)
    2068:	dec00104 	addi	sp,sp,4
    206c:	f800283a 	ret

00002070 <alt_up_irda_write_data>:

int alt_up_irda_write_data(alt_up_irda_dev *irda, alt_u8 data)
{
    2070:	defffc04 	addi	sp,sp,-16
    2074:	df000315 	stw	fp,12(sp)
    2078:	df000304 	addi	fp,sp,12
    207c:	e13ffe15 	stw	r4,-8(fp)
    2080:	e17fff05 	stb	r5,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_IRDA_DATA(irda->base);
    2084:	e0bffe17 	ldw	r2,-8(fp)
    2088:	10800a17 	ldw	r2,40(r2)
    208c:	10800037 	ldwio	r2,0(r2)
    2090:	e0bffd15 	stw	r2,-12(fp)

	// we can write directly without thinking about other bit fields for this
	// case ONLY, because only DATA field of the data register is writable
	IOWR_ALT_UP_IRDA_DATA(irda->base, (data>>ALT_UP_IRDA_DATA_DATA_OFST) & ALT_UP_IRDA_DATA_DATA_MSK);
    2094:	e0bffe17 	ldw	r2,-8(fp)
    2098:	10800a17 	ldw	r2,40(r2)
    209c:	e0ffff03 	ldbu	r3,-4(fp)
    20a0:	10c00035 	stwio	r3,0(r2)
	return 0;
    20a4:	0005883a 	mov	r2,zero
}
    20a8:	e037883a 	mov	sp,fp
    20ac:	df000017 	ldw	fp,0(sp)
    20b0:	dec00104 	addi	sp,sp,4
    20b4:	f800283a 	ret

000020b8 <alt_up_irda_read_data>:

int alt_up_irda_read_data(alt_up_irda_dev *irda, alt_u8 *data, alt_u8 *parity_error)
{
    20b8:	defffa04 	addi	sp,sp,-24
    20bc:	dfc00515 	stw	ra,20(sp)
    20c0:	df000415 	stw	fp,16(sp)
    20c4:	df000404 	addi	fp,sp,16
    20c8:	e13ffd15 	stw	r4,-12(fp)
    20cc:	e17ffe15 	stw	r5,-8(fp)
    20d0:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_IRDA_DATA(irda->base);
    20d4:	e0bffd17 	ldw	r2,-12(fp)
    20d8:	10800a17 	ldw	r2,40(r2)
    20dc:	10800037 	ldwio	r2,0(r2)
    20e0:	e0bffc15 	stw	r2,-16(fp)
	*data = (data_reg & ALT_UP_IRDA_DATA_DATA_MSK) >> ALT_UP_IRDA_DATA_DATA_OFST;
    20e4:	e0bffc17 	ldw	r2,-16(fp)
    20e8:	1007883a 	mov	r3,r2
    20ec:	e0bffe17 	ldw	r2,-8(fp)
    20f0:	10c00005 	stb	r3,0(r2)
	*parity_error = alt_up_irda_check_parity(data_reg);
    20f4:	e13ffc17 	ldw	r4,-16(fp)
    20f8:	00020200 	call	2020 <alt_up_irda_check_parity>
    20fc:	1007883a 	mov	r3,r2
    2100:	e0bfff17 	ldw	r2,-4(fp)
    2104:	10c00005 	stb	r3,0(r2)
	return (((data_reg & ALT_UP_IRDA_DATA_RVALID_MSK) >> ALT_UP_IRDA_DATA_RVALID_OFST) - 1);
    2108:	e0bffc17 	ldw	r2,-16(fp)
    210c:	10a0000c 	andi	r2,r2,32768
    2110:	1004d3fa 	srli	r2,r2,15
    2114:	10bfffc4 	addi	r2,r2,-1
}
    2118:	e037883a 	mov	sp,fp
    211c:	dfc00117 	ldw	ra,4(sp)
    2120:	df000017 	ldw	fp,0(sp)
    2124:	dec00204 	addi	sp,sp,8
    2128:	f800283a 	ret

0000212c <alt_up_irda_read_fd>:

int alt_up_irda_read_fd (alt_fd* fd, char* ptr, int len)
{
    212c:	defff804 	addi	sp,sp,-32
    2130:	dfc00715 	stw	ra,28(sp)
    2134:	df000615 	stw	fp,24(sp)
    2138:	df000604 	addi	fp,sp,24
    213c:	e13ffd15 	stw	r4,-12(fp)
    2140:	e17ffe15 	stw	r5,-8(fp)
    2144:	e1bfff15 	stw	r6,-4(fp)
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
    2148:	e0bffd17 	ldw	r2,-12(fp)
    214c:	10800017 	ldw	r2,0(r2)
    2150:	e0bffb15 	stw	r2,-20(fp)
	int count = 0;
    2154:	e03ffa15 	stw	zero,-24(fp)
	alt_u8 parity_error;
	while(len--)
    2158:	00000c06 	br	218c <alt_up_irda_read_fd+0x60>
	{
		if (alt_up_irda_read_data(irda, ptr++, &parity_error)==0)
    215c:	e17ffe17 	ldw	r5,-8(fp)
    2160:	e0bffe17 	ldw	r2,-8(fp)
    2164:	10800044 	addi	r2,r2,1
    2168:	e0bffe15 	stw	r2,-8(fp)
    216c:	e1bffc04 	addi	r6,fp,-16
    2170:	e13ffb17 	ldw	r4,-20(fp)
    2174:	00020b80 	call	20b8 <alt_up_irda_read_data>
    2178:	1004c03a 	cmpne	r2,r2,zero
    217c:	1000091e 	bne	r2,zero,21a4 <alt_up_irda_read_fd+0x78>
			count++;
    2180:	e0bffa17 	ldw	r2,-24(fp)
    2184:	10800044 	addi	r2,r2,1
    2188:	e0bffa15 	stw	r2,-24(fp)
int alt_up_irda_read_fd (alt_fd* fd, char* ptr, int len)
{
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
	int count = 0;
	alt_u8 parity_error;
	while(len--)
    218c:	e0bfff17 	ldw	r2,-4(fp)
    2190:	10bfffc4 	addi	r2,r2,-1
    2194:	e0bfff15 	stw	r2,-4(fp)
    2198:	e0bfff17 	ldw	r2,-4(fp)
    219c:	10bfffd8 	cmpnei	r2,r2,-1
    21a0:	103fee1e 	bne	r2,zero,215c <alt_up_irda_read_fd+0x30>
		if (alt_up_irda_read_data(irda, ptr++, &parity_error)==0)
			count++;
		else
			break;
	}
	return count;
    21a4:	e0bffa17 	ldw	r2,-24(fp)
}
    21a8:	e037883a 	mov	sp,fp
    21ac:	dfc00117 	ldw	ra,4(sp)
    21b0:	df000017 	ldw	fp,0(sp)
    21b4:	dec00204 	addi	sp,sp,8
    21b8:	f800283a 	ret

000021bc <alt_up_irda_write_fd>:

int alt_up_irda_write_fd (alt_fd* fd, const char* ptr, int len)
{
    21bc:	defff904 	addi	sp,sp,-28
    21c0:	dfc00615 	stw	ra,24(sp)
    21c4:	df000515 	stw	fp,20(sp)
    21c8:	df000504 	addi	fp,sp,20
    21cc:	e13ffd15 	stw	r4,-12(fp)
    21d0:	e17ffe15 	stw	r5,-8(fp)
    21d4:	e1bfff15 	stw	r6,-4(fp)
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
    21d8:	e0bffd17 	ldw	r2,-12(fp)
    21dc:	10800017 	ldw	r2,0(r2)
    21e0:	e0bffc15 	stw	r2,-16(fp)
	int count = 0;
    21e4:	e03ffb15 	stw	zero,-20(fp)
	while(len--)
    21e8:	00000c06 	br	221c <alt_up_irda_write_fd+0x60>
	{
		if (alt_up_irda_write_data(irda, ptr++)==0)
    21ec:	e0bffe17 	ldw	r2,-8(fp)
    21f0:	11403fcc 	andi	r5,r2,255
    21f4:	e0bffe17 	ldw	r2,-8(fp)
    21f8:	10800044 	addi	r2,r2,1
    21fc:	e0bffe15 	stw	r2,-8(fp)
    2200:	e13ffc17 	ldw	r4,-16(fp)
    2204:	00020700 	call	2070 <alt_up_irda_write_data>
    2208:	1004c03a 	cmpne	r2,r2,zero
    220c:	1000091e 	bne	r2,zero,2234 <alt_up_irda_write_fd+0x78>
			count++;
    2210:	e0bffb17 	ldw	r2,-20(fp)
    2214:	10800044 	addi	r2,r2,1
    2218:	e0bffb15 	stw	r2,-20(fp)

int alt_up_irda_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
	int count = 0;
	while(len--)
    221c:	e0bfff17 	ldw	r2,-4(fp)
    2220:	10bfffc4 	addi	r2,r2,-1
    2224:	e0bfff15 	stw	r2,-4(fp)
    2228:	e0bfff17 	ldw	r2,-4(fp)
    222c:	10bfffd8 	cmpnei	r2,r2,-1
    2230:	103fee1e 	bne	r2,zero,21ec <alt_up_irda_write_fd+0x30>
		if (alt_up_irda_write_data(irda, ptr++)==0)
			count++;
		else
			break;
	}
	return count;
    2234:	e0bffb17 	ldw	r2,-20(fp)
}
    2238:	e037883a 	mov	sp,fp
    223c:	dfc00117 	ldw	ra,4(sp)
    2240:	df000017 	ldw	fp,0(sp)
    2244:	dec00204 	addi	sp,sp,8
    2248:	f800283a 	ret

0000224c <alt_up_irda_open_dev>:

alt_up_irda_dev* alt_up_irda_open_dev(const char* name)
{
    224c:	defffc04 	addi	sp,sp,-16
    2250:	dfc00315 	stw	ra,12(sp)
    2254:	df000215 	stw	fp,8(sp)
    2258:	df000204 	addi	fp,sp,8
    225c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_irda_dev *dev = (alt_up_irda_dev*)alt_find_dev(name, &alt_dev_list);
    2260:	e13fff17 	ldw	r4,-4(fp)
    2264:	01400034 	movhi	r5,0
    2268:	2958b104 	addi	r5,r5,25284
    226c:	00034fc0 	call	34fc <alt_find_dev>
    2270:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    2274:	e0bffe17 	ldw	r2,-8(fp)
}
    2278:	e037883a 	mov	sp,fp
    227c:	dfc00117 	ldw	ra,4(sp)
    2280:	df000017 	ldw	fp,0(sp)
    2284:	dec00204 	addi	sp,sp,8
    2288:	f800283a 	ret

0000228c <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
    228c:	defffd04 	addi	sp,sp,-12
    2290:	df000215 	stw	fp,8(sp)
    2294:	df000204 	addi	fp,sp,8
    2298:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
    229c:	e0bfff17 	ldw	r2,-4(fp)
    22a0:	1080400c 	andi	r2,r2,256
    22a4:	1004d23a 	srli	r2,r2,8
    22a8:	e0bffe05 	stb	r2,-8(fp)
	return ri;
    22ac:	e0bffe03 	ldbu	r2,-8(fp)
}
    22b0:	e037883a 	mov	sp,fp
    22b4:	df000017 	ldw	fp,0(sp)
    22b8:	dec00104 	addi	sp,sp,4
    22bc:	f800283a 	ret

000022c0 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
    22c0:	defffd04 	addi	sp,sp,-12
    22c4:	df000215 	stw	fp,8(sp)
    22c8:	df000204 	addi	fp,sp,8
    22cc:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
    22d0:	e0bfff17 	ldw	r2,-4(fp)
    22d4:	1080004c 	andi	r2,r2,1
    22d8:	e0bffe05 	stb	r2,-8(fp)
	return re;
    22dc:	e0bffe03 	ldbu	r2,-8(fp)
}
    22e0:	e037883a 	mov	sp,fp
    22e4:	df000017 	ldw	fp,0(sp)
    22e8:	dec00104 	addi	sp,sp,4
    22ec:	f800283a 	ret

000022f0 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
    22f0:	defffd04 	addi	sp,sp,-12
    22f4:	df000215 	stw	fp,8(sp)
    22f8:	df000204 	addi	fp,sp,8
    22fc:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
    2300:	e0bfff17 	ldw	r2,-4(fp)
    2304:	1081000c 	andi	r2,r2,1024
    2308:	1004d2ba 	srli	r2,r2,10
    230c:	e0bffe05 	stb	r2,-8(fp)
	return re;
    2310:	e0bffe03 	ldbu	r2,-8(fp)
}
    2314:	e037883a 	mov	sp,fp
    2318:	df000017 	ldw	fp,0(sp)
    231c:	dec00104 	addi	sp,sp,4
    2320:	f800283a 	ret

00002324 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
    2324:	defffd04 	addi	sp,sp,-12
    2328:	df000215 	stw	fp,8(sp)
    232c:	df000204 	addi	fp,sp,8
    2330:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
    2334:	e0bfff17 	ldw	r2,-4(fp)
    2338:	10bfffec 	andhi	r2,r2,65535
    233c:	1004d43a 	srli	r2,r2,16
    2340:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
    2344:	e0bffe0b 	ldhu	r2,-8(fp)
}
    2348:	e037883a 	mov	sp,fp
    234c:	df000017 	ldw	fp,0(sp)
    2350:	dec00104 	addi	sp,sp,4
    2354:	f800283a 	ret

00002358 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
    2358:	defffd04 	addi	sp,sp,-12
    235c:	df000215 	stw	fp,8(sp)
    2360:	df000204 	addi	fp,sp,8
    2364:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
    2368:	e0bfff17 	ldw	r2,-4(fp)
    236c:	10a0000c 	andi	r2,r2,32768
    2370:	1004d3fa 	srli	r2,r2,15
    2374:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
    2378:	e0bffe03 	ldbu	r2,-8(fp)
}
    237c:	e037883a 	mov	sp,fp
    2380:	df000017 	ldw	fp,0(sp)
    2384:	dec00104 	addi	sp,sp,4
    2388:	f800283a 	ret

0000238c <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
    238c:	defffd04 	addi	sp,sp,-12
    2390:	df000215 	stw	fp,8(sp)
    2394:	df000204 	addi	fp,sp,8
    2398:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
    239c:	e0bfff17 	ldw	r2,-4(fp)
    23a0:	e0bffe05 	stb	r2,-8(fp)
	return data;
    23a4:	e0bffe03 	ldbu	r2,-8(fp)
}
    23a8:	e037883a 	mov	sp,fp
    23ac:	df000017 	ldw	fp,0(sp)
    23b0:	dec00104 	addi	sp,sp,4
    23b4:	f800283a 	ret

000023b8 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
    23b8:	defffb04 	addi	sp,sp,-20
    23bc:	dfc00415 	stw	ra,16(sp)
    23c0:	df000315 	stw	fp,12(sp)
    23c4:	df000304 	addi	fp,sp,12
    23c8:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
    23cc:	e13fff17 	ldw	r4,-4(fp)
    23d0:	01403fc4 	movi	r5,255
    23d4:	00026180 	call	2618 <alt_up_ps2_write_data_byte_with_ack>
    23d8:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
    23dc:	e0bffd17 	ldw	r2,-12(fp)
    23e0:	1004c03a 	cmpne	r2,r2,zero
    23e4:	1000221e 	bne	r2,zero,2470 <alt_up_ps2_init+0xb8>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
    23e8:	e17ffe04 	addi	r5,fp,-8
    23ec:	e13fff17 	ldw	r4,-4(fp)
    23f0:	00026840 	call	2684 <alt_up_ps2_read_data_byte_timeout>
    23f4:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
    23f8:	e0bffd17 	ldw	r2,-12(fp)
    23fc:	1004c03a 	cmpne	r2,r2,zero
    2400:	10001b1e 	bne	r2,zero,2470 <alt_up_ps2_init+0xb8>
    2404:	e0bffe03 	ldbu	r2,-8(fp)
    2408:	10803fcc 	andi	r2,r2,255
    240c:	10802a98 	cmpnei	r2,r2,170
    2410:	1000171e 	bne	r2,zero,2470 <alt_up_ps2_init+0xb8>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
    2414:	e17ffe04 	addi	r5,fp,-8
    2418:	e13fff17 	ldw	r4,-4(fp)
    241c:	00026840 	call	2684 <alt_up_ps2_read_data_byte_timeout>
    2420:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
    2424:	e0bffd17 	ldw	r2,-12(fp)
    2428:	10bfe318 	cmpnei	r2,r2,-116
    242c:	1000041e 	bne	r2,zero,2440 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
    2430:	e0ffff17 	ldw	r3,-4(fp)
    2434:	00800044 	movi	r2,1
    2438:	18800d15 	stw	r2,52(r3)
    243c:	00000c06 	br	2470 <alt_up_ps2_init+0xb8>
			}
			else if (status == 0 && byte == 0x00)
    2440:	e0bffd17 	ldw	r2,-12(fp)
    2444:	1004c03a 	cmpne	r2,r2,zero
    2448:	1000091e 	bne	r2,zero,2470 <alt_up_ps2_init+0xb8>
    244c:	e0bffe03 	ldbu	r2,-8(fp)
    2450:	10803fcc 	andi	r2,r2,255
    2454:	1004c03a 	cmpne	r2,r2,zero
    2458:	1000051e 	bne	r2,zero,2470 <alt_up_ps2_init+0xb8>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
    245c:	e0bfff17 	ldw	r2,-4(fp)
    2460:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
    2464:	e13fff17 	ldw	r4,-4(fp)
    2468:	01403d04 	movi	r5,244
    246c:	00025300 	call	2530 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
    2470:	e037883a 	mov	sp,fp
    2474:	dfc00117 	ldw	ra,4(sp)
    2478:	df000017 	ldw	fp,0(sp)
    247c:	dec00204 	addi	sp,sp,8
    2480:	f800283a 	ret

00002484 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
    2484:	defffd04 	addi	sp,sp,-12
    2488:	df000215 	stw	fp,8(sp)
    248c:	df000204 	addi	fp,sp,8
    2490:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
    2494:	e0bfff17 	ldw	r2,-4(fp)
    2498:	10800a17 	ldw	r2,40(r2)
    249c:	10800104 	addi	r2,r2,4
    24a0:	10800037 	ldwio	r2,0(r2)
    24a4:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
    24a8:	e0bffe17 	ldw	r2,-8(fp)
    24ac:	10800054 	ori	r2,r2,1
    24b0:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
    24b4:	e0bfff17 	ldw	r2,-4(fp)
    24b8:	10800a17 	ldw	r2,40(r2)
    24bc:	10800104 	addi	r2,r2,4
    24c0:	e0fffe17 	ldw	r3,-8(fp)
    24c4:	10c00035 	stwio	r3,0(r2)
}
    24c8:	e037883a 	mov	sp,fp
    24cc:	df000017 	ldw	fp,0(sp)
    24d0:	dec00104 	addi	sp,sp,4
    24d4:	f800283a 	ret

000024d8 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
    24d8:	defffd04 	addi	sp,sp,-12
    24dc:	df000215 	stw	fp,8(sp)
    24e0:	df000204 	addi	fp,sp,8
    24e4:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
    24e8:	e0bfff17 	ldw	r2,-4(fp)
    24ec:	10800a17 	ldw	r2,40(r2)
    24f0:	10800104 	addi	r2,r2,4
    24f4:	10800037 	ldwio	r2,0(r2)
    24f8:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
    24fc:	e0fffe17 	ldw	r3,-8(fp)
    2500:	00bfff84 	movi	r2,-2
    2504:	1884703a 	and	r2,r3,r2
    2508:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
    250c:	e0bfff17 	ldw	r2,-4(fp)
    2510:	10800a17 	ldw	r2,40(r2)
    2514:	10800104 	addi	r2,r2,4
    2518:	e0fffe17 	ldw	r3,-8(fp)
    251c:	10c00035 	stwio	r3,0(r2)
}
    2520:	e037883a 	mov	sp,fp
    2524:	df000017 	ldw	fp,0(sp)
    2528:	dec00104 	addi	sp,sp,4
    252c:	f800283a 	ret

00002530 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
    2530:	defffa04 	addi	sp,sp,-24
    2534:	dfc00515 	stw	ra,20(sp)
    2538:	df000415 	stw	fp,16(sp)
    253c:	df000404 	addi	fp,sp,16
    2540:	e13ffd15 	stw	r4,-12(fp)
    2544:	e17ffe05 	stb	r5,-8(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
    2548:	e0bffd17 	ldw	r2,-12(fp)
    254c:	10800a17 	ldw	r2,40(r2)
    2550:	e0fffe03 	ldbu	r3,-8(fp)
    2554:	10c00025 	stbio	r3,0(r2)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
    2558:	e0bffd17 	ldw	r2,-12(fp)
    255c:	10800a17 	ldw	r2,40(r2)
    2560:	10800104 	addi	r2,r2,4
    2564:	10800037 	ldwio	r2,0(r2)
    2568:	e0bffc15 	stw	r2,-16(fp)
	if (read_CE_bit(ctrl_reg))
    256c:	e13ffc17 	ldw	r4,-16(fp)
    2570:	00022f00 	call	22f0 <read_CE_bit>
    2574:	10803fcc 	andi	r2,r2,255
    2578:	1005003a 	cmpeq	r2,r2,zero
    257c:	1000031e 	bne	r2,zero,258c <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
    2580:	00bffec4 	movi	r2,-5
    2584:	e0bfff15 	stw	r2,-4(fp)
    2588:	00000106 	br	2590 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
    258c:	e03fff15 	stw	zero,-4(fp)
    2590:	e0bfff17 	ldw	r2,-4(fp)
}
    2594:	e037883a 	mov	sp,fp
    2598:	dfc00117 	ldw	ra,4(sp)
    259c:	df000017 	ldw	fp,0(sp)
    25a0:	dec00204 	addi	sp,sp,8
    25a4:	f800283a 	ret

000025a8 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
    25a8:	defffb04 	addi	sp,sp,-20
    25ac:	dfc00415 	stw	ra,16(sp)
    25b0:	df000315 	stw	fp,12(sp)
    25b4:	df000304 	addi	fp,sp,12
    25b8:	e13ffe15 	stw	r4,-8(fp)
	unsigned char data = 0;
    25bc:	e03ffd45 	stb	zero,-11(fp)
	unsigned char status = 0;
    25c0:	e03ffd05 	stb	zero,-12(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
    25c4:	e17ffd44 	addi	r5,fp,-11
    25c8:	e13ffe17 	ldw	r4,-8(fp)
    25cc:	00026840 	call	2684 <alt_up_ps2_read_data_byte_timeout>
    25d0:	e0bffd05 	stb	r2,-12(fp)
		if ( status == 0)
    25d4:	e0bffd03 	ldbu	r2,-12(fp)
    25d8:	1004c03a 	cmpne	r2,r2,zero
    25dc:	1000061e 	bne	r2,zero,25f8 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
    25e0:	e0bffd43 	ldbu	r2,-11(fp)
    25e4:	10803fcc 	andi	r2,r2,255
    25e8:	10803e98 	cmpnei	r2,r2,250
    25ec:	103ff51e 	bne	r2,zero,25c4 <alt_up_ps2_wait_for_ack+0x1c>
				return 0;
    25f0:	e03fff15 	stw	zero,-4(fp)
    25f4:	00000206 	br	2600 <alt_up_ps2_wait_for_ack+0x58>
		}
		else 
		{
			return status;
    25f8:	e0bffd03 	ldbu	r2,-12(fp)
    25fc:	e0bfff15 	stw	r2,-4(fp)
    2600:	e0bfff17 	ldw	r2,-4(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
    2604:	e037883a 	mov	sp,fp
    2608:	dfc00117 	ldw	ra,4(sp)
    260c:	df000017 	ldw	fp,0(sp)
    2610:	dec00204 	addi	sp,sp,8
    2614:	f800283a 	ret

00002618 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
    2618:	defff904 	addi	sp,sp,-28
    261c:	dfc00615 	stw	ra,24(sp)
    2620:	df000515 	stw	fp,20(sp)
    2624:	df000504 	addi	fp,sp,20
    2628:	e13ffd15 	stw	r4,-12(fp)
    262c:	e17ffe05 	stb	r5,-8(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
    2630:	e17ffe03 	ldbu	r5,-8(fp)
    2634:	e13ffd17 	ldw	r4,-12(fp)
    2638:	00025300 	call	2530 <alt_up_ps2_write_data_byte>
    263c:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
    2640:	e0bffc17 	ldw	r2,-16(fp)
    2644:	1005003a 	cmpeq	r2,r2,zero
    2648:	1000031e 	bne	r2,zero,2658 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
    264c:	e0bffc17 	ldw	r2,-16(fp)
    2650:	e0bfff15 	stw	r2,-4(fp)
    2654:	00000506 	br	266c <alt_up_ps2_write_data_byte_with_ack+0x54>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
    2658:	e13ffd17 	ldw	r4,-12(fp)
    265c:	00025a80 	call	25a8 <alt_up_ps2_wait_for_ack>
    2660:	e0bffb15 	stw	r2,-20(fp)
	return ack_status;
    2664:	e0bffb17 	ldw	r2,-20(fp)
    2668:	e0bfff15 	stw	r2,-4(fp)
    266c:	e0bfff17 	ldw	r2,-4(fp)
}
    2670:	e037883a 	mov	sp,fp
    2674:	dfc00117 	ldw	ra,4(sp)
    2678:	df000017 	ldw	fp,0(sp)
    267c:	dec00204 	addi	sp,sp,8
    2680:	f800283a 	ret

00002684 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
    2684:	defff904 	addi	sp,sp,-28
    2688:	dfc00615 	stw	ra,24(sp)
    268c:	df000515 	stw	fp,20(sp)
    2690:	df000504 	addi	fp,sp,20
    2694:	e13ffd15 	stw	r4,-12(fp)
    2698:	e17ffe15 	stw	r5,-8(fp)
	unsigned int data_reg = 0; 
    269c:	e03ffc15 	stw	zero,-16(fp)
	unsigned int count = 0;
    26a0:	e03ffb15 	stw	zero,-20(fp)
    26a4:	00000006 	br	26a8 <alt_up_ps2_read_data_byte_timeout+0x24>
	do {
		count++;
    26a8:	e0bffb17 	ldw	r2,-20(fp)
    26ac:	10800044 	addi	r2,r2,1
    26b0:	e0bffb15 	stw	r2,-20(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
    26b4:	e0bffd17 	ldw	r2,-12(fp)
    26b8:	10800a17 	ldw	r2,40(r2)
    26bc:	10800037 	ldwio	r2,0(r2)
    26c0:	e0bffc15 	stw	r2,-16(fp)
		if (read_data_valid(data_reg))
    26c4:	e13ffc17 	ldw	r4,-16(fp)
    26c8:	00023580 	call	2358 <read_data_valid>
    26cc:	10803fcc 	andi	r2,r2,255
    26d0:	1005003a 	cmpeq	r2,r2,zero
    26d4:	1000071e 	bne	r2,zero,26f4 <alt_up_ps2_read_data_byte_timeout+0x70>
		{
			*byte = read_data_byte(data_reg);
    26d8:	e13ffc17 	ldw	r4,-16(fp)
    26dc:	000238c0 	call	238c <read_data_byte>
    26e0:	1007883a 	mov	r3,r2
    26e4:	e0bffe17 	ldw	r2,-8(fp)
    26e8:	10c00005 	stb	r3,0(r2)
			return 0;
    26ec:	e03fff15 	stw	zero,-4(fp)
    26f0:	00000a06 	br	271c <alt_up_ps2_read_data_byte_timeout+0x98>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
    26f4:	e0bffd17 	ldw	r2,-12(fp)
    26f8:	10800c17 	ldw	r2,48(r2)
    26fc:	1005003a 	cmpeq	r2,r2,zero
    2700:	103fe91e 	bne	r2,zero,26a8 <alt_up_ps2_read_data_byte_timeout+0x24>
    2704:	e0bffd17 	ldw	r2,-12(fp)
    2708:	10c00c17 	ldw	r3,48(r2)
    270c:	e0bffb17 	ldw	r2,-20(fp)
    2710:	18bfe52e 	bgeu	r3,r2,26a8 <alt_up_ps2_read_data_byte_timeout+0x24>
		{
			return -ETIMEDOUT;
    2714:	00bfe304 	movi	r2,-116
    2718:	e0bfff15 	stw	r2,-4(fp)
		}
	} while (1);
    271c:	e0bfff17 	ldw	r2,-4(fp)
}
    2720:	e037883a 	mov	sp,fp
    2724:	dfc00117 	ldw	ra,4(sp)
    2728:	df000017 	ldw	fp,0(sp)
    272c:	dec00204 	addi	sp,sp,8
    2730:	f800283a 	ret

00002734 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
    2734:	defffa04 	addi	sp,sp,-24
    2738:	dfc00515 	stw	ra,20(sp)
    273c:	df000415 	stw	fp,16(sp)
    2740:	df000404 	addi	fp,sp,16
    2744:	e13ffd15 	stw	r4,-12(fp)
    2748:	e17ffe15 	stw	r5,-8(fp)
	unsigned int data_reg = 0; 
    274c:	e03ffc15 	stw	zero,-16(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
    2750:	e0bffd17 	ldw	r2,-12(fp)
    2754:	10800a17 	ldw	r2,40(r2)
    2758:	10800037 	ldwio	r2,0(r2)
    275c:	e0bffc15 	stw	r2,-16(fp)
	if (read_data_valid(data_reg))
    2760:	e13ffc17 	ldw	r4,-16(fp)
    2764:	00023580 	call	2358 <read_data_valid>
    2768:	10803fcc 	andi	r2,r2,255
    276c:	1005003a 	cmpeq	r2,r2,zero
    2770:	1000071e 	bne	r2,zero,2790 <alt_up_ps2_read_data_byte+0x5c>
	{
		*byte = read_data_byte(data_reg);
    2774:	e13ffc17 	ldw	r4,-16(fp)
    2778:	000238c0 	call	238c <read_data_byte>
    277c:	1007883a 	mov	r3,r2
    2780:	e0bffe17 	ldw	r2,-8(fp)
    2784:	10c00005 	stb	r3,0(r2)
		return 0;
    2788:	e03fff15 	stw	zero,-4(fp)
    278c:	00000206 	br	2798 <alt_up_ps2_read_data_byte+0x64>
	}
	return -1;
    2790:	00bfffc4 	movi	r2,-1
    2794:	e0bfff15 	stw	r2,-4(fp)
    2798:	e0bfff17 	ldw	r2,-4(fp)
}
    279c:	e037883a 	mov	sp,fp
    27a0:	dfc00117 	ldw	ra,4(sp)
    27a4:	df000017 	ldw	fp,0(sp)
    27a8:	dec00204 	addi	sp,sp,8
    27ac:	f800283a 	ret

000027b0 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
    27b0:	defffb04 	addi	sp,sp,-20
    27b4:	dfc00415 	stw	ra,16(sp)
    27b8:	df000315 	stw	fp,12(sp)
    27bc:	df000304 	addi	fp,sp,12
    27c0:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
    27c4:	e03ffe0d 	sth	zero,-8(fp)
	unsigned int data_reg = 0;
    27c8:	e03ffd15 	stw	zero,-12(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
    27cc:	e0bfff17 	ldw	r2,-4(fp)
    27d0:	10800a17 	ldw	r2,40(r2)
    27d4:	10800037 	ldwio	r2,0(r2)
    27d8:	e0bffd15 	stw	r2,-12(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
    27dc:	e13ffd17 	ldw	r4,-12(fp)
    27e0:	00023240 	call	2324 <read_num_bytes_available>
    27e4:	e0bffe0d 	sth	r2,-8(fp)
	} while (num > 0);
    27e8:	e0bffe0b 	ldhu	r2,-8(fp)
    27ec:	1004c03a 	cmpne	r2,r2,zero
    27f0:	103ff61e 	bne	r2,zero,27cc <alt_up_ps2_clear_fifo+0x1c>
}
    27f4:	e037883a 	mov	sp,fp
    27f8:	dfc00117 	ldw	ra,4(sp)
    27fc:	df000017 	ldw	fp,0(sp)
    2800:	dec00204 	addi	sp,sp,8
    2804:	f800283a 	ret

00002808 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
    2808:	defff704 	addi	sp,sp,-36
    280c:	dfc00815 	stw	ra,32(sp)
    2810:	df000715 	stw	fp,28(sp)
    2814:	df000704 	addi	fp,sp,28
    2818:	e13ffc15 	stw	r4,-16(fp)
    281c:	e17ffd15 	stw	r5,-12(fp)
    2820:	e1bffe15 	stw	r6,-8(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
    2824:	e0bffc17 	ldw	r2,-16(fp)
    2828:	10800017 	ldw	r2,0(r2)
    282c:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
    2830:	e03ffa15 	stw	zero,-24(fp)
	int count = 0;
    2834:	e03ff915 	stw	zero,-28(fp)
	while (count < len);
    2838:	e0fff917 	ldw	r3,-28(fp)
    283c:	e0bffe17 	ldw	r2,-8(fp)
    2840:	18bffd16 	blt	r3,r2,2838 <alt_up_ps2_read_fd+0x30>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, ptr++);
    2844:	e17ffd17 	ldw	r5,-12(fp)
    2848:	e0bffd17 	ldw	r2,-12(fp)
    284c:	10800044 	addi	r2,r2,1
    2850:	e0bffd15 	stw	r2,-12(fp)
    2854:	e13ffb17 	ldw	r4,-20(fp)
    2858:	00026840 	call	2684 <alt_up_ps2_read_data_byte_timeout>
    285c:	e0bffa15 	stw	r2,-24(fp)
		if (status!=0)
    2860:	e0bffa17 	ldw	r2,-24(fp)
    2864:	1005003a 	cmpeq	r2,r2,zero
    2868:	1000031e 	bne	r2,zero,2878 <alt_up_ps2_read_fd+0x70>
			return count;
    286c:	e0bff917 	ldw	r2,-28(fp)
    2870:	e0bfff15 	stw	r2,-4(fp)
    2874:	00000506 	br	288c <alt_up_ps2_read_fd+0x84>
		count++;
    2878:	e0bff917 	ldw	r2,-28(fp)
    287c:	10800044 	addi	r2,r2,1
    2880:	e0bff915 	stw	r2,-28(fp)
	} 
	return count;
    2884:	e0bff917 	ldw	r2,-28(fp)
    2888:	e0bfff15 	stw	r2,-4(fp)
    288c:	e0bfff17 	ldw	r2,-4(fp)
}
    2890:	e037883a 	mov	sp,fp
    2894:	dfc00117 	ldw	ra,4(sp)
    2898:	df000017 	ldw	fp,0(sp)
    289c:	dec00204 	addi	sp,sp,8
    28a0:	f800283a 	ret

000028a4 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
    28a4:	defff704 	addi	sp,sp,-36
    28a8:	dfc00815 	stw	ra,32(sp)
    28ac:	df000715 	stw	fp,28(sp)
    28b0:	df000704 	addi	fp,sp,28
    28b4:	e13ffc15 	stw	r4,-16(fp)
    28b8:	e17ffd15 	stw	r5,-12(fp)
    28bc:	e1bffe15 	stw	r6,-8(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
    28c0:	e0bffc17 	ldw	r2,-16(fp)
    28c4:	10800017 	ldw	r2,0(r2)
    28c8:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
    28cc:	e03ffa15 	stw	zero,-24(fp)
	int count = 0;
    28d0:	e03ff915 	stw	zero,-28(fp)
	while (count < len)
    28d4:	00001206 	br	2920 <alt_up_ps2_write_fd+0x7c>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
    28d8:	e0bffd17 	ldw	r2,-12(fp)
    28dc:	10800003 	ldbu	r2,0(r2)
    28e0:	11403fcc 	andi	r5,r2,255
    28e4:	e0bffd17 	ldw	r2,-12(fp)
    28e8:	10800044 	addi	r2,r2,1
    28ec:	e0bffd15 	stw	r2,-12(fp)
    28f0:	e13ffb17 	ldw	r4,-20(fp)
    28f4:	00025300 	call	2530 <alt_up_ps2_write_data_byte>
    28f8:	e0bffa15 	stw	r2,-24(fp)
		if (status!=0)
    28fc:	e0bffa17 	ldw	r2,-24(fp)
    2900:	1005003a 	cmpeq	r2,r2,zero
    2904:	1000031e 	bne	r2,zero,2914 <alt_up_ps2_write_fd+0x70>
			return count;
    2908:	e0bff917 	ldw	r2,-28(fp)
    290c:	e0bfff15 	stw	r2,-4(fp)
    2910:	00000806 	br	2934 <alt_up_ps2_write_fd+0x90>
		count++;
    2914:	e0bff917 	ldw	r2,-28(fp)
    2918:	10800044 	addi	r2,r2,1
    291c:	e0bff915 	stw	r2,-28(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
    2920:	e0fff917 	ldw	r3,-28(fp)
    2924:	e0bffe17 	ldw	r2,-8(fp)
    2928:	18bfeb16 	blt	r3,r2,28d8 <alt_up_ps2_write_fd+0x34>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
    292c:	e0bff917 	ldw	r2,-28(fp)
    2930:	e0bfff15 	stw	r2,-4(fp)
    2934:	e0bfff17 	ldw	r2,-4(fp)
}
    2938:	e037883a 	mov	sp,fp
    293c:	dfc00117 	ldw	ra,4(sp)
    2940:	df000017 	ldw	fp,0(sp)
    2944:	dec00204 	addi	sp,sp,8
    2948:	f800283a 	ret

0000294c <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
    294c:	defffc04 	addi	sp,sp,-16
    2950:	dfc00315 	stw	ra,12(sp)
    2954:	df000215 	stw	fp,8(sp)
    2958:	df000204 	addi	fp,sp,8
    295c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
    2960:	e13fff17 	ldw	r4,-4(fp)
    2964:	01400034 	movhi	r5,0
    2968:	2958b104 	addi	r5,r5,25284
    296c:	00034fc0 	call	34fc <alt_find_dev>
    2970:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    2974:	e0bffe17 	ldw	r2,-8(fp)
}
    2978:	e037883a 	mov	sp,fp
    297c:	dfc00117 	ldw	ra,4(sp)
    2980:	df000017 	ldw	fp,0(sp)
    2984:	dec00204 	addi	sp,sp,8
    2988:	f800283a 	ret

0000298c <alt_up_rs232_enable_read_interrupt>:
#include "altera_up_avalon_rs232.h"
#include "altera_up_avalon_rs232_regs.h"


void alt_up_rs232_enable_read_interrupt(alt_up_rs232_dev *rs232)
{
    298c:	defffd04 	addi	sp,sp,-12
    2990:	df000215 	stw	fp,8(sp)
    2994:	df000204 	addi	fp,sp,8
    2998:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
    299c:	e0bfff17 	ldw	r2,-4(fp)
    29a0:	10800a17 	ldw	r2,40(r2)
    29a4:	10800104 	addi	r2,r2,4
    29a8:	10800037 	ldwio	r2,0(r2)
    29ac:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_RS232_CONTROL_RE_MSK;
    29b0:	e0bffe17 	ldw	r2,-8(fp)
    29b4:	10800054 	ori	r2,r2,1
    29b8:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_RS232_CONTROL(rs232->base, ctrl_reg);
    29bc:	e0bfff17 	ldw	r2,-4(fp)
    29c0:	10800a17 	ldw	r2,40(r2)
    29c4:	10800104 	addi	r2,r2,4
    29c8:	e0fffe17 	ldw	r3,-8(fp)
    29cc:	10c00035 	stwio	r3,0(r2)
}
    29d0:	e037883a 	mov	sp,fp
    29d4:	df000017 	ldw	fp,0(sp)
    29d8:	dec00104 	addi	sp,sp,4
    29dc:	f800283a 	ret

000029e0 <alt_up_rs232_disable_read_interrupt>:

void alt_up_rs232_disable_read_interrupt(alt_up_rs232_dev *rs232)
{
    29e0:	defffd04 	addi	sp,sp,-12
    29e4:	df000215 	stw	fp,8(sp)
    29e8:	df000204 	addi	fp,sp,8
    29ec:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
    29f0:	e0bfff17 	ldw	r2,-4(fp)
    29f4:	10800a17 	ldw	r2,40(r2)
    29f8:	10800104 	addi	r2,r2,4
    29fc:	10800037 	ldwio	r2,0(r2)
    2a00:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_RS232_CONTROL_RE_MSK;
    2a04:	e0fffe17 	ldw	r3,-8(fp)
    2a08:	00bfff84 	movi	r2,-2
    2a0c:	1884703a 	and	r2,r3,r2
    2a10:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_RS232_CONTROL(rs232->base, ctrl_reg);
    2a14:	e0bfff17 	ldw	r2,-4(fp)
    2a18:	10800a17 	ldw	r2,40(r2)
    2a1c:	10800104 	addi	r2,r2,4
    2a20:	e0fffe17 	ldw	r3,-8(fp)
    2a24:	10c00035 	stwio	r3,0(r2)
}
    2a28:	e037883a 	mov	sp,fp
    2a2c:	df000017 	ldw	fp,0(sp)
    2a30:	dec00104 	addi	sp,sp,4
    2a34:	f800283a 	ret

00002a38 <alt_up_rs232_get_used_space_in_read_FIFO>:

unsigned alt_up_rs232_get_used_space_in_read_FIFO(alt_up_rs232_dev *rs232)
{
    2a38:	defffd04 	addi	sp,sp,-12
    2a3c:	df000215 	stw	fp,8(sp)
    2a40:	df000204 	addi	fp,sp,8
    2a44:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = 0;
    2a48:	e03ffe0d 	sth	zero,-8(fp)
	// we can only read the 16 bits for RAVAIL --- a read of DATA will discard the data
//	ravail = IORD_16DIRECT(IOADDR_ALT_UP_RS232_DATA(rs232->base), 2); 
	ravail = IORD_ALT_UP_RS232_RAVAIL(rs232->base); 
    2a4c:	e0bfff17 	ldw	r2,-4(fp)
    2a50:	10800a17 	ldw	r2,40(r2)
    2a54:	10800084 	addi	r2,r2,2
    2a58:	1080002b 	ldhuio	r2,0(r2)
    2a5c:	e0bffe0d 	sth	r2,-8(fp)
//	return ravail;
	return (ravail & ALT_UP_RS232_RAVAIL_MSK) >> ALT_UP_RS232_RAVAIL_OFST;
    2a60:	e0bffe0b 	ldhu	r2,-8(fp)
}
    2a64:	e037883a 	mov	sp,fp
    2a68:	df000017 	ldw	fp,0(sp)
    2a6c:	dec00104 	addi	sp,sp,4
    2a70:	f800283a 	ret

00002a74 <alt_up_rs232_get_available_space_in_write_FIFO>:

unsigned alt_up_rs232_get_available_space_in_write_FIFO(alt_up_rs232_dev *rs232)
{
    2a74:	defffd04 	addi	sp,sp,-12
    2a78:	df000215 	stw	fp,8(sp)
    2a7c:	df000204 	addi	fp,sp,8
    2a80:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
    2a84:	e0bfff17 	ldw	r2,-4(fp)
    2a88:	10800a17 	ldw	r2,40(r2)
    2a8c:	10800104 	addi	r2,r2,4
    2a90:	10800037 	ldwio	r2,0(r2)
    2a94:	e0bffe15 	stw	r2,-8(fp)
	return (ctrl_reg & ALT_UP_RS232_CONTROL_WSPACE_MSK) >> ALT_UP_RS232_CONTROL_WSPACE_OFST;
    2a98:	e0bffe17 	ldw	r2,-8(fp)
    2a9c:	10bfffec 	andhi	r2,r2,65535
    2aa0:	1004d43a 	srli	r2,r2,16
}
    2aa4:	e037883a 	mov	sp,fp
    2aa8:	df000017 	ldw	fp,0(sp)
    2aac:	dec00104 	addi	sp,sp,4
    2ab0:	f800283a 	ret

00002ab4 <alt_up_rs232_check_parity>:

int alt_up_rs232_check_parity(alt_u32 data_reg)
{
    2ab4:	defffc04 	addi	sp,sp,-16
    2ab8:	df000315 	stw	fp,12(sp)
    2abc:	df000304 	addi	fp,sp,12
    2ac0:	e13ffe15 	stw	r4,-8(fp)
	unsigned parity_error = (data_reg & ALT_UP_RS232_DATA_PE_MSK) >> ALT_UP_RS232_DATA_PE_OFST;
    2ac4:	e0bffe17 	ldw	r2,-8(fp)
    2ac8:	1080800c 	andi	r2,r2,512
    2acc:	1004d27a 	srli	r2,r2,9
    2ad0:	e0bffd15 	stw	r2,-12(fp)
	return (parity_error ? -1 : 0);
    2ad4:	e0bffd17 	ldw	r2,-12(fp)
    2ad8:	1005003a 	cmpeq	r2,r2,zero
    2adc:	1000031e 	bne	r2,zero,2aec <alt_up_rs232_check_parity+0x38>
    2ae0:	00bfffc4 	movi	r2,-1
    2ae4:	e0bfff15 	stw	r2,-4(fp)
    2ae8:	00000106 	br	2af0 <alt_up_rs232_check_parity+0x3c>
    2aec:	e03fff15 	stw	zero,-4(fp)
    2af0:	e0bfff17 	ldw	r2,-4(fp)
}
    2af4:	e037883a 	mov	sp,fp
    2af8:	df000017 	ldw	fp,0(sp)
    2afc:	dec00104 	addi	sp,sp,4
    2b00:	f800283a 	ret

00002b04 <alt_up_rs232_write_data>:

int alt_up_rs232_write_data(alt_up_rs232_dev *rs232, alt_u8 data)
{
    2b04:	defffc04 	addi	sp,sp,-16
    2b08:	df000315 	stw	fp,12(sp)
    2b0c:	df000304 	addi	fp,sp,12
    2b10:	e13ffe15 	stw	r4,-8(fp)
    2b14:	e17fff05 	stb	r5,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_RS232_DATA(rs232->base);
    2b18:	e0bffe17 	ldw	r2,-8(fp)
    2b1c:	10800a17 	ldw	r2,40(r2)
    2b20:	10800037 	ldwio	r2,0(r2)
    2b24:	e0bffd15 	stw	r2,-12(fp)

	// we can write directly without thinking about other bit fields for this
	// case ONLY, because only DATA field of the data register is writable
	IOWR_ALT_UP_RS232_DATA(rs232->base, (data>>ALT_UP_RS232_DATA_DATA_OFST) & ALT_UP_RS232_DATA_DATA_MSK);
    2b28:	e0bffe17 	ldw	r2,-8(fp)
    2b2c:	10800a17 	ldw	r2,40(r2)
    2b30:	e0ffff03 	ldbu	r3,-4(fp)
    2b34:	10c00035 	stwio	r3,0(r2)
	return 0;
    2b38:	0005883a 	mov	r2,zero
}
    2b3c:	e037883a 	mov	sp,fp
    2b40:	df000017 	ldw	fp,0(sp)
    2b44:	dec00104 	addi	sp,sp,4
    2b48:	f800283a 	ret

00002b4c <alt_up_rs232_read_data>:

int alt_up_rs232_read_data(alt_up_rs232_dev *rs232, alt_u8 *data, alt_u8 *parity_error)
{
    2b4c:	defffa04 	addi	sp,sp,-24
    2b50:	dfc00515 	stw	ra,20(sp)
    2b54:	df000415 	stw	fp,16(sp)
    2b58:	df000404 	addi	fp,sp,16
    2b5c:	e13ffd15 	stw	r4,-12(fp)
    2b60:	e17ffe15 	stw	r5,-8(fp)
    2b64:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_RS232_DATA(rs232->base);
    2b68:	e0bffd17 	ldw	r2,-12(fp)
    2b6c:	10800a17 	ldw	r2,40(r2)
    2b70:	10800037 	ldwio	r2,0(r2)
    2b74:	e0bffc15 	stw	r2,-16(fp)
	*data = (data_reg & ALT_UP_RS232_DATA_DATA_MSK) >> ALT_UP_RS232_DATA_DATA_OFST;
    2b78:	e0bffc17 	ldw	r2,-16(fp)
    2b7c:	1007883a 	mov	r3,r2
    2b80:	e0bffe17 	ldw	r2,-8(fp)
    2b84:	10c00005 	stb	r3,0(r2)
	*parity_error = alt_up_rs232_check_parity(data_reg);
    2b88:	e13ffc17 	ldw	r4,-16(fp)
    2b8c:	0002ab40 	call	2ab4 <alt_up_rs232_check_parity>
    2b90:	1007883a 	mov	r3,r2
    2b94:	e0bfff17 	ldw	r2,-4(fp)
    2b98:	10c00005 	stb	r3,0(r2)
	return (((data_reg & ALT_UP_RS232_DATA_RVALID_MSK) >> ALT_UP_RS232_DATA_RVALID_OFST) - 1);
    2b9c:	e0bffc17 	ldw	r2,-16(fp)
    2ba0:	10a0000c 	andi	r2,r2,32768
    2ba4:	1004d3fa 	srli	r2,r2,15
    2ba8:	10bfffc4 	addi	r2,r2,-1
}
    2bac:	e037883a 	mov	sp,fp
    2bb0:	dfc00117 	ldw	ra,4(sp)
    2bb4:	df000017 	ldw	fp,0(sp)
    2bb8:	dec00204 	addi	sp,sp,8
    2bbc:	f800283a 	ret

00002bc0 <alt_up_rs232_read_fd>:

int alt_up_rs232_read_fd (alt_fd* fd, char* ptr, int len)
{
    2bc0:	defff804 	addi	sp,sp,-32
    2bc4:	dfc00715 	stw	ra,28(sp)
    2bc8:	df000615 	stw	fp,24(sp)
    2bcc:	df000604 	addi	fp,sp,24
    2bd0:	e13ffd15 	stw	r4,-12(fp)
    2bd4:	e17ffe15 	stw	r5,-8(fp)
    2bd8:	e1bfff15 	stw	r6,-4(fp)
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
    2bdc:	e0bffd17 	ldw	r2,-12(fp)
    2be0:	10800017 	ldw	r2,0(r2)
    2be4:	e0bffb15 	stw	r2,-20(fp)
	int count = 0;
    2be8:	e03ffa15 	stw	zero,-24(fp)
	alt_u8 parity_error;
	while(len--)
    2bec:	00000c06 	br	2c20 <alt_up_rs232_read_fd+0x60>
	{
		if (alt_up_rs232_read_data(rs232, ptr++, &parity_error)==0)
    2bf0:	e17ffe17 	ldw	r5,-8(fp)
    2bf4:	e0bffe17 	ldw	r2,-8(fp)
    2bf8:	10800044 	addi	r2,r2,1
    2bfc:	e0bffe15 	stw	r2,-8(fp)
    2c00:	e1bffc04 	addi	r6,fp,-16
    2c04:	e13ffb17 	ldw	r4,-20(fp)
    2c08:	0002b4c0 	call	2b4c <alt_up_rs232_read_data>
    2c0c:	1004c03a 	cmpne	r2,r2,zero
    2c10:	1000091e 	bne	r2,zero,2c38 <alt_up_rs232_read_fd+0x78>
			count++;
    2c14:	e0bffa17 	ldw	r2,-24(fp)
    2c18:	10800044 	addi	r2,r2,1
    2c1c:	e0bffa15 	stw	r2,-24(fp)
int alt_up_rs232_read_fd (alt_fd* fd, char* ptr, int len)
{
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
	int count = 0;
	alt_u8 parity_error;
	while(len--)
    2c20:	e0bfff17 	ldw	r2,-4(fp)
    2c24:	10bfffc4 	addi	r2,r2,-1
    2c28:	e0bfff15 	stw	r2,-4(fp)
    2c2c:	e0bfff17 	ldw	r2,-4(fp)
    2c30:	10bfffd8 	cmpnei	r2,r2,-1
    2c34:	103fee1e 	bne	r2,zero,2bf0 <alt_up_rs232_read_fd+0x30>
		if (alt_up_rs232_read_data(rs232, ptr++, &parity_error)==0)
			count++;
		else
			break;
	}
	return count;
    2c38:	e0bffa17 	ldw	r2,-24(fp)
}
    2c3c:	e037883a 	mov	sp,fp
    2c40:	dfc00117 	ldw	ra,4(sp)
    2c44:	df000017 	ldw	fp,0(sp)
    2c48:	dec00204 	addi	sp,sp,8
    2c4c:	f800283a 	ret

00002c50 <alt_up_rs232_write_fd>:

int alt_up_rs232_write_fd (alt_fd* fd, const char* ptr, int len)
{
    2c50:	defff904 	addi	sp,sp,-28
    2c54:	dfc00615 	stw	ra,24(sp)
    2c58:	df000515 	stw	fp,20(sp)
    2c5c:	df000504 	addi	fp,sp,20
    2c60:	e13ffd15 	stw	r4,-12(fp)
    2c64:	e17ffe15 	stw	r5,-8(fp)
    2c68:	e1bfff15 	stw	r6,-4(fp)
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
    2c6c:	e0bffd17 	ldw	r2,-12(fp)
    2c70:	10800017 	ldw	r2,0(r2)
    2c74:	e0bffc15 	stw	r2,-16(fp)
	int count = 0;
    2c78:	e03ffb15 	stw	zero,-20(fp)
	while(len--)
    2c7c:	00000d06 	br	2cb4 <alt_up_rs232_write_fd+0x64>
	{
		if (alt_up_rs232_write_data(rs232, *ptr)==0)
    2c80:	e0bffe17 	ldw	r2,-8(fp)
    2c84:	10800003 	ldbu	r2,0(r2)
    2c88:	11403fcc 	andi	r5,r2,255
    2c8c:	e13ffc17 	ldw	r4,-16(fp)
    2c90:	0002b040 	call	2b04 <alt_up_rs232_write_data>
    2c94:	1004c03a 	cmpne	r2,r2,zero
    2c98:	10000c1e 	bne	r2,zero,2ccc <alt_up_rs232_write_fd+0x7c>
		{
			count++;
    2c9c:	e0bffb17 	ldw	r2,-20(fp)
    2ca0:	10800044 	addi	r2,r2,1
    2ca4:	e0bffb15 	stw	r2,-20(fp)
			ptr++;
    2ca8:	e0bffe17 	ldw	r2,-8(fp)
    2cac:	10800044 	addi	r2,r2,1
    2cb0:	e0bffe15 	stw	r2,-8(fp)

int alt_up_rs232_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
	int count = 0;
	while(len--)
    2cb4:	e0bfff17 	ldw	r2,-4(fp)
    2cb8:	10bfffc4 	addi	r2,r2,-1
    2cbc:	e0bfff15 	stw	r2,-4(fp)
    2cc0:	e0bfff17 	ldw	r2,-4(fp)
    2cc4:	10bfffd8 	cmpnei	r2,r2,-1
    2cc8:	103fed1e 	bne	r2,zero,2c80 <alt_up_rs232_write_fd+0x30>
			ptr++;
		}
		else
			break;
	}
	return count;
    2ccc:	e0bffb17 	ldw	r2,-20(fp)
}
    2cd0:	e037883a 	mov	sp,fp
    2cd4:	dfc00117 	ldw	ra,4(sp)
    2cd8:	df000017 	ldw	fp,0(sp)
    2cdc:	dec00204 	addi	sp,sp,8
    2ce0:	f800283a 	ret

00002ce4 <alt_up_rs232_open_dev>:

alt_up_rs232_dev* alt_up_rs232_open_dev(const char* name)
{
    2ce4:	defffc04 	addi	sp,sp,-16
    2ce8:	dfc00315 	stw	ra,12(sp)
    2cec:	df000215 	stw	fp,8(sp)
    2cf0:	df000204 	addi	fp,sp,8
    2cf4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_rs232_dev *dev = (alt_up_rs232_dev*)alt_find_dev(name, &alt_dev_list);
    2cf8:	e13fff17 	ldw	r4,-4(fp)
    2cfc:	01400034 	movhi	r5,0
    2d00:	2958b104 	addi	r5,r5,25284
    2d04:	00034fc0 	call	34fc <alt_find_dev>
    2d08:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    2d0c:	e0bffe17 	ldw	r2,-8(fp)
}
    2d10:	e037883a 	mov	sp,fp
    2d14:	dfc00117 	ldw	ra,4(sp)
    2d18:	df000017 	ldw	fp,0(sp)
    2d1c:	dec00204 	addi	sp,sp,8
    2d20:	f800283a 	ret

00002d24 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
    2d24:	defffc04 	addi	sp,sp,-16
    2d28:	dfc00315 	stw	ra,12(sp)
    2d2c:	df000215 	stw	fp,8(sp)
    2d30:	df000204 	addi	fp,sp,8
    2d34:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
    2d38:	e0bfff17 	ldw	r2,-4(fp)
    2d3c:	10800217 	ldw	r2,8(r2)
    2d40:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
    2d44:	00000c06 	br	2d78 <alt_up_char_buffer_init+0x54>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
    2d48:	e13ffe17 	ldw	r4,-8(fp)
    2d4c:	01400034 	movhi	r5,0
    2d50:	29523404 	addi	r5,r5,18640
    2d54:	00042c80 	call	42c8 <strcmp>
    2d58:	1004c03a 	cmpne	r2,r2,zero
    2d5c:	1000031e 	bne	r2,zero,2d6c <alt_up_char_buffer_init+0x48>
			(*name) = '\0';
    2d60:	e0bffe17 	ldw	r2,-8(fp)
    2d64:	10000005 	stb	zero,0(r2)
			break;
    2d68:	00000a06 	br	2d94 <alt_up_char_buffer_init+0x70>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800044 	addi	r2,r2,1
    2d74:	e0bffe15 	stw	r2,-8(fp)
    2d78:	e0bffe17 	ldw	r2,-8(fp)
    2d7c:	10800003 	ldbu	r2,0(r2)
    2d80:	10803fcc 	andi	r2,r2,255
    2d84:	1080201c 	xori	r2,r2,128
    2d88:	10bfe004 	addi	r2,r2,-128
    2d8c:	1004c03a 	cmpne	r2,r2,zero
    2d90:	103fed1e 	bne	r2,zero,2d48 <alt_up_char_buffer_init+0x24>
			break;
		}
	}
	
	return;
}
    2d94:	e037883a 	mov	sp,fp
    2d98:	dfc00117 	ldw	ra,4(sp)
    2d9c:	df000017 	ldw	fp,0(sp)
    2da0:	dec00204 	addi	sp,sp,8
    2da4:	f800283a 	ret

00002da8 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
    2da8:	defffc04 	addi	sp,sp,-16
    2dac:	dfc00315 	stw	ra,12(sp)
    2db0:	df000215 	stw	fp,8(sp)
    2db4:	df000204 	addi	fp,sp,8
    2db8:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
    2dbc:	e13fff17 	ldw	r4,-4(fp)
    2dc0:	01400034 	movhi	r5,0
    2dc4:	2958b104 	addi	r5,r5,25284
    2dc8:	00034fc0 	call	34fc <alt_find_dev>
    2dcc:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    2dd0:	e0bffe17 	ldw	r2,-8(fp)
}
    2dd4:	e037883a 	mov	sp,fp
    2dd8:	dfc00117 	ldw	ra,4(sp)
    2ddc:	df000017 	ldw	fp,0(sp)
    2de0:	dec00204 	addi	sp,sp,8
    2de4:	f800283a 	ret

00002de8 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
    2de8:	defff904 	addi	sp,sp,-28
    2dec:	df000615 	stw	fp,24(sp)
    2df0:	df000604 	addi	fp,sp,24
    2df4:	e13ffb15 	stw	r4,-20(fp)
    2df8:	e1bffd15 	stw	r6,-12(fp)
    2dfc:	e1fffe15 	stw	r7,-8(fp)
    2e00:	e17ffc05 	stb	r5,-16(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
    2e04:	e0bffb17 	ldw	r2,-20(fp)
    2e08:	10c00c17 	ldw	r3,48(r2)
    2e0c:	e0bffd17 	ldw	r2,-12(fp)
    2e10:	10c0042e 	bgeu	r2,r3,2e24 <alt_up_char_buffer_draw+0x3c>
    2e14:	e0bffb17 	ldw	r2,-20(fp)
    2e18:	10c00d17 	ldw	r3,52(r2)
    2e1c:	e0bffe17 	ldw	r2,-8(fp)
    2e20:	10c00336 	bltu	r2,r3,2e30 <alt_up_char_buffer_draw+0x48>
		return -1;
    2e24:	00bfffc4 	movi	r2,-1
    2e28:	e0bfff15 	stw	r2,-4(fp)
    2e2c:	00001d06 	br	2ea4 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
    2e30:	e03ffa15 	stw	zero,-24(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
    2e34:	e0bffb17 	ldw	r2,-20(fp)
    2e38:	10c00f17 	ldw	r3,60(r2)
    2e3c:	e0bffd17 	ldw	r2,-12(fp)
    2e40:	1886703a 	and	r3,r3,r2
    2e44:	e0bffb17 	ldw	r2,-20(fp)
    2e48:	10800e17 	ldw	r2,56(r2)
    2e4c:	1886983a 	sll	r3,r3,r2
    2e50:	e0bffa17 	ldw	r2,-24(fp)
    2e54:	10c4b03a 	or	r2,r2,r3
    2e58:	e0bffa15 	stw	r2,-24(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
    2e5c:	e0bffb17 	ldw	r2,-20(fp)
    2e60:	10c01117 	ldw	r3,68(r2)
    2e64:	e0bffe17 	ldw	r2,-8(fp)
    2e68:	1886703a 	and	r3,r3,r2
    2e6c:	e0bffb17 	ldw	r2,-20(fp)
    2e70:	10801017 	ldw	r2,64(r2)
    2e74:	1886983a 	sll	r3,r3,r2
    2e78:	e0bffa17 	ldw	r2,-24(fp)
    2e7c:	10c4b03a 	or	r2,r2,r3
    2e80:	e0bffa15 	stw	r2,-24(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
    2e84:	e0bffb17 	ldw	r2,-20(fp)
    2e88:	10800b17 	ldw	r2,44(r2)
    2e8c:	1007883a 	mov	r3,r2
    2e90:	e0bffa17 	ldw	r2,-24(fp)
    2e94:	1885883a 	add	r2,r3,r2
    2e98:	e0fffc03 	ldbu	r3,-16(fp)
    2e9c:	10c00025 	stbio	r3,0(r2)

	return 0;
    2ea0:	e03fff15 	stw	zero,-4(fp)
    2ea4:	e0bfff17 	ldw	r2,-4(fp)
}
    2ea8:	e037883a 	mov	sp,fp
    2eac:	df000017 	ldw	fp,0(sp)
    2eb0:	dec00104 	addi	sp,sp,4
    2eb4:	f800283a 	ret

00002eb8 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
    2eb8:	defff904 	addi	sp,sp,-28
    2ebc:	df000615 	stw	fp,24(sp)
    2ec0:	df000604 	addi	fp,sp,24
    2ec4:	e13ffb15 	stw	r4,-20(fp)
    2ec8:	e17ffc15 	stw	r5,-16(fp)
    2ecc:	e1bffd15 	stw	r6,-12(fp)
    2ed0:	e1fffe15 	stw	r7,-8(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
    2ed4:	e0bffb17 	ldw	r2,-20(fp)
    2ed8:	10c00c17 	ldw	r3,48(r2)
    2edc:	e0bffd17 	ldw	r2,-12(fp)
    2ee0:	10c0042e 	bgeu	r2,r3,2ef4 <alt_up_char_buffer_string+0x3c>
    2ee4:	e0bffb17 	ldw	r2,-20(fp)
    2ee8:	10c00d17 	ldw	r3,52(r2)
    2eec:	e0bffe17 	ldw	r2,-8(fp)
    2ef0:	10c00336 	bltu	r2,r3,2f00 <alt_up_char_buffer_string+0x48>
		return -1;
    2ef4:	00bfffc4 	movi	r2,-1
    2ef8:	e0bfff15 	stw	r2,-4(fp)
    2efc:	00002e06 	br	2fb8 <alt_up_char_buffer_string+0x100>
	
	unsigned int offset = 0;
    2f00:	e03ffa15 	stw	zero,-24(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
    2f04:	e0bffb17 	ldw	r2,-20(fp)
    2f08:	10801017 	ldw	r2,64(r2)
    2f0c:	1007883a 	mov	r3,r2
    2f10:	e0bffe17 	ldw	r2,-8(fp)
    2f14:	10c6983a 	sll	r3,r2,r3
    2f18:	e0bffd17 	ldw	r2,-12(fp)
    2f1c:	1885883a 	add	r2,r3,r2
    2f20:	e0bffa15 	stw	r2,-24(fp)

	while ( *ptr )
    2f24:	00001c06 	br	2f98 <alt_up_char_buffer_string+0xe0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
    2f28:	e0bffb17 	ldw	r2,-20(fp)
    2f2c:	10800b17 	ldw	r2,44(r2)
    2f30:	1007883a 	mov	r3,r2
    2f34:	e0bffa17 	ldw	r2,-24(fp)
    2f38:	1889883a 	add	r4,r3,r2
    2f3c:	e0bffc17 	ldw	r2,-16(fp)
    2f40:	10800003 	ldbu	r2,0(r2)
    2f44:	10c03fcc 	andi	r3,r2,255
    2f48:	18c0201c 	xori	r3,r3,128
    2f4c:	18ffe004 	addi	r3,r3,-128
    2f50:	2005883a 	mov	r2,r4
    2f54:	10c00025 	stbio	r3,0(r2)
		++ptr;
    2f58:	e0bffc17 	ldw	r2,-16(fp)
    2f5c:	10800044 	addi	r2,r2,1
    2f60:	e0bffc15 	stw	r2,-16(fp)
		if (++x >= char_buffer->x_resolution)
    2f64:	e0bffd17 	ldw	r2,-12(fp)
    2f68:	10800044 	addi	r2,r2,1
    2f6c:	e0bffd15 	stw	r2,-12(fp)
    2f70:	e0bffb17 	ldw	r2,-20(fp)
    2f74:	10c00c17 	ldw	r3,48(r2)
    2f78:	e0bffd17 	ldw	r2,-12(fp)
    2f7c:	10c00336 	bltu	r2,r3,2f8c <alt_up_char_buffer_string+0xd4>
			return -1;
    2f80:	00bfffc4 	movi	r2,-1
    2f84:	e0bfff15 	stw	r2,-4(fp)
    2f88:	00000b06 	br	2fb8 <alt_up_char_buffer_string+0x100>
		++offset;
    2f8c:	e0bffa17 	ldw	r2,-24(fp)
    2f90:	10800044 	addi	r2,r2,1
    2f94:	e0bffa15 	stw	r2,-24(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
    2f98:	e0bffc17 	ldw	r2,-16(fp)
    2f9c:	10800003 	ldbu	r2,0(r2)
    2fa0:	10803fcc 	andi	r2,r2,255
    2fa4:	1080201c 	xori	r2,r2,128
    2fa8:	10bfe004 	addi	r2,r2,-128
    2fac:	1004c03a 	cmpne	r2,r2,zero
    2fb0:	103fdd1e 	bne	r2,zero,2f28 <alt_up_char_buffer_string+0x70>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
    2fb4:	e03fff15 	stw	zero,-4(fp)
    2fb8:	e0bfff17 	ldw	r2,-4(fp)
}
    2fbc:	e037883a 	mov	sp,fp
    2fc0:	df000017 	ldw	fp,0(sp)
    2fc4:	dec00104 	addi	sp,sp,4
    2fc8:	f800283a 	ret

00002fcc <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
    2fcc:	defffe04 	addi	sp,sp,-8
    2fd0:	df000115 	stw	fp,4(sp)
    2fd4:	df000104 	addi	fp,sp,4
    2fd8:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
    2fdc:	e0bfff17 	ldw	r2,-4(fp)
    2fe0:	10800a17 	ldw	r2,40(r2)
    2fe4:	10800084 	addi	r2,r2,2
    2fe8:	1007883a 	mov	r3,r2
    2fec:	00800044 	movi	r2,1
    2ff0:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800a17 	ldw	r2,40(r2)
    2ffc:	10800084 	addi	r2,r2,2
    3000:	10800023 	ldbuio	r2,0(r2)
    3004:	1080004c 	andi	r2,r2,1
    3008:	10803fcc 	andi	r2,r2,255
    300c:	1004c03a 	cmpne	r2,r2,zero
    3010:	103ff81e 	bne	r2,zero,2ff4 <alt_up_char_buffer_clear+0x28>
	return 0;
    3014:	0005883a 	mov	r2,zero
}
    3018:	e037883a 	mov	sp,fp
    301c:	df000017 	ldw	fp,0(sp)
    3020:	dec00104 	addi	sp,sp,4
    3024:	f800283a 	ret

00003028 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
    3028:	defff404 	addi	sp,sp,-48
    302c:	df000b15 	stw	fp,44(sp)
    3030:	df000b04 	addi	fp,sp,44
    3034:	e13ffb15 	stw	r4,-20(fp)
    3038:	e17ffc15 	stw	r5,-16(fp)
    303c:	e1bffd15 	stw	r6,-12(fp)
    3040:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
    3044:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    3048:	00800034 	movhi	r2,0
    304c:	109f3904 	addi	r2,r2,31972
    3050:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
    3054:	1005003a 	cmpeq	r2,r2,zero
    3058:	1000411e 	bne	r2,zero,3160 <alt_alarm_start+0x138>
  {
    if (alarm)
    305c:	e0bffb17 	ldw	r2,-20(fp)
    3060:	1005003a 	cmpeq	r2,r2,zero
    3064:	10003b1e 	bne	r2,zero,3154 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
    3068:	e0fffb17 	ldw	r3,-20(fp)
    306c:	e0bffd17 	ldw	r2,-12(fp)
    3070:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
    3074:	e0fffb17 	ldw	r3,-20(fp)
    3078:	e0bffe17 	ldw	r2,-8(fp)
    307c:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3080:	0005303a 	rdctl	r2,status
    3084:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3088:	e0fff817 	ldw	r3,-32(fp)
    308c:	00bfff84 	movi	r2,-2
    3090:	1884703a 	and	r2,r3,r2
    3094:	1001703a 	wrctl	status,r2
  
  return context;
    3098:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
    309c:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    30a0:	00800034 	movhi	r2,0
    30a4:	109f3a04 	addi	r2,r2,31976
    30a8:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
    30ac:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
    30b0:	e0fffc17 	ldw	r3,-16(fp)
    30b4:	e0bff917 	ldw	r2,-28(fp)
    30b8:	1885883a 	add	r2,r3,r2
    30bc:	10c00044 	addi	r3,r2,1
    30c0:	e0bffb17 	ldw	r2,-20(fp)
    30c4:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    30c8:	e0bffb17 	ldw	r2,-20(fp)
    30cc:	10c00217 	ldw	r3,8(r2)
    30d0:	e0bff917 	ldw	r2,-28(fp)
    30d4:	1880042e 	bgeu	r3,r2,30e8 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
    30d8:	e0fffb17 	ldw	r3,-20(fp)
    30dc:	00800044 	movi	r2,1
    30e0:	18800405 	stb	r2,16(r3)
    30e4:	00000206 	br	30f0 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
    30e8:	e0bffb17 	ldw	r2,-20(fp)
    30ec:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
    30f0:	e0fffb17 	ldw	r3,-20(fp)
    30f4:	00800034 	movhi	r2,0
    30f8:	1098b604 	addi	r2,r2,25304
    30fc:	e0bff615 	stw	r2,-40(fp)
    3100:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    3104:	e0fff717 	ldw	r3,-36(fp)
    3108:	e0bff617 	ldw	r2,-40(fp)
    310c:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
    3110:	e0bff617 	ldw	r2,-40(fp)
    3114:	10c00017 	ldw	r3,0(r2)
    3118:	e0bff717 	ldw	r2,-36(fp)
    311c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    3120:	e0bff617 	ldw	r2,-40(fp)
    3124:	10c00017 	ldw	r3,0(r2)
    3128:	e0bff717 	ldw	r2,-36(fp)
    312c:	18800115 	stw	r2,4(r3)
  list->next           = entry;
    3130:	e0fff617 	ldw	r3,-40(fp)
    3134:	e0bff717 	ldw	r2,-36(fp)
    3138:	18800015 	stw	r2,0(r3)
    313c:	e0bffa17 	ldw	r2,-24(fp)
    3140:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3144:	e0bff517 	ldw	r2,-44(fp)
    3148:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
    314c:	e03fff15 	stw	zero,-4(fp)
    3150:	00000506 	br	3168 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
    3154:	00bffa84 	movi	r2,-22
    3158:	e0bfff15 	stw	r2,-4(fp)
    315c:	00000206 	br	3168 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
    3160:	00bfde84 	movi	r2,-134
    3164:	e0bfff15 	stw	r2,-4(fp)
    3168:	e0bfff17 	ldw	r2,-4(fp)
  }
}
    316c:	e037883a 	mov	sp,fp
    3170:	df000017 	ldw	fp,0(sp)
    3174:	dec00104 	addi	sp,sp,4
    3178:	f800283a 	ret

0000317c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    317c:	defff804 	addi	sp,sp,-32
    3180:	dfc00715 	stw	ra,28(sp)
    3184:	df000615 	stw	fp,24(sp)
    3188:	df000604 	addi	fp,sp,24
    318c:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    3190:	e0bffc17 	ldw	r2,-16(fp)
    3194:	1004803a 	cmplt	r2,r2,zero
    3198:	1000081e 	bne	r2,zero,31bc <close+0x40>
    319c:	e0bffc17 	ldw	r2,-16(fp)
    31a0:	10800324 	muli	r2,r2,12
    31a4:	1007883a 	mov	r3,r2
    31a8:	00800034 	movhi	r2,0
    31ac:	10974e04 	addi	r2,r2,23864
    31b0:	1887883a 	add	r3,r3,r2
    31b4:	e0ffff15 	stw	r3,-4(fp)
    31b8:	00000106 	br	31c0 <close+0x44>
    31bc:	e03fff15 	stw	zero,-4(fp)
    31c0:	e0bfff17 	ldw	r2,-4(fp)
    31c4:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
    31c8:	e0bffb17 	ldw	r2,-20(fp)
    31cc:	1005003a 	cmpeq	r2,r2,zero
    31d0:	10001d1e 	bne	r2,zero,3248 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    31d4:	e0bffb17 	ldw	r2,-20(fp)
    31d8:	10800017 	ldw	r2,0(r2)
    31dc:	10800417 	ldw	r2,16(r2)
    31e0:	1005003a 	cmpeq	r2,r2,zero
    31e4:	1000071e 	bne	r2,zero,3204 <close+0x88>
    31e8:	e0bffb17 	ldw	r2,-20(fp)
    31ec:	10800017 	ldw	r2,0(r2)
    31f0:	10800417 	ldw	r2,16(r2)
    31f4:	e13ffb17 	ldw	r4,-20(fp)
    31f8:	103ee83a 	callr	r2
    31fc:	e0bffe15 	stw	r2,-8(fp)
    3200:	00000106 	br	3208 <close+0x8c>
    3204:	e03ffe15 	stw	zero,-8(fp)
    3208:	e0bffe17 	ldw	r2,-8(fp)
    320c:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    3210:	e13ffc17 	ldw	r4,-16(fp)
    3214:	0003b800 	call	3b80 <alt_release_fd>
    if (rval < 0)
    3218:	e0bffa17 	ldw	r2,-24(fp)
    321c:	1004403a 	cmpge	r2,r2,zero
    3220:	1000071e 	bne	r2,zero,3240 <close+0xc4>
    {
      ALT_ERRNO = -rval;
    3224:	00032780 	call	3278 <alt_get_errno>
    3228:	e0fffa17 	ldw	r3,-24(fp)
    322c:	00c7c83a 	sub	r3,zero,r3
    3230:	10c00015 	stw	r3,0(r2)
      return -1;
    3234:	00bfffc4 	movi	r2,-1
    3238:	e0bffd15 	stw	r2,-12(fp)
    323c:	00000806 	br	3260 <close+0xe4>
    }
    return 0;
    3240:	e03ffd15 	stw	zero,-12(fp)
    3244:	00000606 	br	3260 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    3248:	00032780 	call	3278 <alt_get_errno>
    324c:	1007883a 	mov	r3,r2
    3250:	00801444 	movi	r2,81
    3254:	18800015 	stw	r2,0(r3)
    return -1;
    3258:	00bfffc4 	movi	r2,-1
    325c:	e0bffd15 	stw	r2,-12(fp)
    3260:	e0bffd17 	ldw	r2,-12(fp)
  }
}
    3264:	e037883a 	mov	sp,fp
    3268:	dfc00117 	ldw	ra,4(sp)
    326c:	df000017 	ldw	fp,0(sp)
    3270:	dec00204 	addi	sp,sp,8
    3274:	f800283a 	ret

00003278 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3278:	defffd04 	addi	sp,sp,-12
    327c:	dfc00215 	stw	ra,8(sp)
    3280:	df000115 	stw	fp,4(sp)
    3284:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    3288:	00800034 	movhi	r2,0
    328c:	1098b404 	addi	r2,r2,25296
    3290:	10800017 	ldw	r2,0(r2)
    3294:	1005003a 	cmpeq	r2,r2,zero
    3298:	1000061e 	bne	r2,zero,32b4 <alt_get_errno+0x3c>
    329c:	00800034 	movhi	r2,0
    32a0:	1098b404 	addi	r2,r2,25296
    32a4:	10800017 	ldw	r2,0(r2)
    32a8:	103ee83a 	callr	r2
    32ac:	e0bfff15 	stw	r2,-4(fp)
    32b0:	00000306 	br	32c0 <alt_get_errno+0x48>
    32b4:	00800034 	movhi	r2,0
    32b8:	109f3b04 	addi	r2,r2,31980
    32bc:	e0bfff15 	stw	r2,-4(fp)
    32c0:	e0bfff17 	ldw	r2,-4(fp)
}
    32c4:	e037883a 	mov	sp,fp
    32c8:	dfc00117 	ldw	ra,4(sp)
    32cc:	df000017 	ldw	fp,0(sp)
    32d0:	dec00204 	addi	sp,sp,8
    32d4:	f800283a 	ret

000032d8 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    32d8:	deffff04 	addi	sp,sp,-4
    32dc:	df000015 	stw	fp,0(sp)
    32e0:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    32e4:	e037883a 	mov	sp,fp
    32e8:	df000017 	ldw	fp,0(sp)
    32ec:	dec00104 	addi	sp,sp,4
    32f0:	f800283a 	ret

000032f4 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    32f4:	defffc04 	addi	sp,sp,-16
    32f8:	df000315 	stw	fp,12(sp)
    32fc:	df000304 	addi	fp,sp,12
    3300:	e13ffd15 	stw	r4,-12(fp)
    3304:	e17ffe15 	stw	r5,-8(fp)
    3308:	e1bfff15 	stw	r6,-4(fp)
  return len;
    330c:	e0bfff17 	ldw	r2,-4(fp)
}
    3310:	e037883a 	mov	sp,fp
    3314:	df000017 	ldw	fp,0(sp)
    3318:	dec00104 	addi	sp,sp,4
    331c:	f800283a 	ret

00003320 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    3320:	defff904 	addi	sp,sp,-28
    3324:	dfc00615 	stw	ra,24(sp)
    3328:	df000515 	stw	fp,20(sp)
    332c:	df000504 	addi	fp,sp,20
    3330:	e13ffd15 	stw	r4,-12(fp)
    3334:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    3338:	e0bffd17 	ldw	r2,-12(fp)
    333c:	1005003a 	cmpeq	r2,r2,zero
    3340:	1000041e 	bne	r2,zero,3354 <alt_dev_llist_insert+0x34>
    3344:	e0bffd17 	ldw	r2,-12(fp)
    3348:	10800217 	ldw	r2,8(r2)
    334c:	1004c03a 	cmpne	r2,r2,zero
    3350:	1000071e 	bne	r2,zero,3370 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
    3354:	00033d40 	call	33d4 <alt_get_errno>
    3358:	1007883a 	mov	r3,r2
    335c:	00800584 	movi	r2,22
    3360:	18800015 	stw	r2,0(r3)
    return -EINVAL;
    3364:	00bffa84 	movi	r2,-22
    3368:	e0bfff15 	stw	r2,-4(fp)
    336c:	00001306 	br	33bc <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    3370:	e0fffd17 	ldw	r3,-12(fp)
    3374:	e0bffe17 	ldw	r2,-8(fp)
    3378:	e0bffb15 	stw	r2,-20(fp)
    337c:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    3380:	e0fffc17 	ldw	r3,-16(fp)
    3384:	e0bffb17 	ldw	r2,-20(fp)
    3388:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
    338c:	e0bffb17 	ldw	r2,-20(fp)
    3390:	10c00017 	ldw	r3,0(r2)
    3394:	e0bffc17 	ldw	r2,-16(fp)
    3398:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    339c:	e0bffb17 	ldw	r2,-20(fp)
    33a0:	10c00017 	ldw	r3,0(r2)
    33a4:	e0bffc17 	ldw	r2,-16(fp)
    33a8:	18800115 	stw	r2,4(r3)
  list->next           = entry;
    33ac:	e0fffb17 	ldw	r3,-20(fp)
    33b0:	e0bffc17 	ldw	r2,-16(fp)
    33b4:	18800015 	stw	r2,0(r3)

  return 0;  
    33b8:	e03fff15 	stw	zero,-4(fp)
    33bc:	e0bfff17 	ldw	r2,-4(fp)
}
    33c0:	e037883a 	mov	sp,fp
    33c4:	dfc00117 	ldw	ra,4(sp)
    33c8:	df000017 	ldw	fp,0(sp)
    33cc:	dec00204 	addi	sp,sp,8
    33d0:	f800283a 	ret

000033d4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    33d4:	defffd04 	addi	sp,sp,-12
    33d8:	dfc00215 	stw	ra,8(sp)
    33dc:	df000115 	stw	fp,4(sp)
    33e0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    33e4:	00800034 	movhi	r2,0
    33e8:	1098b404 	addi	r2,r2,25296
    33ec:	10800017 	ldw	r2,0(r2)
    33f0:	1005003a 	cmpeq	r2,r2,zero
    33f4:	1000061e 	bne	r2,zero,3410 <alt_get_errno+0x3c>
    33f8:	00800034 	movhi	r2,0
    33fc:	1098b404 	addi	r2,r2,25296
    3400:	10800017 	ldw	r2,0(r2)
    3404:	103ee83a 	callr	r2
    3408:	e0bfff15 	stw	r2,-4(fp)
    340c:	00000306 	br	341c <alt_get_errno+0x48>
    3410:	00800034 	movhi	r2,0
    3414:	109f3b04 	addi	r2,r2,31980
    3418:	e0bfff15 	stw	r2,-4(fp)
    341c:	e0bfff17 	ldw	r2,-4(fp)
}
    3420:	e037883a 	mov	sp,fp
    3424:	dfc00117 	ldw	ra,4(sp)
    3428:	df000017 	ldw	fp,0(sp)
    342c:	dec00204 	addi	sp,sp,8
    3430:	f800283a 	ret

00003434 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    3434:	defffd04 	addi	sp,sp,-12
    3438:	dfc00215 	stw	ra,8(sp)
    343c:	df000115 	stw	fp,4(sp)
    3440:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    3444:	00bfff04 	movi	r2,-4
    3448:	00c00034 	movhi	r3,0
    344c:	18d1d104 	addi	r3,r3,18244
    3450:	1885883a 	add	r2,r3,r2
    3454:	e0bfff15 	stw	r2,-4(fp)
    3458:	00000606 	br	3474 <_do_ctors+0x40>
        (*ctor) (); 
    345c:	e0bfff17 	ldw	r2,-4(fp)
    3460:	10800017 	ldw	r2,0(r2)
    3464:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    3468:	e0bfff17 	ldw	r2,-4(fp)
    346c:	10bfff04 	addi	r2,r2,-4
    3470:	e0bfff15 	stw	r2,-4(fp)
    3474:	e0ffff17 	ldw	r3,-4(fp)
    3478:	00800034 	movhi	r2,0
    347c:	1091d004 	addi	r2,r2,18240
    3480:	18bff62e 	bgeu	r3,r2,345c <_do_ctors+0x28>
        (*ctor) (); 
}
    3484:	e037883a 	mov	sp,fp
    3488:	dfc00117 	ldw	ra,4(sp)
    348c:	df000017 	ldw	fp,0(sp)
    3490:	dec00204 	addi	sp,sp,8
    3494:	f800283a 	ret

00003498 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    3498:	defffd04 	addi	sp,sp,-12
    349c:	dfc00215 	stw	ra,8(sp)
    34a0:	df000115 	stw	fp,4(sp)
    34a4:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    34a8:	00bfff04 	movi	r2,-4
    34ac:	00c00034 	movhi	r3,0
    34b0:	18d1d104 	addi	r3,r3,18244
    34b4:	1885883a 	add	r2,r3,r2
    34b8:	e0bfff15 	stw	r2,-4(fp)
    34bc:	00000606 	br	34d8 <_do_dtors+0x40>
        (*dtor) (); 
    34c0:	e0bfff17 	ldw	r2,-4(fp)
    34c4:	10800017 	ldw	r2,0(r2)
    34c8:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    34cc:	e0bfff17 	ldw	r2,-4(fp)
    34d0:	10bfff04 	addi	r2,r2,-4
    34d4:	e0bfff15 	stw	r2,-4(fp)
    34d8:	e0ffff17 	ldw	r3,-4(fp)
    34dc:	00800034 	movhi	r2,0
    34e0:	1091d104 	addi	r2,r2,18244
    34e4:	18bff62e 	bgeu	r3,r2,34c0 <_do_dtors+0x28>
        (*dtor) (); 
}
    34e8:	e037883a 	mov	sp,fp
    34ec:	dfc00117 	ldw	ra,4(sp)
    34f0:	df000017 	ldw	fp,0(sp)
    34f4:	dec00204 	addi	sp,sp,8
    34f8:	f800283a 	ret

000034fc <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    34fc:	defff904 	addi	sp,sp,-28
    3500:	dfc00615 	stw	ra,24(sp)
    3504:	df000515 	stw	fp,20(sp)
    3508:	df000504 	addi	fp,sp,20
    350c:	e13ffd15 	stw	r4,-12(fp)
    3510:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
    3514:	e0bffe17 	ldw	r2,-8(fp)
    3518:	10800017 	ldw	r2,0(r2)
    351c:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    3520:	e13ffd17 	ldw	r4,-12(fp)
    3524:	00043840 	call	4384 <strlen>
    3528:	10800044 	addi	r2,r2,1
    352c:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    3530:	00000d06 	br	3568 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    3534:	e0bffc17 	ldw	r2,-16(fp)
    3538:	11000217 	ldw	r4,8(r2)
    353c:	e1bffb17 	ldw	r6,-20(fp)
    3540:	e17ffd17 	ldw	r5,-12(fp)
    3544:	00041b40 	call	41b4 <memcmp>
    3548:	1004c03a 	cmpne	r2,r2,zero
    354c:	1000031e 	bne	r2,zero,355c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    3550:	e0bffc17 	ldw	r2,-16(fp)
    3554:	e0bfff15 	stw	r2,-4(fp)
    3558:	00000706 	br	3578 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    355c:	e0bffc17 	ldw	r2,-16(fp)
    3560:	10800017 	ldw	r2,0(r2)
    3564:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    3568:	e0fffe17 	ldw	r3,-8(fp)
    356c:	e0bffc17 	ldw	r2,-16(fp)
    3570:	10fff01e 	bne	r2,r3,3534 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    3574:	e03fff15 	stw	zero,-4(fp)
    3578:	e0bfff17 	ldw	r2,-4(fp)
}
    357c:	e037883a 	mov	sp,fp
    3580:	dfc00117 	ldw	ra,4(sp)
    3584:	df000017 	ldw	fp,0(sp)
    3588:	dec00204 	addi	sp,sp,8
    358c:	f800283a 	ret

00003590 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    3590:	defffe04 	addi	sp,sp,-8
    3594:	dfc00115 	stw	ra,4(sp)
    3598:	df000015 	stw	fp,0(sp)
    359c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    35a0:	0009883a 	mov	r4,zero
    35a4:	01440004 	movi	r5,4096
    35a8:	00040d80 	call	40d8 <alt_icache_flush>
#endif
}
    35ac:	e037883a 	mov	sp,fp
    35b0:	dfc00117 	ldw	ra,4(sp)
    35b4:	df000017 	ldw	fp,0(sp)
    35b8:	dec00204 	addi	sp,sp,8
    35bc:	f800283a 	ret

000035c0 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    35c0:	defff904 	addi	sp,sp,-28
    35c4:	dfc00615 	stw	ra,24(sp)
    35c8:	df000515 	stw	fp,20(sp)
    35cc:	df000504 	addi	fp,sp,20
    35d0:	e13ffc15 	stw	r4,-16(fp)
    35d4:	e17ffd15 	stw	r5,-12(fp)
    35d8:	e1bffe15 	stw	r6,-8(fp)
    35dc:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    35e0:	e13ffd17 	ldw	r4,-12(fp)
    35e4:	e17ffe17 	ldw	r5,-8(fp)
    35e8:	e1bfff17 	ldw	r6,-4(fp)
    35ec:	00039980 	call	3998 <open>
    35f0:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    35f4:	e0bffb17 	ldw	r2,-20(fp)
    35f8:	1004803a 	cmplt	r2,r2,zero
    35fc:	10001c1e 	bne	r2,zero,3670 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
    3600:	e0bffb17 	ldw	r2,-20(fp)
    3604:	00c00034 	movhi	r3,0
    3608:	18d74e04 	addi	r3,r3,23864
    360c:	10800324 	muli	r2,r2,12
    3610:	10c5883a 	add	r2,r2,r3
    3614:	10c00017 	ldw	r3,0(r2)
    3618:	e0bffc17 	ldw	r2,-16(fp)
    361c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    3620:	e0bffb17 	ldw	r2,-20(fp)
    3624:	00c00034 	movhi	r3,0
    3628:	18d74e04 	addi	r3,r3,23864
    362c:	10800324 	muli	r2,r2,12
    3630:	10c5883a 	add	r2,r2,r3
    3634:	10800104 	addi	r2,r2,4
    3638:	10c00017 	ldw	r3,0(r2)
    363c:	e0bffc17 	ldw	r2,-16(fp)
    3640:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    3644:	e0bffb17 	ldw	r2,-20(fp)
    3648:	00c00034 	movhi	r3,0
    364c:	18d74e04 	addi	r3,r3,23864
    3650:	10800324 	muli	r2,r2,12
    3654:	10c5883a 	add	r2,r2,r3
    3658:	10800204 	addi	r2,r2,8
    365c:	10c00017 	ldw	r3,0(r2)
    3660:	e0bffc17 	ldw	r2,-16(fp)
    3664:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    3668:	e13ffb17 	ldw	r4,-20(fp)
    366c:	0003b800 	call	3b80 <alt_release_fd>
  }
} 
    3670:	e037883a 	mov	sp,fp
    3674:	dfc00117 	ldw	ra,4(sp)
    3678:	df000017 	ldw	fp,0(sp)
    367c:	dec00204 	addi	sp,sp,8
    3680:	f800283a 	ret

00003684 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    3684:	defffb04 	addi	sp,sp,-20
    3688:	dfc00415 	stw	ra,16(sp)
    368c:	df000315 	stw	fp,12(sp)
    3690:	df000304 	addi	fp,sp,12
    3694:	e13ffd15 	stw	r4,-12(fp)
    3698:	e17ffe15 	stw	r5,-8(fp)
    369c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    36a0:	01000034 	movhi	r4,0
    36a4:	21175104 	addi	r4,r4,23876
    36a8:	e17ffd17 	ldw	r5,-12(fp)
    36ac:	01800044 	movi	r6,1
    36b0:	01c07fc4 	movi	r7,511
    36b4:	00035c00 	call	35c0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    36b8:	01000034 	movhi	r4,0
    36bc:	21174e04 	addi	r4,r4,23864
    36c0:	e17ffe17 	ldw	r5,-8(fp)
    36c4:	000d883a 	mov	r6,zero
    36c8:	01c07fc4 	movi	r7,511
    36cc:	00035c00 	call	35c0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    36d0:	01000034 	movhi	r4,0
    36d4:	21175404 	addi	r4,r4,23888
    36d8:	e17fff17 	ldw	r5,-4(fp)
    36dc:	01800044 	movi	r6,1
    36e0:	01c07fc4 	movi	r7,511
    36e4:	00035c00 	call	35c0 <alt_open_fd>
}  
    36e8:	e037883a 	mov	sp,fp
    36ec:	dfc00117 	ldw	ra,4(sp)
    36f0:	df000017 	ldw	fp,0(sp)
    36f4:	dec00204 	addi	sp,sp,8
    36f8:	f800283a 	ret

000036fc <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
    36fc:	deffef04 	addi	sp,sp,-68
    3700:	df001015 	stw	fp,64(sp)
    3704:	df001004 	addi	fp,sp,64
    3708:	e13ffc15 	stw	r4,-16(fp)
    370c:	e17ffd15 	stw	r5,-12(fp)
    3710:	e1bffe15 	stw	r6,-8(fp)
  int rc = -EINVAL;  
    3714:	00bffa84 	movi	r2,-22
    3718:	e0bffb15 	stw	r2,-20(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    371c:	e0bffc17 	ldw	r2,-16(fp)
    3720:	10800828 	cmpgeui	r2,r2,32
    3724:	1000601e 	bne	r2,zero,38a8 <alt_irq_register+0x1ac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3728:	0005303a 	rdctl	r2,status
    372c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3730:	e0fff917 	ldw	r3,-28(fp)
    3734:	00bfff84 	movi	r2,-2
    3738:	1884703a 	and	r2,r3,r2
    373c:	1001703a 	wrctl	status,r2
  
  return context;
    3740:	e0bff917 	ldw	r2,-28(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
    3744:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = handler;
    3748:	e0bffc17 	ldw	r2,-16(fp)
    374c:	00c00034 	movhi	r3,0
    3750:	18df3c04 	addi	r3,r3,31984
    3754:	100490fa 	slli	r2,r2,3
    3758:	10c7883a 	add	r3,r2,r3
    375c:	e0bffe17 	ldw	r2,-8(fp)
    3760:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = context;
    3764:	e0bffc17 	ldw	r2,-16(fp)
    3768:	00c00034 	movhi	r3,0
    376c:	18df3c04 	addi	r3,r3,31984
    3770:	100490fa 	slli	r2,r2,3
    3774:	10c5883a 	add	r2,r2,r3
    3778:	10c00104 	addi	r3,r2,4
    377c:	e0bffd17 	ldw	r2,-12(fp)
    3780:	18800015 	stw	r2,0(r3)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    3784:	e0bffe17 	ldw	r2,-8(fp)
    3788:	1005003a 	cmpeq	r2,r2,zero
    378c:	1000201e 	bne	r2,zero,3810 <alt_irq_register+0x114>
    3790:	e0bffc17 	ldw	r2,-16(fp)
    3794:	e0bff715 	stw	r2,-36(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3798:	0005303a 	rdctl	r2,status
    379c:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    37a0:	e0fff617 	ldw	r3,-40(fp)
    37a4:	00bfff84 	movi	r2,-2
    37a8:	1884703a 	and	r2,r3,r2
    37ac:	1001703a 	wrctl	status,r2
  
  return context;
    37b0:	e0bff617 	ldw	r2,-40(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    37b4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    37b8:	e0fff717 	ldw	r3,-36(fp)
    37bc:	00800044 	movi	r2,1
    37c0:	10c4983a 	sll	r2,r2,r3
    37c4:	1007883a 	mov	r3,r2
    37c8:	00800034 	movhi	r2,0
    37cc:	109f3804 	addi	r2,r2,31968
    37d0:	10800017 	ldw	r2,0(r2)
    37d4:	1886b03a 	or	r3,r3,r2
    37d8:	00800034 	movhi	r2,0
    37dc:	109f3804 	addi	r2,r2,31968
    37e0:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    37e4:	00800034 	movhi	r2,0
    37e8:	109f3804 	addi	r2,r2,31968
    37ec:	10800017 	ldw	r2,0(r2)
    37f0:	100170fa 	wrctl	ienable,r2
    37f4:	e0bff817 	ldw	r2,-32(fp)
    37f8:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    37fc:	e0bff517 	ldw	r2,-44(fp)
    3800:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    3804:	0005883a 	mov	r2,zero
    3808:	e0bfff15 	stw	r2,-4(fp)
    380c:	00002006 	br	3890 <alt_irq_register+0x194>
    3810:	e0bffc17 	ldw	r2,-16(fp)
    3814:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3818:	0005303a 	rdctl	r2,status
    381c:	e0bff215 	stw	r2,-56(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3820:	e0fff217 	ldw	r3,-56(fp)
    3824:	00bfff84 	movi	r2,-2
    3828:	1884703a 	and	r2,r3,r2
    382c:	1001703a 	wrctl	status,r2
  
  return context;
    3830:	e0bff217 	ldw	r2,-56(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    3834:	e0bff415 	stw	r2,-48(fp)

  alt_irq_active &= ~(1 << id);
    3838:	e0fff317 	ldw	r3,-52(fp)
    383c:	00800044 	movi	r2,1
    3840:	10c4983a 	sll	r2,r2,r3
    3844:	0084303a 	nor	r2,zero,r2
    3848:	1007883a 	mov	r3,r2
    384c:	00800034 	movhi	r2,0
    3850:	109f3804 	addi	r2,r2,31968
    3854:	10800017 	ldw	r2,0(r2)
    3858:	1886703a 	and	r3,r3,r2
    385c:	00800034 	movhi	r2,0
    3860:	109f3804 	addi	r2,r2,31968
    3864:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    3868:	00800034 	movhi	r2,0
    386c:	109f3804 	addi	r2,r2,31968
    3870:	10800017 	ldw	r2,0(r2)
    3874:	100170fa 	wrctl	ienable,r2
    3878:	e0bff417 	ldw	r2,-48(fp)
    387c:	e0bff115 	stw	r2,-60(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3880:	e0bff117 	ldw	r2,-60(fp)
    3884:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    3888:	0005883a 	mov	r2,zero
    388c:	e0bfff15 	stw	r2,-4(fp)
    3890:	e0bfff17 	ldw	r2,-4(fp)
    3894:	e0bffb15 	stw	r2,-20(fp)
    3898:	e0bffa17 	ldw	r2,-24(fp)
    389c:	e0bff015 	stw	r2,-64(fp)
    38a0:	e0bff017 	ldw	r2,-64(fp)
    38a4:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
    38a8:	e0bffb17 	ldw	r2,-20(fp)
}
    38ac:	e037883a 	mov	sp,fp
    38b0:	df000017 	ldw	fp,0(sp)
    38b4:	dec00104 	addi	sp,sp,4
    38b8:	f800283a 	ret

000038bc <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    38bc:	defffc04 	addi	sp,sp,-16
    38c0:	df000315 	stw	fp,12(sp)
    38c4:	df000304 	addi	fp,sp,12
    38c8:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    38cc:	e0bffe17 	ldw	r2,-8(fp)
    38d0:	10800217 	ldw	r2,8(r2)
    38d4:	10d00034 	orhi	r3,r2,16384
    38d8:	e0bffe17 	ldw	r2,-8(fp)
    38dc:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    38e0:	e03ffd15 	stw	zero,-12(fp)
    38e4:	00002006 	br	3968 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    38e8:	e0bffd17 	ldw	r2,-12(fp)
    38ec:	00c00034 	movhi	r3,0
    38f0:	18d74e04 	addi	r3,r3,23864
    38f4:	10800324 	muli	r2,r2,12
    38f8:	10c5883a 	add	r2,r2,r3
    38fc:	10c00017 	ldw	r3,0(r2)
    3900:	e0bffe17 	ldw	r2,-8(fp)
    3904:	10800017 	ldw	r2,0(r2)
    3908:	1880141e 	bne	r3,r2,395c <alt_file_locked+0xa0>
    390c:	e0bffd17 	ldw	r2,-12(fp)
    3910:	00c00034 	movhi	r3,0
    3914:	18d74e04 	addi	r3,r3,23864
    3918:	10800324 	muli	r2,r2,12
    391c:	10c5883a 	add	r2,r2,r3
    3920:	10800204 	addi	r2,r2,8
    3924:	10800017 	ldw	r2,0(r2)
    3928:	1004403a 	cmpge	r2,r2,zero
    392c:	10000b1e 	bne	r2,zero,395c <alt_file_locked+0xa0>
    3930:	e0bffd17 	ldw	r2,-12(fp)
    3934:	10800324 	muli	r2,r2,12
    3938:	1007883a 	mov	r3,r2
    393c:	00800034 	movhi	r2,0
    3940:	10974e04 	addi	r2,r2,23864
    3944:	1887883a 	add	r3,r3,r2
    3948:	e0bffe17 	ldw	r2,-8(fp)
    394c:	18800326 	beq	r3,r2,395c <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    3950:	00bffcc4 	movi	r2,-13
    3954:	e0bfff15 	stw	r2,-4(fp)
    3958:	00000a06 	br	3984 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    395c:	e0bffd17 	ldw	r2,-12(fp)
    3960:	10800044 	addi	r2,r2,1
    3964:	e0bffd15 	stw	r2,-12(fp)
    3968:	00800034 	movhi	r2,0
    396c:	1098b304 	addi	r2,r2,25292
    3970:	10800017 	ldw	r2,0(r2)
    3974:	1007883a 	mov	r3,r2
    3978:	e0bffd17 	ldw	r2,-12(fp)
    397c:	18bfda2e 	bgeu	r3,r2,38e8 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    3980:	e03fff15 	stw	zero,-4(fp)
    3984:	e0bfff17 	ldw	r2,-4(fp)
}
    3988:	e037883a 	mov	sp,fp
    398c:	df000017 	ldw	fp,0(sp)
    3990:	dec00104 	addi	sp,sp,4
    3994:	f800283a 	ret

00003998 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    3998:	defff404 	addi	sp,sp,-48
    399c:	dfc00b15 	stw	ra,44(sp)
    39a0:	df000a15 	stw	fp,40(sp)
    39a4:	df000a04 	addi	fp,sp,40
    39a8:	e13ffb15 	stw	r4,-20(fp)
    39ac:	e17ffc15 	stw	r5,-16(fp)
    39b0:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    39b4:	00bfffc4 	movi	r2,-1
    39b8:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
    39bc:	00bffb44 	movi	r2,-19
    39c0:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
    39c4:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    39c8:	e13ffb17 	ldw	r4,-20(fp)
    39cc:	01400034 	movhi	r5,0
    39d0:	2958b104 	addi	r5,r5,25284
    39d4:	00034fc0 	call	34fc <alt_find_dev>
    39d8:	e0bffa15 	stw	r2,-24(fp)
    39dc:	e0bffa17 	ldw	r2,-24(fp)
    39e0:	1004c03a 	cmpne	r2,r2,zero
    39e4:	1000051e 	bne	r2,zero,39fc <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    39e8:	e13ffb17 	ldw	r4,-20(fp)
    39ec:	0003f000 	call	3f00 <alt_find_file>
    39f0:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
    39f4:	00800044 	movi	r2,1
    39f8:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    39fc:	e0bffa17 	ldw	r2,-24(fp)
    3a00:	1005003a 	cmpeq	r2,r2,zero
    3a04:	1000301e 	bne	r2,zero,3ac8 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
    3a08:	e13ffa17 	ldw	r4,-24(fp)
    3a0c:	00040200 	call	4020 <alt_get_fd>
    3a10:	e0bff815 	stw	r2,-32(fp)
    3a14:	e0bff817 	ldw	r2,-32(fp)
    3a18:	1004403a 	cmpge	r2,r2,zero
    3a1c:	1000031e 	bne	r2,zero,3a2c <open+0x94>
    {
      status = index;
    3a20:	e0bff817 	ldw	r2,-32(fp)
    3a24:	e0bff715 	stw	r2,-36(fp)
    3a28:	00002906 	br	3ad0 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
    3a2c:	e0bff817 	ldw	r2,-32(fp)
    3a30:	10800324 	muli	r2,r2,12
    3a34:	1007883a 	mov	r3,r2
    3a38:	00800034 	movhi	r2,0
    3a3c:	10974e04 	addi	r2,r2,23864
    3a40:	1885883a 	add	r2,r3,r2
    3a44:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    3a48:	e0fffc17 	ldw	r3,-16(fp)
    3a4c:	00900034 	movhi	r2,16384
    3a50:	10bfffc4 	addi	r2,r2,-1
    3a54:	1886703a 	and	r3,r3,r2
    3a58:	e0bff917 	ldw	r2,-28(fp)
    3a5c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    3a60:	e0bff617 	ldw	r2,-40(fp)
    3a64:	1004c03a 	cmpne	r2,r2,zero
    3a68:	1000061e 	bne	r2,zero,3a84 <open+0xec>
    3a6c:	e13ff917 	ldw	r4,-28(fp)
    3a70:	00038bc0 	call	38bc <alt_file_locked>
    3a74:	e0bff715 	stw	r2,-36(fp)
    3a78:	e0bff717 	ldw	r2,-36(fp)
    3a7c:	1004803a 	cmplt	r2,r2,zero
    3a80:	1000131e 	bne	r2,zero,3ad0 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    3a84:	e0bffa17 	ldw	r2,-24(fp)
    3a88:	10800317 	ldw	r2,12(r2)
    3a8c:	1005003a 	cmpeq	r2,r2,zero
    3a90:	1000091e 	bne	r2,zero,3ab8 <open+0x120>
    3a94:	e0bffa17 	ldw	r2,-24(fp)
    3a98:	10800317 	ldw	r2,12(r2)
    3a9c:	e13ff917 	ldw	r4,-28(fp)
    3aa0:	e17ffb17 	ldw	r5,-20(fp)
    3aa4:	e1bffc17 	ldw	r6,-16(fp)
    3aa8:	e1fffd17 	ldw	r7,-12(fp)
    3aac:	103ee83a 	callr	r2
    3ab0:	e0bfff15 	stw	r2,-4(fp)
    3ab4:	00000106 	br	3abc <open+0x124>
    3ab8:	e03fff15 	stw	zero,-4(fp)
    3abc:	e0bfff17 	ldw	r2,-4(fp)
    3ac0:	e0bff715 	stw	r2,-36(fp)
    3ac4:	00000206 	br	3ad0 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
    3ac8:	00bffb44 	movi	r2,-19
    3acc:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    3ad0:	e0bff717 	ldw	r2,-36(fp)
    3ad4:	1004403a 	cmpge	r2,r2,zero
    3ad8:	1000091e 	bne	r2,zero,3b00 <open+0x168>
  {
    alt_release_fd (index);  
    3adc:	e13ff817 	ldw	r4,-32(fp)
    3ae0:	0003b800 	call	3b80 <alt_release_fd>
    ALT_ERRNO = -status;
    3ae4:	0003b200 	call	3b20 <alt_get_errno>
    3ae8:	e0fff717 	ldw	r3,-36(fp)
    3aec:	00c7c83a 	sub	r3,zero,r3
    3af0:	10c00015 	stw	r3,0(r2)
    return -1;
    3af4:	00bfffc4 	movi	r2,-1
    3af8:	e0bffe15 	stw	r2,-8(fp)
    3afc:	00000206 	br	3b08 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
    3b00:	e0bff817 	ldw	r2,-32(fp)
    3b04:	e0bffe15 	stw	r2,-8(fp)
    3b08:	e0bffe17 	ldw	r2,-8(fp)
}
    3b0c:	e037883a 	mov	sp,fp
    3b10:	dfc00117 	ldw	ra,4(sp)
    3b14:	df000017 	ldw	fp,0(sp)
    3b18:	dec00204 	addi	sp,sp,8
    3b1c:	f800283a 	ret

00003b20 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3b20:	defffd04 	addi	sp,sp,-12
    3b24:	dfc00215 	stw	ra,8(sp)
    3b28:	df000115 	stw	fp,4(sp)
    3b2c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    3b30:	00800034 	movhi	r2,0
    3b34:	1098b404 	addi	r2,r2,25296
    3b38:	10800017 	ldw	r2,0(r2)
    3b3c:	1005003a 	cmpeq	r2,r2,zero
    3b40:	1000061e 	bne	r2,zero,3b5c <alt_get_errno+0x3c>
    3b44:	00800034 	movhi	r2,0
    3b48:	1098b404 	addi	r2,r2,25296
    3b4c:	10800017 	ldw	r2,0(r2)
    3b50:	103ee83a 	callr	r2
    3b54:	e0bfff15 	stw	r2,-4(fp)
    3b58:	00000306 	br	3b68 <alt_get_errno+0x48>
    3b5c:	00800034 	movhi	r2,0
    3b60:	109f3b04 	addi	r2,r2,31980
    3b64:	e0bfff15 	stw	r2,-4(fp)
    3b68:	e0bfff17 	ldw	r2,-4(fp)
}
    3b6c:	e037883a 	mov	sp,fp
    3b70:	dfc00117 	ldw	ra,4(sp)
    3b74:	df000017 	ldw	fp,0(sp)
    3b78:	dec00204 	addi	sp,sp,8
    3b7c:	f800283a 	ret

00003b80 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    3b80:	defffe04 	addi	sp,sp,-8
    3b84:	df000115 	stw	fp,4(sp)
    3b88:	df000104 	addi	fp,sp,4
    3b8c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    3b90:	e0bfff17 	ldw	r2,-4(fp)
    3b94:	108000d0 	cmplti	r2,r2,3
    3b98:	10000d1e 	bne	r2,zero,3bd0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    3b9c:	e0bfff17 	ldw	r2,-4(fp)
    3ba0:	00c00034 	movhi	r3,0
    3ba4:	18d74e04 	addi	r3,r3,23864
    3ba8:	10800324 	muli	r2,r2,12
    3bac:	10c5883a 	add	r2,r2,r3
    3bb0:	10800204 	addi	r2,r2,8
    3bb4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    3bb8:	e0bfff17 	ldw	r2,-4(fp)
    3bbc:	00c00034 	movhi	r3,0
    3bc0:	18d74e04 	addi	r3,r3,23864
    3bc4:	10800324 	muli	r2,r2,12
    3bc8:	10c5883a 	add	r2,r2,r3
    3bcc:	10000015 	stw	zero,0(r2)
  }
}
    3bd0:	e037883a 	mov	sp,fp
    3bd4:	df000017 	ldw	fp,0(sp)
    3bd8:	dec00104 	addi	sp,sp,4
    3bdc:	f800283a 	ret

00003be0 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    3be0:	defffa04 	addi	sp,sp,-24
    3be4:	df000515 	stw	fp,20(sp)
    3be8:	df000504 	addi	fp,sp,20
    3bec:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3bf0:	0005303a 	rdctl	r2,status
    3bf4:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3bf8:	e0fffd17 	ldw	r3,-12(fp)
    3bfc:	00bfff84 	movi	r2,-2
    3c00:	1884703a 	and	r2,r3,r2
    3c04:	1001703a 	wrctl	status,r2
  
  return context;
    3c08:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    3c0c:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
    3c10:	e0bfff17 	ldw	r2,-4(fp)
    3c14:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    3c18:	e0bffc17 	ldw	r2,-16(fp)
    3c1c:	10c00017 	ldw	r3,0(r2)
    3c20:	e0bffc17 	ldw	r2,-16(fp)
    3c24:	10800117 	ldw	r2,4(r2)
    3c28:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
    3c2c:	e0bffc17 	ldw	r2,-16(fp)
    3c30:	10c00117 	ldw	r3,4(r2)
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10800017 	ldw	r2,0(r2)
    3c3c:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    3c40:	e0fffc17 	ldw	r3,-16(fp)
    3c44:	e0bffc17 	ldw	r2,-16(fp)
    3c48:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
    3c4c:	e0fffc17 	ldw	r3,-16(fp)
    3c50:	e0bffc17 	ldw	r2,-16(fp)
    3c54:	18800015 	stw	r2,0(r3)
    3c58:	e0bffe17 	ldw	r2,-8(fp)
    3c5c:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3c60:	e0bffb17 	ldw	r2,-20(fp)
    3c64:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    3c68:	e037883a 	mov	sp,fp
    3c6c:	df000017 	ldw	fp,0(sp)
    3c70:	dec00104 	addi	sp,sp,4
    3c74:	f800283a 	ret

00003c78 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    3c78:	defffb04 	addi	sp,sp,-20
    3c7c:	dfc00415 	stw	ra,16(sp)
    3c80:	df000315 	stw	fp,12(sp)
    3c84:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    3c88:	d0a00817 	ldw	r2,-32736(gp)
    3c8c:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    3c90:	d0a68c17 	ldw	r2,-26064(gp)
    3c94:	10800044 	addi	r2,r2,1
    3c98:	d0a68c15 	stw	r2,-26064(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    3c9c:	00003106 	br	3d64 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
    3ca0:	e0bffe17 	ldw	r2,-8(fp)
    3ca4:	10800017 	ldw	r2,0(r2)
    3ca8:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    3cac:	e0bffe17 	ldw	r2,-8(fp)
    3cb0:	10800403 	ldbu	r2,16(r2)
    3cb4:	10803fcc 	andi	r2,r2,255
    3cb8:	1005003a 	cmpeq	r2,r2,zero
    3cbc:	1000051e 	bne	r2,zero,3cd4 <alt_tick+0x5c>
    3cc0:	d0a68c17 	ldw	r2,-26064(gp)
    3cc4:	1004c03a 	cmpne	r2,r2,zero
    3cc8:	1000021e 	bne	r2,zero,3cd4 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
    3ccc:	e0bffe17 	ldw	r2,-8(fp)
    3cd0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    3cd4:	e0bffe17 	ldw	r2,-8(fp)
    3cd8:	10c00217 	ldw	r3,8(r2)
    3cdc:	d0a68c17 	ldw	r2,-26064(gp)
    3ce0:	10c01e36 	bltu	r2,r3,3d5c <alt_tick+0xe4>
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	10800403 	ldbu	r2,16(r2)
    3cec:	10803fcc 	andi	r2,r2,255
    3cf0:	1004c03a 	cmpne	r2,r2,zero
    3cf4:	1000191e 	bne	r2,zero,3d5c <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
    3cf8:	e0bffe17 	ldw	r2,-8(fp)
    3cfc:	10c00317 	ldw	r3,12(r2)
    3d00:	e0bffe17 	ldw	r2,-8(fp)
    3d04:	11000517 	ldw	r4,20(r2)
    3d08:	183ee83a 	callr	r3
    3d0c:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    3d10:	e0bffd17 	ldw	r2,-12(fp)
    3d14:	1004c03a 	cmpne	r2,r2,zero
    3d18:	1000031e 	bne	r2,zero,3d28 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
    3d1c:	e13ffe17 	ldw	r4,-8(fp)
    3d20:	0003be00 	call	3be0 <alt_alarm_stop>
    3d24:	00000d06 	br	3d5c <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
    3d28:	e0bffe17 	ldw	r2,-8(fp)
    3d2c:	10c00217 	ldw	r3,8(r2)
    3d30:	e0bffd17 	ldw	r2,-12(fp)
    3d34:	1887883a 	add	r3,r3,r2
    3d38:	e0bffe17 	ldw	r2,-8(fp)
    3d3c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    3d40:	e0bffe17 	ldw	r2,-8(fp)
    3d44:	10c00217 	ldw	r3,8(r2)
    3d48:	d0a68c17 	ldw	r2,-26064(gp)
    3d4c:	1880032e 	bgeu	r3,r2,3d5c <alt_tick+0xe4>
        {
          alarm->rollover = 1;
    3d50:	e0fffe17 	ldw	r3,-8(fp)
    3d54:	00800044 	movi	r2,1
    3d58:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
    3d5c:	e0bfff17 	ldw	r2,-4(fp)
    3d60:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    3d64:	d0e00804 	addi	r3,gp,-32736
    3d68:	e0bffe17 	ldw	r2,-8(fp)
    3d6c:	10ffcc1e 	bne	r2,r3,3ca0 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
    3d70:	e037883a 	mov	sp,fp
    3d74:	dfc00117 	ldw	ra,4(sp)
    3d78:	df000017 	ldw	fp,0(sp)
    3d7c:	dec00204 	addi	sp,sp,8
    3d80:	f800283a 	ret

00003d84 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
    3d84:	defffd04 	addi	sp,sp,-12
    3d88:	dfc00215 	stw	ra,8(sp)
    3d8c:	df000115 	stw	fp,4(sp)
    3d90:	df000104 	addi	fp,sp,4
    3d94:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
    3d98:	e13fff17 	ldw	r4,-4(fp)
    3d9c:	0003dd40 	call	3dd4 <alt_busy_sleep>
}
    3da0:	e037883a 	mov	sp,fp
    3da4:	dfc00117 	ldw	ra,4(sp)
    3da8:	df000017 	ldw	fp,0(sp)
    3dac:	dec00204 	addi	sp,sp,8
    3db0:	f800283a 	ret

00003db4 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    3db4:	deffff04 	addi	sp,sp,-4
    3db8:	df000015 	stw	fp,0(sp)
    3dbc:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    3dc0:	000170fa 	wrctl	ienable,zero
}
    3dc4:	e037883a 	mov	sp,fp
    3dc8:	df000017 	ldw	fp,0(sp)
    3dcc:	dec00104 	addi	sp,sp,4
    3dd0:	f800283a 	ret

00003dd4 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    3dd4:	defffb04 	addi	sp,sp,-20
    3dd8:	df000415 	stw	fp,16(sp)
    3ddc:	df000404 	addi	fp,sp,16
    3de0:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
    3de4:	008000c4 	movi	r2,3
    3de8:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
    3dec:	e0fffc17 	ldw	r3,-16(fp)
    3df0:	008003f4 	movhi	r2,15
    3df4:	10909004 	addi	r2,r2,16960
    3df8:	1887383a 	mul	r3,r3,r2
    3dfc:	0080bef4 	movhi	r2,763
    3e00:	10bc2004 	addi	r2,r2,-3968
    3e04:	10c7203a 	divu	r3,r2,r3
    3e08:	00a00034 	movhi	r2,32768
    3e0c:	10bfffc4 	addi	r2,r2,-1
    3e10:	10c7203a 	divu	r3,r2,r3
    3e14:	e0bfff17 	ldw	r2,-4(fp)
    3e18:	10c5203a 	divu	r2,r2,r3
    3e1c:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
    3e20:	e0bffd17 	ldw	r2,-12(fp)
    3e24:	1005003a 	cmpeq	r2,r2,zero
    3e28:	1000251e 	bne	r2,zero,3ec0 <alt_busy_sleep+0xec>
  {
    for(i=0;i<big_loops;i++)
    3e2c:	e03ffe15 	stw	zero,-8(fp)
    3e30:	00001406 	br	3e84 <alt_busy_sleep+0xb0>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    3e34:	00a00034 	movhi	r2,32768
    3e38:	10bfffc4 	addi	r2,r2,-1
    3e3c:	10bfffc4 	addi	r2,r2,-1
    3e40:	103ffe1e 	bne	r2,zero,3e3c <alt_busy_sleep+0x68>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    3e44:	e0fffc17 	ldw	r3,-16(fp)
    3e48:	008003f4 	movhi	r2,15
    3e4c:	10909004 	addi	r2,r2,16960
    3e50:	1887383a 	mul	r3,r3,r2
    3e54:	0080bef4 	movhi	r2,763
    3e58:	10bc2004 	addi	r2,r2,-3968
    3e5c:	10c7203a 	divu	r3,r2,r3
    3e60:	00a00034 	movhi	r2,32768
    3e64:	10bfffc4 	addi	r2,r2,-1
    3e68:	10c7203a 	divu	r3,r2,r3
    3e6c:	e0bfff17 	ldw	r2,-4(fp)
    3e70:	10c5c83a 	sub	r2,r2,r3
    3e74:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    3e78:	e0bffe17 	ldw	r2,-8(fp)
    3e7c:	10800044 	addi	r2,r2,1
    3e80:	e0bffe15 	stw	r2,-8(fp)
    3e84:	e0fffe17 	ldw	r3,-8(fp)
    3e88:	e0bffd17 	ldw	r2,-12(fp)
    3e8c:	18bfe916 	blt	r3,r2,3e34 <alt_busy_sleep+0x60>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    3e90:	e0fffc17 	ldw	r3,-16(fp)
    3e94:	008003f4 	movhi	r2,15
    3e98:	10909004 	addi	r2,r2,16960
    3e9c:	1887383a 	mul	r3,r3,r2
    3ea0:	0080bef4 	movhi	r2,763
    3ea4:	10bc2004 	addi	r2,r2,-3968
    3ea8:	10c7203a 	divu	r3,r2,r3
    3eac:	e0bfff17 	ldw	r2,-4(fp)
    3eb0:	1885383a 	mul	r2,r3,r2
    3eb4:	10bfffc4 	addi	r2,r2,-1
    3eb8:	103ffe1e 	bne	r2,zero,3eb4 <alt_busy_sleep+0xe0>
    3ebc:	00000b06 	br	3eec <alt_busy_sleep+0x118>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    3ec0:	e0fffc17 	ldw	r3,-16(fp)
    3ec4:	008003f4 	movhi	r2,15
    3ec8:	10909004 	addi	r2,r2,16960
    3ecc:	1887383a 	mul	r3,r3,r2
    3ed0:	0080bef4 	movhi	r2,763
    3ed4:	10bc2004 	addi	r2,r2,-3968
    3ed8:	10c7203a 	divu	r3,r2,r3
    3edc:	e0bfff17 	ldw	r2,-4(fp)
    3ee0:	1885383a 	mul	r2,r3,r2
    3ee4:	10bfffc4 	addi	r2,r2,-1
    3ee8:	00bffe16 	blt	zero,r2,3ee4 <alt_busy_sleep+0x110>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
    3eec:	0005883a 	mov	r2,zero
}
    3ef0:	e037883a 	mov	sp,fp
    3ef4:	df000017 	ldw	fp,0(sp)
    3ef8:	dec00104 	addi	sp,sp,4
    3efc:	f800283a 	ret

00003f00 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    3f00:	defffa04 	addi	sp,sp,-24
    3f04:	dfc00515 	stw	ra,20(sp)
    3f08:	df000415 	stw	fp,16(sp)
    3f0c:	df000404 	addi	fp,sp,16
    3f10:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    3f14:	00800034 	movhi	r2,0
    3f18:	1098af04 	addi	r2,r2,25276
    3f1c:	10800017 	ldw	r2,0(r2)
    3f20:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    3f24:	00003306 	br	3ff4 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
    3f28:	e0bffd17 	ldw	r2,-12(fp)
    3f2c:	11000217 	ldw	r4,8(r2)
    3f30:	00043840 	call	4384 <strlen>
    3f34:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
    3f38:	e0bffd17 	ldw	r2,-12(fp)
    3f3c:	10c00217 	ldw	r3,8(r2)
    3f40:	e0bffc17 	ldw	r2,-16(fp)
    3f44:	1885883a 	add	r2,r3,r2
    3f48:	10bfffc4 	addi	r2,r2,-1
    3f4c:	10800003 	ldbu	r2,0(r2)
    3f50:	10803fcc 	andi	r2,r2,255
    3f54:	1080201c 	xori	r2,r2,128
    3f58:	10bfe004 	addi	r2,r2,-128
    3f5c:	10800bd8 	cmpnei	r2,r2,47
    3f60:	1000031e 	bne	r2,zero,3f70 <alt_find_file+0x70>
    {
      len -= 1;
    3f64:	e0bffc17 	ldw	r2,-16(fp)
    3f68:	10bfffc4 	addi	r2,r2,-1
    3f6c:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    3f70:	e0bffc17 	ldw	r2,-16(fp)
    3f74:	1007883a 	mov	r3,r2
    3f78:	e0bffe17 	ldw	r2,-8(fp)
    3f7c:	1885883a 	add	r2,r3,r2
    3f80:	10800003 	ldbu	r2,0(r2)
    3f84:	10803fcc 	andi	r2,r2,255
    3f88:	1080201c 	xori	r2,r2,128
    3f8c:	10bfe004 	addi	r2,r2,-128
    3f90:	10800be0 	cmpeqi	r2,r2,47
    3f94:	10000a1e 	bne	r2,zero,3fc0 <alt_find_file+0xc0>
    3f98:	e0bffc17 	ldw	r2,-16(fp)
    3f9c:	1007883a 	mov	r3,r2
    3fa0:	e0bffe17 	ldw	r2,-8(fp)
    3fa4:	1885883a 	add	r2,r3,r2
    3fa8:	10800003 	ldbu	r2,0(r2)
    3fac:	10803fcc 	andi	r2,r2,255
    3fb0:	1080201c 	xori	r2,r2,128
    3fb4:	10bfe004 	addi	r2,r2,-128
    3fb8:	1004c03a 	cmpne	r2,r2,zero
    3fbc:	10000a1e 	bne	r2,zero,3fe8 <alt_find_file+0xe8>
    3fc0:	e0bffd17 	ldw	r2,-12(fp)
    3fc4:	11000217 	ldw	r4,8(r2)
    3fc8:	e1bffc17 	ldw	r6,-16(fp)
    3fcc:	e17ffe17 	ldw	r5,-8(fp)
    3fd0:	00041b40 	call	41b4 <memcmp>
    3fd4:	1004c03a 	cmpne	r2,r2,zero
    3fd8:	1000031e 	bne	r2,zero,3fe8 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    3fdc:	e0bffd17 	ldw	r2,-12(fp)
    3fe0:	e0bfff15 	stw	r2,-4(fp)
    3fe4:	00000806 	br	4008 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
    3fe8:	e0bffd17 	ldw	r2,-12(fp)
    3fec:	10800017 	ldw	r2,0(r2)
    3ff0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    3ff4:	00c00034 	movhi	r3,0
    3ff8:	18d8af04 	addi	r3,r3,25276
    3ffc:	e0bffd17 	ldw	r2,-12(fp)
    4000:	10ffc91e 	bne	r2,r3,3f28 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    4004:	e03fff15 	stw	zero,-4(fp)
    4008:	e0bfff17 	ldw	r2,-4(fp)
}
    400c:	e037883a 	mov	sp,fp
    4010:	dfc00117 	ldw	ra,4(sp)
    4014:	df000017 	ldw	fp,0(sp)
    4018:	dec00204 	addi	sp,sp,8
    401c:	f800283a 	ret

00004020 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    4020:	defffc04 	addi	sp,sp,-16
    4024:	df000315 	stw	fp,12(sp)
    4028:	df000304 	addi	fp,sp,12
    402c:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    4030:	00bffa04 	movi	r2,-24
    4034:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    4038:	e03ffe15 	stw	zero,-8(fp)
    403c:	00001e06 	br	40b8 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	00c00034 	movhi	r3,0
    4048:	18d74e04 	addi	r3,r3,23864
    404c:	10800324 	muli	r2,r2,12
    4050:	10c5883a 	add	r2,r2,r3
    4054:	10800017 	ldw	r2,0(r2)
    4058:	1004c03a 	cmpne	r2,r2,zero
    405c:	1000131e 	bne	r2,zero,40ac <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
    4060:	e0bffe17 	ldw	r2,-8(fp)
    4064:	00c00034 	movhi	r3,0
    4068:	18d74e04 	addi	r3,r3,23864
    406c:	10800324 	muli	r2,r2,12
    4070:	10c7883a 	add	r3,r2,r3
    4074:	e0bfff17 	ldw	r2,-4(fp)
    4078:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
    407c:	00800034 	movhi	r2,0
    4080:	1098b304 	addi	r2,r2,25292
    4084:	10c00017 	ldw	r3,0(r2)
    4088:	e0bffe17 	ldw	r2,-8(fp)
    408c:	1880040e 	bge	r3,r2,40a0 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
    4090:	00c00034 	movhi	r3,0
    4094:	18d8b304 	addi	r3,r3,25292
    4098:	e0bffe17 	ldw	r2,-8(fp)
    409c:	18800015 	stw	r2,0(r3)
      }
      rc = i;
    40a0:	e0bffe17 	ldw	r2,-8(fp)
    40a4:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
    40a8:	00000606 	br	40c4 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    40ac:	e0bffe17 	ldw	r2,-8(fp)
    40b0:	10800044 	addi	r2,r2,1
    40b4:	e0bffe15 	stw	r2,-8(fp)
    40b8:	e0bffe17 	ldw	r2,-8(fp)
    40bc:	10800810 	cmplti	r2,r2,32
    40c0:	103fdf1e 	bne	r2,zero,4040 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    40c4:	e0bffd17 	ldw	r2,-12(fp)
}
    40c8:	e037883a 	mov	sp,fp
    40cc:	df000017 	ldw	fp,0(sp)
    40d0:	dec00104 	addi	sp,sp,4
    40d4:	f800283a 	ret

000040d8 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
    40d8:	defffb04 	addi	sp,sp,-20
    40dc:	df000415 	stw	fp,16(sp)
    40e0:	df000404 	addi	fp,sp,16
    40e4:	e13ffe15 	stw	r4,-8(fp)
    40e8:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
    40ec:	e0bfff17 	ldw	r2,-4(fp)
    40f0:	10840070 	cmpltui	r2,r2,4097
    40f4:	1000021e 	bne	r2,zero,4100 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
    40f8:	00840004 	movi	r2,4096
    40fc:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
    4100:	e0fffe17 	ldw	r3,-8(fp)
    4104:	e0bfff17 	ldw	r2,-4(fp)
    4108:	1885883a 	add	r2,r3,r2
    410c:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    4110:	e0bffe17 	ldw	r2,-8(fp)
    4114:	e0bffd15 	stw	r2,-12(fp)
    4118:	00000506 	br	4130 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    411c:	e0bffd17 	ldw	r2,-12(fp)
    4120:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    4124:	e0bffd17 	ldw	r2,-12(fp)
    4128:	10800804 	addi	r2,r2,32
    412c:	e0bffd15 	stw	r2,-12(fp)
    4130:	e0fffd17 	ldw	r3,-12(fp)
    4134:	e0bffc17 	ldw	r2,-16(fp)
    4138:	18bff836 	bltu	r3,r2,411c <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    413c:	e0bffe17 	ldw	r2,-8(fp)
    4140:	108007cc 	andi	r2,r2,31
    4144:	1005003a 	cmpeq	r2,r2,zero
    4148:	1000021e 	bne	r2,zero,4154 <alt_icache_flush+0x7c>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    414c:	e0bffd17 	ldw	r2,-12(fp)
    4150:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    4154:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    4158:	e037883a 	mov	sp,fp
    415c:	df000017 	ldw	fp,0(sp)
    4160:	dec00104 	addi	sp,sp,4
    4164:	f800283a 	ret

00004168 <atexit>:
    4168:	200b883a 	mov	r5,r4
    416c:	000d883a 	mov	r6,zero
    4170:	0009883a 	mov	r4,zero
    4174:	000f883a 	mov	r7,zero
    4178:	00043f81 	jmpi	43f8 <__register_exitproc>

0000417c <exit>:
    417c:	defffe04 	addi	sp,sp,-8
    4180:	000b883a 	mov	r5,zero
    4184:	dc000015 	stw	r16,0(sp)
    4188:	dfc00115 	stw	ra,4(sp)
    418c:	2021883a 	mov	r16,r4
    4190:	00045300 	call	4530 <__call_exitprocs>
    4194:	00800034 	movhi	r2,0
    4198:	1098b904 	addi	r2,r2,25316
    419c:	11000017 	ldw	r4,0(r2)
    41a0:	20800f17 	ldw	r2,60(r4)
    41a4:	10000126 	beq	r2,zero,41ac <exit+0x30>
    41a8:	103ee83a 	callr	r2
    41ac:	8009883a 	mov	r4,r16
    41b0:	00047200 	call	4720 <_exit>

000041b4 <memcmp>:
    41b4:	00c000c4 	movi	r3,3
    41b8:	1980032e 	bgeu	r3,r6,41c8 <memcmp+0x14>
    41bc:	2144b03a 	or	r2,r4,r5
    41c0:	10c4703a 	and	r2,r2,r3
    41c4:	10000f26 	beq	r2,zero,4204 <memcmp+0x50>
    41c8:	31ffffc4 	addi	r7,r6,-1
    41cc:	3000061e 	bne	r6,zero,41e8 <memcmp+0x34>
    41d0:	00000a06 	br	41fc <memcmp+0x48>
    41d4:	39ffffc4 	addi	r7,r7,-1
    41d8:	00bfffc4 	movi	r2,-1
    41dc:	21000044 	addi	r4,r4,1
    41e0:	29400044 	addi	r5,r5,1
    41e4:	38800526 	beq	r7,r2,41fc <memcmp+0x48>
    41e8:	20c00003 	ldbu	r3,0(r4)
    41ec:	28800003 	ldbu	r2,0(r5)
    41f0:	18bff826 	beq	r3,r2,41d4 <memcmp+0x20>
    41f4:	1885c83a 	sub	r2,r3,r2
    41f8:	f800283a 	ret
    41fc:	0005883a 	mov	r2,zero
    4200:	f800283a 	ret
    4204:	180f883a 	mov	r7,r3
    4208:	20c00017 	ldw	r3,0(r4)
    420c:	28800017 	ldw	r2,0(r5)
    4210:	18bfed1e 	bne	r3,r2,41c8 <memcmp+0x14>
    4214:	31bfff04 	addi	r6,r6,-4
    4218:	21000104 	addi	r4,r4,4
    421c:	29400104 	addi	r5,r5,4
    4220:	39bff936 	bltu	r7,r6,4208 <memcmp+0x54>
    4224:	003fe806 	br	41c8 <memcmp+0x14>

00004228 <memcpy>:
    4228:	01c003c4 	movi	r7,15
    422c:	2007883a 	mov	r3,r4
    4230:	3980032e 	bgeu	r7,r6,4240 <memcpy+0x18>
    4234:	2904b03a 	or	r2,r5,r4
    4238:	108000cc 	andi	r2,r2,3
    423c:	10000926 	beq	r2,zero,4264 <memcpy+0x3c>
    4240:	30000626 	beq	r6,zero,425c <memcpy+0x34>
    4244:	30cd883a 	add	r6,r6,r3
    4248:	28800003 	ldbu	r2,0(r5)
    424c:	29400044 	addi	r5,r5,1
    4250:	18800005 	stb	r2,0(r3)
    4254:	18c00044 	addi	r3,r3,1
    4258:	30fffb1e 	bne	r6,r3,4248 <memcpy+0x20>
    425c:	2005883a 	mov	r2,r4
    4260:	f800283a 	ret
    4264:	3811883a 	mov	r8,r7
    4268:	200f883a 	mov	r7,r4
    426c:	28c00017 	ldw	r3,0(r5)
    4270:	31bffc04 	addi	r6,r6,-16
    4274:	38c00015 	stw	r3,0(r7)
    4278:	28800117 	ldw	r2,4(r5)
    427c:	38800115 	stw	r2,4(r7)
    4280:	28c00217 	ldw	r3,8(r5)
    4284:	38c00215 	stw	r3,8(r7)
    4288:	28800317 	ldw	r2,12(r5)
    428c:	29400404 	addi	r5,r5,16
    4290:	38800315 	stw	r2,12(r7)
    4294:	39c00404 	addi	r7,r7,16
    4298:	41bff436 	bltu	r8,r6,426c <memcpy+0x44>
    429c:	008000c4 	movi	r2,3
    42a0:	1180072e 	bgeu	r2,r6,42c0 <memcpy+0x98>
    42a4:	1007883a 	mov	r3,r2
    42a8:	28800017 	ldw	r2,0(r5)
    42ac:	31bfff04 	addi	r6,r6,-4
    42b0:	29400104 	addi	r5,r5,4
    42b4:	38800015 	stw	r2,0(r7)
    42b8:	39c00104 	addi	r7,r7,4
    42bc:	19bffa36 	bltu	r3,r6,42a8 <memcpy+0x80>
    42c0:	3807883a 	mov	r3,r7
    42c4:	003fde06 	br	4240 <memcpy+0x18>

000042c8 <strcmp>:
    42c8:	2144b03a 	or	r2,r4,r5
    42cc:	108000cc 	andi	r2,r2,3
    42d0:	10001d1e 	bne	r2,zero,4348 <strcmp+0x80>
    42d4:	200f883a 	mov	r7,r4
    42d8:	28800017 	ldw	r2,0(r5)
    42dc:	21000017 	ldw	r4,0(r4)
    42e0:	280d883a 	mov	r6,r5
    42e4:	2080161e 	bne	r4,r2,4340 <strcmp+0x78>
    42e8:	023fbff4 	movhi	r8,65279
    42ec:	423fbfc4 	addi	r8,r8,-257
    42f0:	2207883a 	add	r3,r4,r8
    42f4:	01602074 	movhi	r5,32897
    42f8:	29602004 	addi	r5,r5,-32640
    42fc:	1946703a 	and	r3,r3,r5
    4300:	0104303a 	nor	r2,zero,r4
    4304:	10c4703a 	and	r2,r2,r3
    4308:	10001c1e 	bne	r2,zero,437c <strcmp+0xb4>
    430c:	4013883a 	mov	r9,r8
    4310:	2811883a 	mov	r8,r5
    4314:	00000106 	br	431c <strcmp+0x54>
    4318:	1800181e 	bne	r3,zero,437c <strcmp+0xb4>
    431c:	39c00104 	addi	r7,r7,4
    4320:	39000017 	ldw	r4,0(r7)
    4324:	31800104 	addi	r6,r6,4
    4328:	31400017 	ldw	r5,0(r6)
    432c:	2245883a 	add	r2,r4,r9
    4330:	1204703a 	and	r2,r2,r8
    4334:	0106303a 	nor	r3,zero,r4
    4338:	1886703a 	and	r3,r3,r2
    433c:	217ff626 	beq	r4,r5,4318 <strcmp+0x50>
    4340:	3809883a 	mov	r4,r7
    4344:	300b883a 	mov	r5,r6
    4348:	20c00007 	ldb	r3,0(r4)
    434c:	1800051e 	bne	r3,zero,4364 <strcmp+0x9c>
    4350:	00000606 	br	436c <strcmp+0xa4>
    4354:	21000044 	addi	r4,r4,1
    4358:	20c00007 	ldb	r3,0(r4)
    435c:	29400044 	addi	r5,r5,1
    4360:	18000226 	beq	r3,zero,436c <strcmp+0xa4>
    4364:	28800007 	ldb	r2,0(r5)
    4368:	18bffa26 	beq	r3,r2,4354 <strcmp+0x8c>
    436c:	20c00003 	ldbu	r3,0(r4)
    4370:	28800003 	ldbu	r2,0(r5)
    4374:	1885c83a 	sub	r2,r3,r2
    4378:	f800283a 	ret
    437c:	0005883a 	mov	r2,zero
    4380:	f800283a 	ret

00004384 <strlen>:
    4384:	208000cc 	andi	r2,r4,3
    4388:	2011883a 	mov	r8,r4
    438c:	1000161e 	bne	r2,zero,43e8 <strlen+0x64>
    4390:	20c00017 	ldw	r3,0(r4)
    4394:	017fbff4 	movhi	r5,65279
    4398:	297fbfc4 	addi	r5,r5,-257
    439c:	01e02074 	movhi	r7,32897
    43a0:	39e02004 	addi	r7,r7,-32640
    43a4:	1945883a 	add	r2,r3,r5
    43a8:	11c4703a 	and	r2,r2,r7
    43ac:	00c6303a 	nor	r3,zero,r3
    43b0:	1886703a 	and	r3,r3,r2
    43b4:	18000c1e 	bne	r3,zero,43e8 <strlen+0x64>
    43b8:	280d883a 	mov	r6,r5
    43bc:	380b883a 	mov	r5,r7
    43c0:	21000104 	addi	r4,r4,4
    43c4:	20800017 	ldw	r2,0(r4)
    43c8:	1187883a 	add	r3,r2,r6
    43cc:	1946703a 	and	r3,r3,r5
    43d0:	0084303a 	nor	r2,zero,r2
    43d4:	10c4703a 	and	r2,r2,r3
    43d8:	103ff926 	beq	r2,zero,43c0 <strlen+0x3c>
    43dc:	20800007 	ldb	r2,0(r4)
    43e0:	10000326 	beq	r2,zero,43f0 <strlen+0x6c>
    43e4:	21000044 	addi	r4,r4,1
    43e8:	20800007 	ldb	r2,0(r4)
    43ec:	103ffd1e 	bne	r2,zero,43e4 <strlen+0x60>
    43f0:	2205c83a 	sub	r2,r4,r8
    43f4:	f800283a 	ret

000043f8 <__register_exitproc>:
    43f8:	defffa04 	addi	sp,sp,-24
    43fc:	00800034 	movhi	r2,0
    4400:	1098b904 	addi	r2,r2,25316
    4404:	dc000015 	stw	r16,0(sp)
    4408:	14000017 	ldw	r16,0(r2)
    440c:	dd000415 	stw	r20,16(sp)
    4410:	2829883a 	mov	r20,r5
    4414:	81405217 	ldw	r5,328(r16)
    4418:	dcc00315 	stw	r19,12(sp)
    441c:	dc800215 	stw	r18,8(sp)
    4420:	dc400115 	stw	r17,4(sp)
    4424:	dfc00515 	stw	ra,20(sp)
    4428:	2023883a 	mov	r17,r4
    442c:	3027883a 	mov	r19,r6
    4430:	3825883a 	mov	r18,r7
    4434:	28002526 	beq	r5,zero,44cc <__register_exitproc+0xd4>
    4438:	29000117 	ldw	r4,4(r5)
    443c:	008007c4 	movi	r2,31
    4440:	11002716 	blt	r2,r4,44e0 <__register_exitproc+0xe8>
    4444:	8800101e 	bne	r17,zero,4488 <__register_exitproc+0x90>
    4448:	2105883a 	add	r2,r4,r4
    444c:	1085883a 	add	r2,r2,r2
    4450:	20c00044 	addi	r3,r4,1
    4454:	1145883a 	add	r2,r2,r5
    4458:	0009883a 	mov	r4,zero
    445c:	15000215 	stw	r20,8(r2)
    4460:	28c00115 	stw	r3,4(r5)
    4464:	2005883a 	mov	r2,r4
    4468:	dfc00517 	ldw	ra,20(sp)
    446c:	dd000417 	ldw	r20,16(sp)
    4470:	dcc00317 	ldw	r19,12(sp)
    4474:	dc800217 	ldw	r18,8(sp)
    4478:	dc400117 	ldw	r17,4(sp)
    447c:	dc000017 	ldw	r16,0(sp)
    4480:	dec00604 	addi	sp,sp,24
    4484:	f800283a 	ret
    4488:	29802204 	addi	r6,r5,136
    448c:	00800044 	movi	r2,1
    4490:	110e983a 	sll	r7,r2,r4
    4494:	30c04017 	ldw	r3,256(r6)
    4498:	2105883a 	add	r2,r4,r4
    449c:	1085883a 	add	r2,r2,r2
    44a0:	1185883a 	add	r2,r2,r6
    44a4:	19c6b03a 	or	r3,r3,r7
    44a8:	14802015 	stw	r18,128(r2)
    44ac:	14c00015 	stw	r19,0(r2)
    44b0:	00800084 	movi	r2,2
    44b4:	30c04015 	stw	r3,256(r6)
    44b8:	88bfe31e 	bne	r17,r2,4448 <__register_exitproc+0x50>
    44bc:	30804117 	ldw	r2,260(r6)
    44c0:	11c4b03a 	or	r2,r2,r7
    44c4:	30804115 	stw	r2,260(r6)
    44c8:	003fdf06 	br	4448 <__register_exitproc+0x50>
    44cc:	00800034 	movhi	r2,0
    44d0:	109f7c04 	addi	r2,r2,32240
    44d4:	100b883a 	mov	r5,r2
    44d8:	80805215 	stw	r2,328(r16)
    44dc:	003fd606 	br	4438 <__register_exitproc+0x40>
    44e0:	00800034 	movhi	r2,0
    44e4:	10800004 	addi	r2,r2,0
    44e8:	1000021e 	bne	r2,zero,44f4 <__register_exitproc+0xfc>
    44ec:	013fffc4 	movi	r4,-1
    44f0:	003fdc06 	br	4464 <__register_exitproc+0x6c>
    44f4:	01006404 	movi	r4,400
    44f8:	103ee83a 	callr	r2
    44fc:	1007883a 	mov	r3,r2
    4500:	103ffa26 	beq	r2,zero,44ec <__register_exitproc+0xf4>
    4504:	80805217 	ldw	r2,328(r16)
    4508:	180b883a 	mov	r5,r3
    450c:	18000115 	stw	zero,4(r3)
    4510:	18800015 	stw	r2,0(r3)
    4514:	80c05215 	stw	r3,328(r16)
    4518:	18006215 	stw	zero,392(r3)
    451c:	18006315 	stw	zero,396(r3)
    4520:	0009883a 	mov	r4,zero
    4524:	883fc826 	beq	r17,zero,4448 <__register_exitproc+0x50>
    4528:	003fd706 	br	4488 <__register_exitproc+0x90>

0000452c <register_fini>:
    452c:	f800283a 	ret

00004530 <__call_exitprocs>:
    4530:	00800034 	movhi	r2,0
    4534:	1098b904 	addi	r2,r2,25316
    4538:	10800017 	ldw	r2,0(r2)
    453c:	defff304 	addi	sp,sp,-52
    4540:	df000b15 	stw	fp,44(sp)
    4544:	d8800115 	stw	r2,4(sp)
    4548:	00800034 	movhi	r2,0
    454c:	10800004 	addi	r2,r2,0
    4550:	1005003a 	cmpeq	r2,r2,zero
    4554:	d8800215 	stw	r2,8(sp)
    4558:	d8800117 	ldw	r2,4(sp)
    455c:	dd400815 	stw	r21,32(sp)
    4560:	dd000715 	stw	r20,28(sp)
    4564:	10805204 	addi	r2,r2,328
    4568:	dfc00c15 	stw	ra,48(sp)
    456c:	ddc00a15 	stw	r23,40(sp)
    4570:	dd800915 	stw	r22,36(sp)
    4574:	dcc00615 	stw	r19,24(sp)
    4578:	dc800515 	stw	r18,20(sp)
    457c:	dc400415 	stw	r17,16(sp)
    4580:	dc000315 	stw	r16,12(sp)
    4584:	282b883a 	mov	r21,r5
    4588:	2039883a 	mov	fp,r4
    458c:	d8800015 	stw	r2,0(sp)
    4590:	2829003a 	cmpeq	r20,r5,zero
    4594:	d8800117 	ldw	r2,4(sp)
    4598:	14405217 	ldw	r17,328(r2)
    459c:	88001026 	beq	r17,zero,45e0 <__call_exitprocs+0xb0>
    45a0:	ddc00017 	ldw	r23,0(sp)
    45a4:	88800117 	ldw	r2,4(r17)
    45a8:	8c802204 	addi	r18,r17,136
    45ac:	143fffc4 	addi	r16,r2,-1
    45b0:	80000916 	blt	r16,zero,45d8 <__call_exitprocs+0xa8>
    45b4:	05bfffc4 	movi	r22,-1
    45b8:	a000151e 	bne	r20,zero,4610 <__call_exitprocs+0xe0>
    45bc:	8409883a 	add	r4,r16,r16
    45c0:	2105883a 	add	r2,r4,r4
    45c4:	1485883a 	add	r2,r2,r18
    45c8:	10c02017 	ldw	r3,128(r2)
    45cc:	a8c01126 	beq	r21,r3,4614 <__call_exitprocs+0xe4>
    45d0:	843fffc4 	addi	r16,r16,-1
    45d4:	85bff81e 	bne	r16,r22,45b8 <__call_exitprocs+0x88>
    45d8:	d8800217 	ldw	r2,8(sp)
    45dc:	10003126 	beq	r2,zero,46a4 <__call_exitprocs+0x174>
    45e0:	dfc00c17 	ldw	ra,48(sp)
    45e4:	df000b17 	ldw	fp,44(sp)
    45e8:	ddc00a17 	ldw	r23,40(sp)
    45ec:	dd800917 	ldw	r22,36(sp)
    45f0:	dd400817 	ldw	r21,32(sp)
    45f4:	dd000717 	ldw	r20,28(sp)
    45f8:	dcc00617 	ldw	r19,24(sp)
    45fc:	dc800517 	ldw	r18,20(sp)
    4600:	dc400417 	ldw	r17,16(sp)
    4604:	dc000317 	ldw	r16,12(sp)
    4608:	dec00d04 	addi	sp,sp,52
    460c:	f800283a 	ret
    4610:	8409883a 	add	r4,r16,r16
    4614:	88c00117 	ldw	r3,4(r17)
    4618:	2105883a 	add	r2,r4,r4
    461c:	1445883a 	add	r2,r2,r17
    4620:	18ffffc4 	addi	r3,r3,-1
    4624:	11800217 	ldw	r6,8(r2)
    4628:	1c001526 	beq	r3,r16,4680 <__call_exitprocs+0x150>
    462c:	10000215 	stw	zero,8(r2)
    4630:	303fe726 	beq	r6,zero,45d0 <__call_exitprocs+0xa0>
    4634:	00c00044 	movi	r3,1
    4638:	1c06983a 	sll	r3,r3,r16
    463c:	90804017 	ldw	r2,256(r18)
    4640:	8cc00117 	ldw	r19,4(r17)
    4644:	1884703a 	and	r2,r3,r2
    4648:	10001426 	beq	r2,zero,469c <__call_exitprocs+0x16c>
    464c:	90804117 	ldw	r2,260(r18)
    4650:	1884703a 	and	r2,r3,r2
    4654:	10000c1e 	bne	r2,zero,4688 <__call_exitprocs+0x158>
    4658:	2105883a 	add	r2,r4,r4
    465c:	1485883a 	add	r2,r2,r18
    4660:	11400017 	ldw	r5,0(r2)
    4664:	e009883a 	mov	r4,fp
    4668:	303ee83a 	callr	r6
    466c:	88800117 	ldw	r2,4(r17)
    4670:	98bfc81e 	bne	r19,r2,4594 <__call_exitprocs+0x64>
    4674:	b8800017 	ldw	r2,0(r23)
    4678:	147fd526 	beq	r2,r17,45d0 <__call_exitprocs+0xa0>
    467c:	003fc506 	br	4594 <__call_exitprocs+0x64>
    4680:	8c000115 	stw	r16,4(r17)
    4684:	003fea06 	br	4630 <__call_exitprocs+0x100>
    4688:	2105883a 	add	r2,r4,r4
    468c:	1485883a 	add	r2,r2,r18
    4690:	11000017 	ldw	r4,0(r2)
    4694:	303ee83a 	callr	r6
    4698:	003ff406 	br	466c <__call_exitprocs+0x13c>
    469c:	303ee83a 	callr	r6
    46a0:	003ff206 	br	466c <__call_exitprocs+0x13c>
    46a4:	88800117 	ldw	r2,4(r17)
    46a8:	1000081e 	bne	r2,zero,46cc <__call_exitprocs+0x19c>
    46ac:	89000017 	ldw	r4,0(r17)
    46b0:	20000726 	beq	r4,zero,46d0 <__call_exitprocs+0x1a0>
    46b4:	b9000015 	stw	r4,0(r23)
    46b8:	8809883a 	mov	r4,r17
    46bc:	00000000 	call	0 <__reset>
    46c0:	bc400017 	ldw	r17,0(r23)
    46c4:	883fb71e 	bne	r17,zero,45a4 <__call_exitprocs+0x74>
    46c8:	003fc506 	br	45e0 <__call_exitprocs+0xb0>
    46cc:	89000017 	ldw	r4,0(r17)
    46d0:	882f883a 	mov	r23,r17
    46d4:	2023883a 	mov	r17,r4
    46d8:	883fb21e 	bne	r17,zero,45a4 <__call_exitprocs+0x74>
    46dc:	003fc006 	br	45e0 <__call_exitprocs+0xb0>

000046e0 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
    46e0:	defffd04 	addi	sp,sp,-12
    46e4:	df000215 	stw	fp,8(sp)
    46e8:	df000204 	addi	fp,sp,8
    46ec:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
    46f0:	e0bfff17 	ldw	r2,-4(fp)
    46f4:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    46f8:	e0bffe17 	ldw	r2,-8(fp)
    46fc:	1005003a 	cmpeq	r2,r2,zero
    4700:	1000021e 	bne	r2,zero,470c <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
    4704:	002af070 	cmpltui	zero,zero,43969
    4708:	00000106 	br	4710 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
    470c:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
    4710:	e037883a 	mov	sp,fp
    4714:	df000017 	ldw	fp,0(sp)
    4718:	dec00104 	addi	sp,sp,4
    471c:	f800283a 	ret

00004720 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    4720:	defffd04 	addi	sp,sp,-12
    4724:	dfc00215 	stw	ra,8(sp)
    4728:	df000115 	stw	fp,4(sp)
    472c:	df000104 	addi	fp,sp,4
    4730:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
    4734:	e13fff17 	ldw	r4,-4(fp)
    4738:	00046e00 	call	46e0 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    473c:	003fff06 	br	473c <_exit+0x1c>
    4740:	0000452c 	andhi	zero,zero,276
