#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb 10 18:13:10 2022
# Process ID: 3892
# Current directory: C:/My_Designs/combination_lock/implement
# Command line: vivado.exe -mode batch -log vivado.log -journal transcript.log -source C:/My_Designs/combination_lock/implement/run_vivado.tcl
# Log file: C:/My_Designs/combination_lock/implement/vivado.log
# Journal file: C:/My_Designs/combination_lock/implement\transcript.log
#-----------------------------------------------------------
source C:/My_Designs/combination_lock/implement/run_vivado.tcl
# create_project -force combination_lock {C:\My_Designs\combination_lock\implement} -part 7a100tcsg324-1
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 288.738 ; gain = 0.000
# set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
# set_property top combination_lock [current_fileset]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# add_files -norecurse {C:\My_Designs\combination_lock\synthesis\combination_lock.edn}
# read_xdc {C:\My_Designs\combination_lock\src\lock.xdc}
# link_design
Command: link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Parsing EDIF File [C:/My_Designs/combination_lock/synthesis/combination_lock.edn]
Finished Parsing EDIF File [C:/My_Designs/combination_lock/synthesis/combination_lock.edn]
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/combination_lock/src/lock.xdc]
WARNING: [Vivado 12-507] No nets matched 'LE_IBUF'. [C:/My_Designs/combination_lock/src/lock.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My_Designs/combination_lock/src/lock.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/My_Designs/combination_lock/src/lock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 679.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 679.340 ; gain = 390.602
# opt_design -verbose -directive Default
Command: opt_design -verbose -directive Default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 699.301 ; gain = 19.961

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 208a8701b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1252.977 ; gain = 553.676

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-442] LUT Reduction optimized 0 LUTs
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 208a8701b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1393.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-442] LUT Reduction optimized 0 LUTs
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 208a8701b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1393.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[0]_i_1_n_1
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[0]_i_1_n_2
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[0]_i_1_n_3
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[20]_i_1_n_1
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[20]_i_1_n_2
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[20]_i_1_n_3
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: U6/DIVIDER_reg[8]_i_1_n_3
Phase 3 Sweep | Checksum: 1d16c63f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1393.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d16c63f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1393.520 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d16c63f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1393.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d16c63f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1393.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1393.520 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11cb16eb5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1393.520 ; gain = 0.000

Starting Power Optimization Task
Begin power optimizations | Checksum: 11cb16eb5
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-50] Optimizing power for module combination_lock ...
INFO: [Pwropt 34-167] No BRAM present in this design. Skipping BRAM power optimization.
End power optimizations | Checksum: 11cb16eb5
Power optimization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1393.520 ; gain = 0.000
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 0 bytes
Ending Power Optimization Task | Checksum: 11cb16eb5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1393.520 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11cb16eb5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1393.520 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1393.520 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11cb16eb5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1393.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1393.520 ; gain = 714.180
# write_checkpoint -force {combination_lock_opt.dcp}
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1393.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.339 . Memory (MB): peak = 1393.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/My_Designs/combination_lock/implement/combination_lock_opt.dcp' has been generated.
# catch { report_drc -file {combination_lock_opted.rpt} }
Command: report_drc -file combination_lock_opted.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/My_Designs/combination_lock/implement/combination_lock_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.520 ; gain = 0.000
# place_design -verbose -directive Default
Command: place_design -verbose -directive Default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1393.520 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c68604bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1393.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1393.520 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10206ac7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1393.520 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a130edda

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1393.520 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a130edda

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1393.520 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: a130edda

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1393.520 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: bc4f3205

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1393.520 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1393.520 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 2455c849

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1393.520 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 595ffccb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1393.520 ; gain = 0.000
Phase 2 Global Placement | Checksum: 595ffccb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1393.520 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c839eb38

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1393.520 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 6ca7d537

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1393.520 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 33f110eb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1393.520 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e7596315

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1393.520 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 113520ecb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.520 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a644e6ff

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.520 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 915d3545

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.520 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 915d3545

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.520 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16fffa950

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16fffa950

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1404.457 ; gain = 10.938
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.276. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ef845c50

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1404.457 ; gain = 10.938
Phase 4.1 Post Commit Optimization | Checksum: ef845c50

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1404.457 ; gain = 10.938

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ef845c50

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1404.457 ; gain = 10.938

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ef845c50

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1404.457 ; gain = 10.938

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1404.457 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 91b36916

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1404.457 ; gain = 10.938
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 91b36916

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1404.457 ; gain = 10.938
Ending Placer Task | Checksum: 7f61c49f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1404.457 ; gain = 10.938
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1404.457 ; gain = 10.938
# catch { write_pcf -force {combination_lock.pcf} }
# write_checkpoint -force {combination_lock_placed.dcp}
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1404.457 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1404.531 ; gain = 0.074
INFO: [Common 17-1381] The checkpoint 'C:/My_Designs/combination_lock/implement/combination_lock_placed.dcp' has been generated.
# catch { report_io -file {combination_lock_io_placed.rpt} }
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 1404.531 ; gain = 0.000
# catch { report_clock_utilization -file {combination_lock_clock_utilization_placed.rpt} }
# catch { report_utilization -file {combination_lock_utilization_placed.rpt} }
# catch { report_control_sets -verbose -file {combination_lock_control_sets_placed.rpt} }
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1404.531 ; gain = 0.000
# catch { report_timing_summary -file {combination_lock_timing_summary_placed.rpt} }
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# power_opt_design -verbose
Command: power_opt_design -verbose
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Begin power optimizations | Checksum: d58d2e95
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module combination_lock ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1504.203 ; gain = 9.039
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1504.203 ; gain = 0.000
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=15.276 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1504.262 ; gain = 9.098
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1531.230 ; gain = 27.027
Power optimization passes: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1531.230 ; gain = 36.066

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1531.230 ; gain = 0.000


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design combination_lock ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 2 accepted clusters 0

Number of Slice Registers augmented: 0 newly gated: 0 Total: 44
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 0
    LUT3 : 0
    LUT4 : 0
    LUT5 : 0
    LUT6 : 0

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: ed7250b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1531.230 ; gain = 0.000
INFO: [Pwropt 34-30] Power optimization finished successfully.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1531.230 ; gain = 0.000
End power optimizations | Checksum: 108b90499
Power optimization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1531.230 ; gain = 112.289
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 0 bytes

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1531.230 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 108b90499

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1531.230 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1531.230 ; gain = 112.289
# write_checkpoint -force {combination_lock_postplace_pwropt.dcp}
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1531.230 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1531.230 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/My_Designs/combination_lock/implement/combination_lock_postplace_pwropt.dcp' has been generated.
# catch { report_drc -file {combination_lock_postplace_pwropted.rpt} }
Command: report_drc -file combination_lock_postplace_pwropted.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/My_Designs/combination_lock/implement/combination_lock_postplace_pwropted.rpt.
report_drc completed successfully
# route_design -verbose -directive Default
Command: route_design -verbose -directive Default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1e142045 ConstDB: 0 ShapeSum: 94797a5e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7de2b48b

Time (s): cpu = 00:02:53 ; elapsed = 00:02:52 . Memory (MB): peak = 1556.168 ; gain = 24.938
Post Restoration Checksum: NetGraph: 6f5aebff NumContArr: e87c88c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7de2b48b

Time (s): cpu = 00:02:53 ; elapsed = 00:02:52 . Memory (MB): peak = 1556.168 ; gain = 24.938

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7de2b48b

Time (s): cpu = 00:02:53 ; elapsed = 00:02:52 . Memory (MB): peak = 1562.363 ; gain = 31.133

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7de2b48b

Time (s): cpu = 00:02:53 ; elapsed = 00:02:52 . Memory (MB): peak = 1562.363 ; gain = 31.133
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2367068ec

Time (s): cpu = 00:02:54 ; elapsed = 00:02:53 . Memory (MB): peak = 1570.203 ; gain = 38.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.260 | TNS=0.000  | WHS=-0.071 | THS=-0.545 |

Phase 2 Router Initialization | Checksum: 237c0c8ba

Time (s): cpu = 00:02:54 ; elapsed = 00:02:53 . Memory (MB): peak = 1570.203 ; gain = 38.973

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000783392 %
  Global Horizontal Routing Utilization  = 0.00106564 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 133
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 111
  Number of Partially Routed Nets     = 22
  Number of Node Overlaps             = 18


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19dde39c8

Time (s): cpu = 00:02:55 ; elapsed = 00:02:54 . Memory (MB): peak = 1570.203 ; gain = 38.973

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.864 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 7c6d1130

Time (s): cpu = 00:02:55 ; elapsed = 00:02:54 . Memory (MB): peak = 1570.203 ; gain = 38.973

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.864 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 220ca67c4

Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1570.203 ; gain = 38.973
Phase 4 Rip-up And Reroute | Checksum: 220ca67c4

Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1570.203 ; gain = 38.973

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 220ca67c4

Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1570.203 ; gain = 38.973

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 220ca67c4

Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1570.203 ; gain = 38.973
Phase 5 Delay and Skew Optimization | Checksum: 220ca67c4

Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1570.203 ; gain = 38.973

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a8435bf1

Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1570.203 ; gain = 38.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.960 | TNS=0.000  | WHS=0.231  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d972bc80

Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1570.203 ; gain = 38.973
Phase 6 Post Hold Fix | Checksum: 1d972bc80

Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1570.203 ; gain = 38.973

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0395178 %
  Global Horizontal Routing Utilization  = 0.014919 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 219249156

Time (s): cpu = 00:02:56 ; elapsed = 00:02:55 . Memory (MB): peak = 1570.203 ; gain = 38.973

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 219249156

Time (s): cpu = 00:02:56 ; elapsed = 00:02:55 . Memory (MB): peak = 1572.117 ; gain = 40.887

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16f89efb6

Time (s): cpu = 00:02:56 ; elapsed = 00:02:55 . Memory (MB): peak = 1572.117 ; gain = 40.887

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=14.960 | TNS=0.000  | WHS=0.231  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16f89efb6

Time (s): cpu = 00:02:56 ; elapsed = 00:02:55 . Memory (MB): peak = 1572.117 ; gain = 40.887
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:56 ; elapsed = 00:02:55 . Memory (MB): peak = 1572.117 ; gain = 40.887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:01 ; elapsed = 00:02:59 . Memory (MB): peak = 1572.117 ; gain = 40.887
# write_checkpoint -force {combination_lock_routed.dcp}
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1572.117 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.648 . Memory (MB): peak = 1583.293 ; gain = 11.176
INFO: [Common 17-1381] The checkpoint 'C:/My_Designs/combination_lock/implement/combination_lock_routed.dcp' has been generated.
# write_verilog -mode timesim -sdf_anno false -force {combination_lock.v}
# write_sdf -mode timesim -force {combination_lock.sdf}
# catch { report_drc -file {combination_lock_drc_routed.rpt} }
Command: report_drc -file combination_lock_drc_routed.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/My_Designs/combination_lock/implement/combination_lock_drc_routed.rpt.
report_drc completed successfully
# catch { report_power -file {combination_lock_power_routed.rpt} }
Command: report_power -file combination_lock_power_routed.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# catch { report_route_status -file {combination_lock_route_status_routed.rpt} }
# catch { report_timing_summary -file {combination_lock_timing_summary_routed.rpt} }
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# write_bitstream -force -file {combination_lock.bit}
Command: write_bitstream -force -file combination_lock.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net U1/OK_temp is a gated clock net sourced by a combinational pin U1/OK_temp_reg_i_2/O, cell U1/OK_temp_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U1/WRONG_temp is a gated clock net sourced by a combinational pin U1/WRONG_temp_reg_i_1/O, cell U1/WRONG_temp_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./combination_lock.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/My_Designs/combination_lock/implement/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Feb 10 18:19:38 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2036.098 ; gain = 433.117
INFO: [Common 17-206] Exiting Vivado at Thu Feb 10 18:19:38 2022...
