{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1630731064837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1630731064838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 04 07:51:04 2021 " "Processing started: Sat Sep 04 07:51:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1630731064838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1630731064838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mt11_controller_c-ii -c mt11_controller_c-ii " "Command: quartus_map --read_settings_files=on --write_settings_files=off mt11_controller_c-ii -c mt11_controller_c-ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1630731064838 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1630731065526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tm11.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tm11.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tm11 " "Found entity 1: tm11" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731065657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731065657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "includes/m304-1us.bdf 1 1 " "Found 1 design units, including 1 entities, in source file includes/m304-1us.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 m304-1us " "Found entity 1: m304-1us" {  } { { "includes/m304-1us.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/m304-1us.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731065659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731065659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "includes/m304-120ns.bdf 1 1 " "Found 1 design units, including 1 entities, in source file includes/m304-120ns.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 m304-120ns " "Found entity 1: m304-120ns" {  } { { "includes/m304-120ns.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/m304-120ns.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731065660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731065660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk10khzdiv_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk10khzdiv_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk10khzdiv_test-clk10khzdiv_test_architecture " "Found design unit 1: clk10khzdiv_test-clk10khzdiv_test_architecture" {  } { { "clk10khzdiv_test.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/clk10khzdiv_test.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066287 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk10khzdiv_test " "Found entity 1: clk10khzdiv_test" {  } { { "clk10khzdiv_test.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/clk10khzdiv_test.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mt11_controller_c-ii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mt11_controller_c-ii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mt11_controller_c-ii " "Found entity 1: mt11_controller_c-ii" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_led_pulse_stretcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_led_pulse_stretcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_led_pulse_stretcher-bus_led_pulse_stretcher_architecture " "Found design unit 1: bus_led_pulse_stretcher-bus_led_pulse_stretcher_architecture" {  } { { "bus_led_pulse_stretcher.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/bus_led_pulse_stretcher.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066292 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_led_pulse_stretcher " "Found entity 1: bus_led_pulse_stretcher" {  } { { "bus_led_pulse_stretcher.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/bus_led_pulse_stretcher.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_16_aload.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_16_aload.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_16_aload-SYN " "Found design unit 1: count_16_aload-SYN" {  } { { "count_16_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_16_aload.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066295 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_16_aload " "Found entity 1: count_16_aload" {  } { { "count_16_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_16_aload.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_qbus_out_16x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_qbus_out_16x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_qbus_out_16x8-SYN " "Found design unit 1: mux_qbus_out_16x8-SYN" {  } { { "mux_qbus_out_16x8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_qbus_out_16x8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066298 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_qbus_out_16x8 " "Found entity 1: mux_qbus_out_16x8" {  } { { "mux_qbus_out_16x8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_qbus_out_16x8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qbus_mux_8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qbus_mux_8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qbus_mux_8x16-SYN " "Found design unit 1: qbus_mux_8x16-SYN" {  } { { "qbus_mux_8x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066301 ""} { "Info" "ISGN_ENTITY_NAME" "1 qbus_mux_8x16 " "Found entity 1: qbus_mux_8x16" {  } { { "qbus_mux_8x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_8_aload.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_8_aload.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_8_aload-SYN " "Found design unit 1: count_8_aload-SYN" {  } { { "count_8_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066304 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_8_aload " "Found entity 1: count_8_aload" {  } { { "count_8_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_26-SYN " "Found design unit 1: count_26-SYN" {  } { { "count_26.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066306 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_26 " "Found entity 1: count_26" {  } { { "count_26.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_2_aload.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_2_aload.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_2_aload-SYN " "Found design unit 1: count_2_aload-SYN" {  } { { "count_2_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066309 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_2_aload " "Found entity 1: count_2_aload" {  } { { "count_2_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_6-SYN " "Found design unit 1: decode_6-SYN" {  } { { "decode_6.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066311 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_6 " "Found entity 1: decode_6" {  } { { "decode_6.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_8-SYN " "Found design unit 1: decode_8-SYN" {  } { { "decode_8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066314 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_8 " "Found entity 1: decode_8" {  } { { "decode_8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qbus_mux_4x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qbus_mux_4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qbus_mux_4x16-SYN " "Found design unit 1: qbus_mux_4x16-SYN" {  } { { "qbus_mux_4x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066316 ""} { "Info" "ISGN_ENTITY_NAME" "1 qbus_mux_4x16 " "Found entity 1: qbus_mux_4x16" {  } { { "qbus_mux_4x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066319 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sh-SYN " "Found design unit 1: sh-SYN" {  } { { "sh.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066322 ""} { "Info" "ISGN_ENTITY_NAME" "1 sh " "Found entity 1: sh" {  } { { "sh.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_m304_120ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_m304_120ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_m304_120ns-SYN " "Found design unit 1: count_m304_120ns-SYN" {  } { { "count_m304_120ns.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066325 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_m304_120ns " "Found entity 1: count_m304_120ns" {  } { { "count_m304_120ns.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/count_m304_1us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/count_m304_1us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_m304_1us-SYN " "Found design unit 1: count_m304_1us-SYN" {  } { { "output_files/count_m304_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066327 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_m304_1us " "Found entity 1: count_m304_1us" {  } { { "output_files/count_m304_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_m307_15us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_m307_15us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_m307_15us-SYN " "Found design unit 1: count_m307_15us-SYN" {  } { { "count_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066329 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_m307_15us " "Found entity 1: count_m307_15us" {  } { { "count_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_m307_15us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_m307_15us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_m307_15us-SYN " "Found design unit 1: comp_m307_15us-SYN" {  } { { "comp_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066331 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_m307_15us " "Found entity 1: comp_m307_15us" {  } { { "comp_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tm11_count_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tm11_count_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tm11_count_4bit-SYN " "Found design unit 1: tm11_count_4bit-SYN" {  } { { "tm11_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11_count_4bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066336 ""} { "Info" "ISGN_ENTITY_NAME" "1 tm11_count_4bit " "Found entity 1: tm11_count_4bit" {  } { { "tm11_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11_count_4bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/comp_74123_5us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/comp_74123_5us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_74123_5us-SYN " "Found design unit 1: comp_74123_5us-SYN" {  } { { "output_files/comp_74123_5us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066338 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_74123_5us " "Found entity 1: comp_74123_5us" {  } { { "output_files/comp_74123_5us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_74123_50ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_74123_50ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_74123_50ms-SYN " "Found design unit 1: count_74123_50ms-SYN" {  } { { "count_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066342 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_74123_50ms " "Found entity 1: count_74123_50ms" {  } { { "count_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/comp_74123_50ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/comp_74123_50ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_74123_50ms-SYN " "Found design unit 1: comp_74123_50ms-SYN" {  } { { "output_files/comp_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066344 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_74123_50ms " "Found entity 1: comp_74123_50ms" {  } { { "output_files/comp_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "includes/comp_74123_10us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file includes/comp_74123_10us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_74123_10us-SYN " "Found design unit 1: comp_74123_10us-SYN" {  } { { "includes/comp_74123_10us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066347 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_74123_10us " "Found entity 1: comp_74123_10us" {  } { { "includes/comp_74123_10us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "includes/comp_74123_1us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file includes/comp_74123_1us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_74123_1us-SYN " "Found design unit 1: comp_74123_1us-SYN" {  } { { "includes/comp_74123_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066354 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_74123_1us " "Found entity 1: comp_74123_1us" {  } { { "includes/comp_74123_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "includes/tu10_count_sdwn_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file includes/tu10_count_sdwn_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_count_sdwn_timer-SYN " "Found design unit 1: tu10_count_sdwn_timer-SYN" {  } { { "includes/tu10_count_sdwn_timer.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066356 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_count_sdwn_timer " "Found entity 1: tu10_count_sdwn_timer" {  } { { "includes/tu10_count_sdwn_timer.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_dma_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_dma_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_dma_test-SYN " "Found design unit 1: constant_dma_test-SYN" {  } { { "constant_dma_test.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/constant_dma_test.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066358 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant_dma_test " "Found entity 1: constant_dma_test" {  } { { "constant_dma_test.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/constant_dma_test.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_10khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_10khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_10khz-SYN " "Found design unit 1: comp_10khz-SYN" {  } { { "comp_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_10khz.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066361 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_10khz " "Found entity 1: comp_10khz" {  } { { "comp_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_10khz.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_const_wr_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_const_wr_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_const_wr_cnt-SYN " "Found design unit 1: test_const_wr_cnt-SYN" {  } { { "test_const_wr_cnt.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/test_const_wr_cnt.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066363 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_const_wr_cnt " "Found entity 1: test_const_wr_cnt" {  } { { "test_const_wr_cnt.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/test_const_wr_cnt.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "includes/tu10_4x8_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file includes/tu10_4x8_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_4x8_mux-SYN " "Found design unit 1: tu10_4x8_mux-SYN" {  } { { "includes/tu10_4x8_mux.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_4x8_mux.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066365 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_4x8_mux " "Found entity 1: tu10_4x8_mux" {  } { { "includes/tu10_4x8_mux.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_4x8_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mt11_controller_c-ii " "Elaborating entity \"mt11_controller_c-ii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1630731066555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tm11 tm11:tm11 " "Elaborating entity \"tm11\" for hierarchy \"tm11:tm11\"" {  } { { "mt11_controller_c-ii.bdf" "tm11" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 88 664 856 584 "tm11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066562 ""}
{ "Warning" "WGDFX_INCONSISTENT_IO_TYPE" "qbus_a " "Found inconsistent I/O type for element \"qbus_a\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 856 1352 1528 872 "qbus_a\[21..18\]" "" } { 992 1352 1528 1008 "qbus_a\[17..16\]" "" } } } }  } 0 275086 "Found inconsistent I/O type for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731066567 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "qbus_a " "Converted elements in bus name \"qbus_a\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "qbus_a\[21..18\] qbus_a21..18 " "Converted element name(s) from \"qbus_a\[21..18\]\" to \"qbus_a21..18\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 856 1352 1528 872 "qbus_a\[21..18\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066567 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "qbus_a\[17..16\] qbus_a17..16 " "Converted element name(s) from \"qbus_a\[17..16\]\" to \"qbus_a17..16\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 992 1352 1528 1008 "qbus_a\[17..16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066567 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 856 1352 1528 872 "qbus_a\[21..18\]" "" } { 992 1352 1528 1008 "qbus_a\[17..16\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1630731066567 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "qbus_refresh " "Pin \"qbus_refresh\" not connected" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 464 1432 1608 480 "qbus_refresh" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1630731066568 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "qbus_halt " "Pin \"qbus_halt\" not connected" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 480 1432 1608 496 "qbus_halt" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1630731066568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_led_pulse_stretcher tm11:tm11\|bus_led_pulse_stretcher:inst28 " "Elaborating entity \"bus_led_pulse_stretcher\" for hierarchy \"tm11:tm11\|bus_led_pulse_stretcher:inst28\"" {  } { { "tm11.bdf" "inst28" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1656 1696 1840 1712 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sh tm11:tm11\|sh:inst27 " "Elaborating entity \"sh\" for hierarchy \"tm11:tm11\|sh:inst27\"" {  } { { "tm11.bdf" "inst27" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2128 424 568 2256 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "sh.vhd" "LPM_SHIFTREG_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "sh.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731066606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066608 ""}  } { { "sh.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sh.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731066608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6 tm11:tm11\|decode_6:inst33 " "Elaborating entity \"decode_6\" for hierarchy \"tm11:tm11\|decode_6:inst33\"" {  } { { "tm11.bdf" "inst33" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1736 1000 1128 1864 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode_6.vhd" "LPM_DECODE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode_6.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731066656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066656 ""}  } { { "decode_6.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_6.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731066656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s6f " "Found entity 1: decode_s6f" {  } { { "db/decode_s6f.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/decode_s6f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s6f tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\|decode_s6f:auto_generated " "Elaborating entity \"decode_s6f\" for hierarchy \"tm11:tm11\|decode_6:inst33\|lpm_decode:LPM_DECODE_component\|decode_s6f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m304-1us tm11:tm11\|m304-1us:inst185 " "Elaborating entity \"m304-1us\" for hierarchy \"tm11:tm11\|m304-1us:inst185\"" {  } { { "tm11.bdf" "inst185" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 8368 368 496 8464 "inst185" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_m304_1us tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393 " "Elaborating entity \"count_m304_1us\" for hierarchy \"tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\"" {  } { { "includes/m304-1us.bdf" "inst393" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/m304-1us.bdf" { { 176 192 336 272 "inst393" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\"" {  } { { "output_files/count_m304_1us.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\"" {  } { { "output_files/count_m304_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731066797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066797 ""}  } { { "output_files/count_m304_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/count_m304_1us.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731066797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ini.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ini.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ini " "Found entity 1: cntr_ini" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731066876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731066876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ini tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated " "Elaborating entity \"cntr_ini\" for hierarchy \"tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8 tm11:tm11\|decode_8:inst34 " "Elaborating entity \"decode_8\" for hierarchy \"tm11:tm11\|decode_8:inst34\"" {  } { { "tm11.bdf" "inst34" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5608 376 504 5784 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode_8.vhd" "LPM_DECODE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode_8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731066992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"tm11:tm11\|decode_8:inst34\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731066992 ""}  } { { "decode_8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/decode_8.vhd" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731066992 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comp_2x3.vhd 2 1 " "Using design file comp_2x3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_2x3-SYN " "Found design unit 1: comp_2x3-SYN" {  } { { "comp_2x3.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731067008 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_2x3 " "Found entity 1: comp_2x3" {  } { { "comp_2x3.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731067008 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1630731067008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_2x3 tm11:tm11\|comp_2x3:inst111 " "Elaborating entity \"comp_2x3\" for hierarchy \"tm11:tm11\|comp_2x3:inst111\"" {  } { { "tm11.bdf" "inst111" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4256 224 352 4352 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_2x3.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_2x3.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731067040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067041 ""}  } { { "comp_2x3.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_2x3.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731067041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8hg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8hg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8hg " "Found entity 1: cmpr_8hg" {  } { { "db/cmpr_8hg.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cmpr_8hg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731067115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731067115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8hg tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\|cmpr_8hg:auto_generated " "Elaborating entity \"cmpr_8hg\" for hierarchy \"tm11:tm11\|comp_2x3:inst111\|lpm_compare:LPM_COMPARE_component\|cmpr_8hg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m304-120ns tm11:tm11\|m304-120ns:inst182 " "Elaborating entity \"m304-120ns\" for hierarchy \"tm11:tm11\|m304-120ns:inst182\"" {  } { { "tm11.bdf" "inst182" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5304 208 336 5400 "inst182" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_m304_120ns tm11:tm11\|m304-120ns:inst182\|count_m304_120ns:inst426 " "Elaborating entity \"count_m304_120ns\" for hierarchy \"tm11:tm11\|m304-120ns:inst182\|count_m304_120ns:inst426\"" {  } { { "includes/m304-120ns.bdf" "inst426" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/m304-120ns.bdf" { { 176 192 336 272 "inst426" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|m304-120ns:inst182\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|m304-120ns:inst182\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_m304_120ns.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|m304-120ns:inst182\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|m304-120ns:inst182\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_m304_120ns.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731067179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|m304-120ns:inst182\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|m304-120ns:inst182\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067179 ""}  } { { "count_m304_120ns.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m304_120ns.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731067179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gni " "Found entity 1: cntr_gni" {  } { { "db/cntr_gni.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_gni.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731067254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731067254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gni tm11:tm11\|m304-120ns:inst182\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated " "Elaborating entity \"cntr_gni\" for hierarchy \"tm11:tm11\|m304-120ns:inst182\|count_m304_120ns:inst426\|lpm_counter:LPM_COUNTER_component\|cntr_gni:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_8_aload tm11:tm11\|count_8_aload:inst47 " "Elaborating entity \"count_8_aload\" for hierarchy \"tm11:tm11\|count_8_aload:inst47\"" {  } { { "tm11.bdf" "inst47" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1968 1968 2112 2064 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_8_aload.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_8_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731067281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067281 ""}  } { { "count_8_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_8_aload.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731067281 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_kgj.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_kgj.tdf" 135 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1630731067370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgj " "Found entity 1: cntr_kgj" {  } { { "db/cntr_kgj.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_kgj.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731067370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731067370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgj tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated " "Elaborating entity \"cntr_kgj\" for hierarchy \"tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_m307_15us tm11:tm11\|comp_m307_15us:inst496 " "Elaborating entity \"comp_m307_15us\" for hierarchy \"tm11:tm11\|comp_m307_15us:inst496\"" {  } { { "tm11.bdf" "inst496" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 15016 688 816 15112 "inst496" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tm11:tm11\|comp_m307_15us:inst496\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tm11:tm11\|comp_m307_15us:inst496\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_m307_15us.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|comp_m307_15us:inst496\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tm11:tm11\|comp_m307_15us:inst496\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731067470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|comp_m307_15us:inst496\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tm11:tm11\|comp_m307_15us:inst496\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067470 ""}  } { { "comp_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_m307_15us.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731067470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_l7j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_l7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_l7j " "Found entity 1: cmpr_l7j" {  } { { "db/cmpr_l7j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cmpr_l7j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731067545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731067545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_l7j tm11:tm11\|comp_m307_15us:inst496\|lpm_compare:LPM_COMPARE_component\|cmpr_l7j:auto_generated " "Elaborating entity \"cmpr_l7j\" for hierarchy \"tm11:tm11\|comp_m307_15us:inst496\|lpm_compare:LPM_COMPARE_component\|cmpr_l7j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_m307_15us tm11:tm11\|count_m307_15us:inst493 " "Elaborating entity \"count_m307_15us\" for hierarchy \"tm11:tm11\|count_m307_15us:inst493\"" {  } { { "tm11.bdf" "inst493" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 15024 528 672 15120 "inst493" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_m307_15us:inst493\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_m307_15us:inst493\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_m307_15us.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_m307_15us:inst493\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_m307_15us:inst493\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731067572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_m307_15us:inst493\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_m307_15us:inst493\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067572 ""}  } { { "count_m307_15us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_m307_15us.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731067572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mni " "Found entity 1: cntr_mni" {  } { { "db/cntr_mni.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_mni.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731067647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731067647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mni tm11:tm11\|count_m307_15us:inst493\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated " "Elaborating entity \"cntr_mni\" for hierarchy \"tm11:tm11\|count_m307_15us:inst493\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_2_aload tm11:tm11\|count_2_aload:inst53 " "Elaborating entity \"count_2_aload\" for hierarchy \"tm11:tm11\|count_2_aload:inst53\"" {  } { { "tm11.bdf" "inst53" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 2144 1968 2112 2240 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_2_aload.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_2_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731067850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067850 ""}  } { { "count_2_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_2_aload.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731067850 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_j1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_j1j.tdf" 99 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1630731067922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j1j " "Found entity 1: cntr_j1j" {  } { { "db/cntr_j1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_j1j.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731067923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731067923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j1j tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\|cntr_j1j:auto_generated " "Elaborating entity \"cntr_j1j\" for hierarchy \"tm11:tm11\|count_2_aload:inst53\|lpm_counter:LPM_COUNTER_component\|cntr_j1j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qbus_mux_4x16 tm11:tm11\|qbus_mux_4x16:inst30 " "Elaborating entity \"qbus_mux_4x16\" for hierarchy \"tm11:tm11\|qbus_mux_4x16:inst30\"" {  } { { "tm11.bdf" "inst30" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1080 784 928 1192 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731067998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\"" {  } { { "qbus_mux_4x16.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\"" {  } { { "qbus_mux_4x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731068022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068022 ""}  } { { "qbus_mux_4x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_4x16.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731068022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p4e " "Found entity 1: mux_p4e" {  } { { "db/mux_p4e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_p4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731068099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731068099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p4e tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated " "Elaborating entity \"mux_p4e\" for hierarchy \"tm11:tm11\|qbus_mux_4x16:inst30\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qbus_mux_8x16 tm11:tm11\|qbus_mux_8x16:inst22 " "Elaborating entity \"qbus_mux_8x16\" for hierarchy \"tm11:tm11\|qbus_mux_8x16:inst22\"" {  } { { "tm11.bdf" "inst22" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1088 408 552 1232 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\"" {  } { { "qbus_mux_8x16.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\"" {  } { { "qbus_mux_8x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 175 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731068125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 6 " "Parameter \"LPM_SIZE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068125 ""}  } { { "qbus_mux_8x16.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/qbus_mux_8x16.vhd" 175 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731068125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s4e " "Found entity 1: mux_s4e" {  } { { "db/mux_s4e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_s4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731068204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731068204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s4e tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\|mux_s4e:auto_generated " "Elaborating entity \"mux_s4e\" for hierarchy \"tm11:tm11\|qbus_mux_8x16:inst22\|LPM_MUX:LPM_MUX_component\|mux_s4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068208 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cnt_timer_10khz.vhd 2 1 " "Using design file cnt_timer_10khz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_timer_10khz-SYN " "Found design unit 1: cnt_timer_10khz-SYN" {  } { { "cnt_timer_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731068244 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_timer_10khz " "Found entity 1: cnt_timer_10khz" {  } { { "cnt_timer_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731068244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1630731068244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_timer_10khz tm11:tm11\|cnt_timer_10khz:inst83 " "Elaborating entity \"cnt_timer_10khz\" for hierarchy \"tm11:tm11\|cnt_timer_10khz:inst83\"" {  } { { "tm11.bdf" "inst83" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4296 1232 1376 4376 "inst83" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt_timer_10khz.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt_timer_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731068263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 1249 " "Parameter \"lpm_avalue\" = \"1249\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068263 ""}  } { { "cnt_timer_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/cnt_timer_10khz.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731068263 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_mik.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_mik.tdf" 151 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1630731068344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mik.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mik.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mik " "Found entity 1: cntr_mik" {  } { { "db/cntr_mik.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_mik.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731068344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731068344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mik tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\|cntr_mik:auto_generated " "Elaborating entity \"cntr_mik\" for hierarchy \"tm11:tm11\|cnt_timer_10khz:inst83\|lpm_counter:LPM_COUNTER_component\|cntr_mik:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 tm11:tm11\|lpm_constant0:inst42 " "Elaborating entity \"lpm_constant0\" for hierarchy \"tm11:tm11\|lpm_constant0:inst42\"" {  } { { "tm11.bdf" "inst42" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1064 568 680 1112 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731068377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"tm11:tm11\|lpm_constant0:inst42\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 148 " "Parameter \"lpm_cvalue\" = \"148\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068378 ""}  } { { "lpm_constant0.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731068378 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2x4.vhd 2 1 " "Using design file mux_2x4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x4-SYN " "Found design unit 1: mux_2x4-SYN" {  } { { "mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731068407 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x4 " "Found entity 1: mux_2x4" {  } { { "mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731068407 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1630731068407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x4 tm11:tm11\|mux_2x4:inst10 " "Elaborating entity \"mux_2x4\" for hierarchy \"tm11:tm11\|mux_2x4:inst10\"" {  } { { "tm11.bdf" "inst10" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 6840 208 352 6920 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_2x4.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731068425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068425 ""}  } { { "mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux_2x4.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731068425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_33e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_33e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_33e " "Found entity 1: mux_33e" {  } { { "db/mux_33e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_33e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731068498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731068498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_33e tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated " "Elaborating entity \"mux_33e\" for hierarchy \"tm11:tm11\|mux_2x4:inst10\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_26 tm11:tm11\|count_26:inst48 " "Elaborating entity \"count_26\" for hierarchy \"tm11:tm11\|count_26:inst48\"" {  } { { "tm11.bdf" "inst48" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1736 1968 2112 1800 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_26.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_26.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731068527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068527 ""}  } { { "count_26.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_26.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731068527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dmh " "Found entity 1: cntr_dmh" {  } { { "db/cntr_dmh.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_dmh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731068601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731068601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dmh tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\|cntr_dmh:auto_generated " "Elaborating entity \"cntr_dmh\" for hierarchy \"tm11:tm11\|count_26:inst48\|lpm_counter:LPM_COUNTER_component\|cntr_dmh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068605 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10.bdf 1 1 " "Using design file tu10.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tu10 " "Found entity 1: tu10" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731068620 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1630731068620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10 tu10:tu10 " "Elaborating entity \"tu10\" for hierarchy \"tu10:tu10\"" {  } { { "mt11_controller_c-ii.bdf" "tu10" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 88 176 368 584 "tu10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731068623 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "CRC_H\[4..2\] " "Not all bits in bus \"CRC_H\[4..2\]\" are used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4176 576 688 4192 "CRC_H\[2\]" "" } { 4368 984 1084 4384 "CRC_H\[2\]" "" } { 4080 984 1085 4096 "CRC_H\[4\]" "" } { 3984 576 688 4000 "CRC_H\[4\]" "" } { 7256 2256 2360 7272 "CRC_H\[2\]" "" } { 7288 2256 2360 7304 "CRC_H\[4\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1630731069086 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "CRC_H " "Converted elements in bus name \"CRC_H\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CRC_H\[2\] CRC_H2 " "Converted element name(s) from \"CRC_H\[2\]\" to \"CRC_H2\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4176 576 688 4192 "CRC_H\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069088 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CRC_H\[2\] CRC_H2 " "Converted element name(s) from \"CRC_H\[2\]\" to \"CRC_H2\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4368 984 1084 4384 "CRC_H\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069088 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CRC_H\[4\] CRC_H4 " "Converted element name(s) from \"CRC_H\[4\]\" to \"CRC_H4\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4080 984 1085 4096 "CRC_H\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069088 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CRC_H\[4\] CRC_H4 " "Converted element name(s) from \"CRC_H\[4\]\" to \"CRC_H4\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3984 576 688 4000 "CRC_H\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069088 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CRC_H\[2\] CRC_H2 " "Converted element name(s) from \"CRC_H\[2\]\" to \"CRC_H2\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7256 2256 2360 7272 "CRC_H\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069088 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CRC_H\[4\] CRC_H4 " "Converted element name(s) from \"CRC_H\[4\]\" to \"CRC_H4\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7288 2256 2360 7304 "CRC_H\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069088 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4176 576 688 4192 "CRC_H\[2\]" "" } { 4368 984 1084 4384 "CRC_H\[2\]" "" } { 4080 984 1085 4096 "CRC_H\[4\]" "" } { 3984 576 688 4000 "CRC_H\[4\]" "" } { 7256 2256 2360 7272 "CRC_H\[2\]" "" } { 7288 2256 2360 7304 "CRC_H\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1630731069088 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst208 " "Primitive \"AND3\" of instance \"inst208\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5720 2200 2264 5768 "inst208" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1630731069105 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst365 " "Primitive \"NOT\" of instance \"inst365\" not used" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7584 1680 1728 7616 "inst365" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1630731069105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_74123_5us tu10:tu10\|comp_74123_5us:inst289 " "Elaborating entity \"comp_74123_5us\" for hierarchy \"tu10:tu10\|comp_74123_5us:inst289\"" {  } { { "tu10.bdf" "inst289" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2768 3072 3200 2864 "inst289" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/comp_74123_5us.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/comp_74123_5us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731069141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tu10:tu10\|comp_74123_5us:inst289\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069141 ""}  } { { "output_files/comp_74123_5us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_5us.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731069141 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10_count_16bit_aload.vhd 2 1 " "Using design file tu10_count_16bit_aload.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_count_16bit_aload-SYN " "Found design unit 1: tu10_count_16bit_aload-SYN" {  } { { "tu10_count_16bit_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731069223 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_count_16bit_aload " "Found entity 1: tu10_count_16bit_aload" {  } { { "tu10_count_16bit_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731069223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1630731069223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_count_16bit_aload tu10:tu10\|tu10_count_16bit_aload:inst220 " "Elaborating entity \"tu10_count_16bit_aload\" for hierarchy \"tu10:tu10\|tu10_count_16bit_aload:inst220\"" {  } { { "tu10.bdf" "inst220" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6784 1456 1600 6880 "inst220" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\"" {  } { { "tu10_count_16bit_aload.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\"" {  } { { "tu10_count_16bit_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731069246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069247 ""}  } { { "tu10_count_16bit_aload.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_16bit_aload.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731069247 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 169 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1630731069325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_83j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_83j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_83j " "Found entity 1: cntr_83j" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731069326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731069326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_83j tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated " "Elaborating entity \"cntr_83j\" for hierarchy \"tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_74123_10us tu10:tu10\|comp_74123_10us:inst281 " "Elaborating entity \"comp_74123_10us\" for hierarchy \"tu10:tu10\|comp_74123_10us:inst281\"" {  } { { "tu10.bdf" "inst281" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6656 464 592 6752 "inst281" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component\"" {  } { { "includes/comp_74123_10us.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component\"" {  } { { "includes/comp_74123_10us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731069354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tu10:tu10\|comp_74123_10us:inst281\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069354 ""}  } { { "includes/comp_74123_10us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_10us.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731069354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_10khz tu10:tu10\|comp_10khz:inst58 " "Elaborating entity \"comp_10khz\" for hierarchy \"tu10:tu10\|comp_10khz:inst58\"" {  } { { "tu10.bdf" "inst58" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 1352 776 904 1448 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tu10:tu10\|comp_10khz:inst58\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tu10:tu10\|comp_10khz:inst58\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_10khz.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_10khz.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|comp_10khz:inst58\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tu10:tu10\|comp_10khz:inst58\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_10khz.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731069406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|comp_10khz:inst58\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tu10:tu10\|comp_10khz:inst58\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069406 ""}  } { { "comp_10khz.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/comp_10khz.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731069406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_v8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_v8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_v8j " "Found entity 1: cmpr_v8j" {  } { { "db/cmpr_v8j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cmpr_v8j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731069479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731069479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_v8j tu10:tu10\|comp_10khz:inst58\|lpm_compare:LPM_COMPARE_component\|cmpr_v8j:auto_generated " "Elaborating entity \"cmpr_v8j\" for hierarchy \"tu10:tu10\|comp_10khz:inst58\|lpm_compare:LPM_COMPARE_component\|cmpr_v8j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_74123_50ms tu10:tu10\|count_74123_50ms:inst363 " "Elaborating entity \"count_74123_50ms\" for hierarchy \"tu10:tu10\|count_74123_50ms:inst363\"" {  } { { "tu10.bdf" "inst363" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 1352 616 760 1448 "inst363" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_74123_50ms.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731069508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069508 ""}  } { { "count_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/count_74123_50ms.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731069508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_94i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_94i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_94i " "Found entity 1: cntr_94i" {  } { { "db/cntr_94i.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_94i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731069582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731069582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_94i tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component\|cntr_94i:auto_generated " "Elaborating entity \"cntr_94i\" for hierarchy \"tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component\|cntr_94i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069586 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10_mux_2x4.vhd 2 1 " "Using design file tu10_mux_2x4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_mux_2x4-SYN " "Found design unit 1: tu10_mux_2x4-SYN" {  } { { "tu10_mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_mux_2x4.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731069598 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_mux_2x4 " "Found entity 1: tu10_mux_2x4" {  } { { "tu10_mux_2x4.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_mux_2x4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731069598 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1630731069598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_mux_2x4 tu10:tu10\|tu10_mux_2x4:inst218 " "Elaborating entity \"tu10_mux_2x4\" for hierarchy \"tu10:tu10\|tu10_mux_2x4:inst218\"" {  } { { "tu10.bdf" "inst218" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7024 968 1112 7104 "inst218" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_74123_1us tu10:tu10\|comp_74123_1us:inst280 " "Elaborating entity \"comp_74123_1us\" for hierarchy \"tu10:tu10\|comp_74123_1us:inst280\"" {  } { { "tu10.bdf" "inst280" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5640 1192 1320 5736 "inst280" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component\"" {  } { { "includes/comp_74123_1us.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component\"" {  } { { "includes/comp_74123_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731069636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tu10:tu10\|comp_74123_1us:inst280\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069637 ""}  } { { "includes/comp_74123_1us.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/comp_74123_1us.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731069637 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10_count_4bit.vhd 2 1 " "Using design file tu10_count_4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_count_4bit-SYN " "Found design unit 1: tu10_count_4bit-SYN" {  } { { "tu10_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731069695 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_count_4bit " "Found entity 1: tu10_count_4bit" {  } { { "tu10_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731069695 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1630731069695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_count_4bit tu10:tu10\|tu10_count_4bit:inst375 " "Elaborating entity \"tu10_count_4bit\" for hierarchy \"tu10:tu10\|tu10_count_4bit:inst375\"" {  } { { "tu10.bdf" "inst375" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5824 1912 2056 5920 "inst375" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\"" {  } { { "tu10_count_4bit.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\"" {  } { { "tu10_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731069721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069721 ""}  } { { "tu10_count_4bit.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_count_4bit.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731069721 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 109 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1630731069793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l1j " "Found entity 1: cntr_l1j" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731069794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731069794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l1j tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated " "Elaborating entity \"cntr_l1j\" for hierarchy \"tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_74123_50ms tu10:tu10\|comp_74123_50ms:inst302 " "Elaborating entity \"comp_74123_50ms\" for hierarchy \"tu10:tu10\|comp_74123_50ms:inst302\"" {  } { { "tu10.bdf" "inst302" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10696 1520 1648 10792 "inst302" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/comp_74123_50ms.vhd" "LPM_COMPARE_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/comp_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731069981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"tu10:tu10\|comp_74123_50ms:inst302\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069981 ""}  } { { "output_files/comp_74123_50ms.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/comp_74123_50ms.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731069981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_count_sdwn_timer tu10:tu10\|tu10_count_sdwn_timer:inst57 " "Elaborating entity \"tu10_count_sdwn_timer\" for hierarchy \"tu10:tu10\|tu10_count_sdwn_timer:inst57\"" {  } { { "tu10.bdf" "inst57" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10704 1360 1504 10800 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731069997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\"" {  } { { "includes/tu10_count_sdwn_timer.vhd" "LPM_COUNTER_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\"" {  } { { "includes/tu10_count_sdwn_timer.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731070011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070011 ""}  } { { "includes/tu10_count_sdwn_timer.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/includes/tu10_count_sdwn_timer.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731070011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0pi " "Found entity 1: cntr_0pi" {  } { { "db/cntr_0pi.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_0pi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731070085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731070085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0pi tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated " "Elaborating entity \"cntr_0pi\" for hierarchy \"tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070089 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sel_decode.vhd 2 1 " "Using design file sel_decode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_decode-SYN " "Found design unit 1: sel_decode-SYN" {  } { { "sel_decode.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sel_decode.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731070102 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_decode " "Found entity 1: sel_decode" {  } { { "sel_decode.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/sel_decode.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731070102 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1630731070102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_decode tu10:tu10\|sel_decode:inst92 " "Elaborating entity \"sel_decode\" for hierarchy \"tu10:tu10\|sel_decode:inst92\"" {  } { { "tu10.bdf" "inst92" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2688 3512 3640 2864 "inst92" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070114 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1.vhd 2 1 " "Using design file mux2x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-SYN " "Found design unit 1: mux2x1-SYN" {  } { { "mux2x1.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731070134 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731070134 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1630731070134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 tu10:tu10\|mux2x1:inst42 " "Elaborating entity \"mux2x1\" for hierarchy \"tu10:tu10\|mux2x1:inst42\"" {  } { { "tu10.bdf" "inst42" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 96 1352 1432 176 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tu10:tu10\|mux2x1:inst42\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tu10:tu10\|mux2x1:inst42\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux2x1.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|mux2x1:inst42\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tu10:tu10\|mux2x1:inst42\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux2x1.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731070152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|mux2x1:inst42\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tu10:tu10\|mux2x1:inst42\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070152 ""}  } { { "mux2x1.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x1.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731070152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_03e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_03e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_03e " "Found entity 1: mux_03e" {  } { { "db/mux_03e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_03e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731070225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731070225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_03e tu10:tu10\|mux2x1:inst42\|LPM_MUX:LPM_MUX_component\|mux_03e:auto_generated " "Elaborating entity \"mux_03e\" for hierarchy \"tu10:tu10\|mux2x1:inst42\|LPM_MUX:LPM_MUX_component\|mux_03e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070229 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tu10_2x8_mux.vhd 2 1 " "Using design file tu10_2x8_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tu10_2x8_mux-SYN " "Found design unit 1: tu10_2x8_mux-SYN" {  } { { "tu10_2x8_mux.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_2x8_mux.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731070350 ""} { "Info" "ISGN_ENTITY_NAME" "1 tu10_2x8_mux " "Found entity 1: tu10_2x8_mux" {  } { { "tu10_2x8_mux.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_2x8_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731070350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1630731070350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tu10_2x8_mux tu10:tu10\|tu10_2x8_mux:inst140 " "Elaborating entity \"tu10_2x8_mux\" for hierarchy \"tu10:tu10\|tu10_2x8_mux:inst140\"" {  } { { "tu10.bdf" "inst140" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 4000 1416 1560 4080 "inst140" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX tu10:tu10\|tu10_2x8_mux:inst140\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"tu10:tu10\|tu10_2x8_mux:inst140\|LPM_MUX:LPM_MUX_component\"" {  } { { "tu10_2x8_mux.vhd" "LPM_MUX_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_2x8_mux.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|tu10_2x8_mux:inst140\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"tu10:tu10\|tu10_2x8_mux:inst140\|LPM_MUX:LPM_MUX_component\"" {  } { { "tu10_2x8_mux.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_2x8_mux.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731070366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|tu10_2x8_mux:inst140\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"tu10:tu10\|tu10_2x8_mux:inst140\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070367 ""}  } { { "tu10_2x8_mux.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10_2x8_mux.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731070367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_73e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73e " "Found entity 1: mux_73e" {  } { { "db/mux_73e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_73e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731070439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630731070439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_73e tu10:tu10\|tu10_2x8_mux:inst140\|LPM_MUX:LPM_MUX_component\|mux_73e:auto_generated " "Elaborating entity \"mux_73e\" for hierarchy \"tu10:tu10\|tu10_2x8_mux:inst140\|LPM_MUX:LPM_MUX_component\|mux_73e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070443 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x8.vhd 2 1 " "Using design file mux2x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x8-SYN " "Found design unit 1: mux2x8-SYN" {  } { { "mux2x8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731070454 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x8 " "Found entity 1: mux2x8" {  } { { "mux2x8.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mux2x8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630731070454 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1630731070454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x8 tu10:tu10\|mux2x8:inst41 " "Elaborating entity \"mux2x8\" for hierarchy \"tu10:tu10\|mux2x8:inst41\"" {  } { { "tu10.bdf" "inst41" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { -16 1352 1496 64 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_const_wr_cnt tu10:tu10\|test_const_wr_cnt:inst72 " "Elaborating entity \"test_const_wr_cnt\" for hierarchy \"tu10:tu10\|test_const_wr_cnt:inst72\"" {  } { { "tu10.bdf" "inst72" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6744 1040 1152 6792 "inst72" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant tu10:tu10\|test_const_wr_cnt:inst72\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"tu10:tu10\|test_const_wr_cnt:inst72\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "test_const_wr_cnt.vhd" "LPM_CONSTANT_component" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/test_const_wr_cnt.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tu10:tu10\|test_const_wr_cnt:inst72\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"tu10:tu10\|test_const_wr_cnt:inst72\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "test_const_wr_cnt.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/test_const_wr_cnt.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731070535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tu10:tu10\|test_const_wr_cnt:inst72\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"tu10:tu10\|test_const_wr_cnt:inst72\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 16128 " "Parameter \"lpm_cvalue\" = \"16128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630731070535 ""}  } { { "test_const_wr_cnt.vhd" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/test_const_wr_cnt.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1630731070535 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|safe_q\[14\]~synth " "Found clock multiplexer tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|safe_q\[14\]~synth" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 133 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1630731072531 "|mt11_controller_c-ii|tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|safe_q[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tu10:tu10\|inst90~synth " "Found clock multiplexer tu10:tu10\|inst90~synth" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2760 1664 1728 2808 "inst90" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1630731072531 "|mt11_controller_c-ii|tu10:tu10|inst90"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tu10:tu10\|inst264~synth " "Found clock multiplexer tu10:tu10\|inst264~synth" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3000 1664 1728 3048 "inst264" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1630731072531 "|mt11_controller_c-ii|tu10:tu10|inst264"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|safe_q\[3\]~synth " "Found clock multiplexer tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|safe_q\[3\]~synth" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 73 8 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1630731072531 "|mt11_controller_c-ii|tu10:tu10|tu10_count_4bit:inst375|lpm_counter:LPM_COUNTER_component|cntr_l1j:auto_generated|safe_q[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tu10:tu10\|inst191~synth " "Found clock multiplexer tu10:tu10\|inst191~synth" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2880 1664 1728 2928 "inst191" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1630731072531 "|mt11_controller_c-ii|tu10:tu10|inst191"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tu10:tu10\|inst278~synth " "Found clock multiplexer tu10:tu10\|inst278~synth" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3120 1664 1728 3168 "inst278" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1630731072531 "|mt11_controller_c-ii|tu10:tu10|inst278"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1630731072531 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 11200 752 816 11280 "inst329" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5128 1120 1184 5208 "inst377" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 15152 1032 1096 15232 "inst507" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 11200 1128 1192 11280 "inst332" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5216 976 1040 5296 "inst376" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3208 960 1024 3288 "inst408" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3024 1368 1432 3104 "inst417" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 8168 264 328 8248 "inst445" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4448 648 712 4528 "inst117" "" } } } } { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4288 400 464 4368 "inst112" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1630731073060 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1630731073061 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst213 tu10:tu10\|inst213~_emulated tu10:tu10\|inst213~1 " "Register \"tu10:tu10\|inst213\" is converted into an equivalent circuit using register \"tu10:tu10\|inst213~_emulated\" and latch \"tu10:tu10\|inst213~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6848 -96 -32 6928 "inst213" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tu10:tu10|inst213"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst255 tu10:tu10\|inst255~_emulated tu10:tu10\|inst255~1 " "Register \"tu10:tu10\|inst255\" is converted into an equivalent circuit using register \"tu10:tu10\|inst255~_emulated\" and latch \"tu10:tu10\|inst255~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7312 1296 1360 7392 "inst255" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tu10:tu10|inst255"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst356 tu10:tu10\|inst356~_emulated tu10:tu10\|inst356~1 " "Register \"tu10:tu10\|inst356\" is converted into an equivalent circuit using register \"tu10:tu10\|inst356~_emulated\" and latch \"tu10:tu10\|inst356~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 10472 1528 1592 10552 "inst356" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tu10:tu10|inst356"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst341 tm11:tm11\|inst341~_emulated tm11:tm11\|inst341~1 " "Register \"tm11:tm11\|inst341\" is converted into an equivalent circuit using register \"tm11:tm11\|inst341~_emulated\" and latch \"tm11:tm11\|inst341~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 11480 1032 1096 11560 "inst341" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tm11:tm11|inst341"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst350 tm11:tm11\|inst350~_emulated tm11:tm11\|inst350~1 " "Register \"tm11:tm11\|inst350\" is converted into an equivalent circuit using register \"tm11:tm11\|inst350~_emulated\" and latch \"tm11:tm11\|inst350~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 11480 504 568 11560 "inst350" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tm11:tm11|inst350"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst131 tm11:tm11\|inst131~_emulated tm11:tm11\|inst131~1 " "Register \"tm11:tm11\|inst131\" is converted into an equivalent circuit using register \"tm11:tm11\|inst131~_emulated\" and latch \"tm11:tm11\|inst131~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5968 520 584 6048 "inst131" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tm11:tm11|inst131"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst130 tm11:tm11\|inst130~_emulated tm11:tm11\|inst131~1 " "Register \"tm11:tm11\|inst130\" is converted into an equivalent circuit using register \"tm11:tm11\|inst130~_emulated\" and latch \"tm11:tm11\|inst131~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5968 408 472 6048 "inst130" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tm11:tm11|inst130"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst132 tm11:tm11\|inst132~_emulated tm11:tm11\|inst131~1 " "Register \"tm11:tm11\|inst132\" is converted into an equivalent circuit using register \"tm11:tm11\|inst132~_emulated\" and latch \"tm11:tm11\|inst131~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5968 632 696 6048 "inst132" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tm11:tm11|inst132"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst277 tm11:tm11\|inst277~_emulated tm11:tm11\|inst277~1 " "Register \"tm11:tm11\|inst277\" is converted into an equivalent circuit using register \"tm11:tm11\|inst277~_emulated\" and latch \"tm11:tm11\|inst277~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 9392 208 272 9472 "inst277" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tm11:tm11|inst277"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst179 tu10:tu10\|inst179~_emulated tu10:tu10\|inst179~1 " "Register \"tu10:tu10\|inst179\" is converted into an equivalent circuit using register \"tu10:tu10\|inst179~_emulated\" and latch \"tu10:tu10\|inst179~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5848 560 624 5928 "inst179" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tu10:tu10|inst179"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst309 tm11:tm11\|inst309~_emulated tm11:tm11\|inst309~1 " "Register \"tm11:tm11\|inst309\" is converted into an equivalent circuit using register \"tm11:tm11\|inst309~_emulated\" and latch \"tm11:tm11\|inst309~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10616 256 320 10696 "inst309" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tm11:tm11|inst309"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst451 tm11:tm11\|inst451~_emulated tm11:tm11\|inst451~1 " "Register \"tm11:tm11\|inst451\" is converted into an equivalent circuit using register \"tm11:tm11\|inst451~_emulated\" and latch \"tm11:tm11\|inst451~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 8400 1040 1104 8480 "inst451" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tm11:tm11|inst451"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst304 tm11:tm11\|inst304~_emulated tm11:tm11\|inst304~1 " "Register \"tm11:tm11\|inst304\" is converted into an equivalent circuit using register \"tm11:tm11\|inst304~_emulated\" and latch \"tm11:tm11\|inst304~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10400 816 880 10480 "inst304" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tm11:tm11|inst304"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst343 tm11:tm11\|inst343~_emulated tm11:tm11\|inst343~1 " "Register \"tm11:tm11\|inst343\" is converted into an equivalent circuit using register \"tm11:tm11\|inst343~_emulated\" and latch \"tm11:tm11\|inst343~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 11624 1032 1096 11704 "inst343" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tm11:tm11|inst343"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst314 tm11:tm11\|inst314~_emulated tm11:tm11\|inst314~1 " "Register \"tm11:tm11\|inst314\" is converted into an equivalent circuit using register \"tm11:tm11\|inst314~_emulated\" and latch \"tm11:tm11\|inst314~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10624 704 768 10704 "inst314" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tm11:tm11|inst314"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tu10:tu10\|inst190 tu10:tu10\|inst190~_emulated tu10:tu10\|inst190~1 " "Register \"tu10:tu10\|inst190\" is converted into an equivalent circuit using register \"tu10:tu10\|inst190~_emulated\" and latch \"tu10:tu10\|inst190~1\"" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6056 1848 1912 6136 "inst190" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tu10:tu10|inst190"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst396 tm11:tm11\|inst396~_emulated tm11:tm11\|inst396~1 " "Register \"tm11:tm11\|inst396\" is converted into an equivalent circuit using register \"tm11:tm11\|inst396~_emulated\" and latch \"tm11:tm11\|inst396~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3232 328 392 3312 "inst396" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tm11:tm11|inst396"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tm11:tm11\|inst401 tm11:tm11\|inst401~_emulated tm11:tm11\|inst401~1 " "Register \"tm11:tm11\|inst401\" is converted into an equivalent circuit using register \"tm11:tm11\|inst401~_emulated\" and latch \"tm11:tm11\|inst401~1\"" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3120 392 456 3200 "inst401" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1630731073063 "|mt11_controller_c-ii|tm11:tm11|inst401"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1630731073063 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "qbus_virq6 VCC " "Pin \"qbus_virq6\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 16 944 1120 32 "qbus_virq6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1630731074082 "|mt11_controller_c-ii|qbus_virq6"} { "Warning" "WMLS_MLS_STUCK_PIN" "mt-usz VCC " "Pin \"mt-usz\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 472 -80 96 488 "mt-usz" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1630731074082 "|mt11_controller_c-ii|mt-usz"} { "Warning" "WMLS_MLS_STUCK_PIN" "qbus_virq7 VCC " "Pin \"qbus_virq7\" is stuck at VCC" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 192 944 1120 208 "qbus_virq7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1630731074082 "|mt11_controller_c-ii|qbus_virq7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1630731074082 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1630731075887 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1630731077239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731077239 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "qbus_refresh " "No output dependent on input pin \"qbus_refresh\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 536 944 1112 552 "qbus_refresh" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731081614 "|mt11_controller_c-ii|qbus_refresh"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "qbus_halt " "No output dependent on input pin \"qbus_halt\"" {  } { { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 584 944 1112 600 "qbus_halt" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731081614 "|mt11_controller_c-ii|qbus_halt"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1630731081614 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1206 " "Implemented 1206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1630731081618 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1630731081618 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "22 " "Implemented 22 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1630731081618 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1091 " "Implemented 1091 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1630731081618 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1630731081618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1630731081683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 04 07:51:21 2021 " "Processing ended: Sat Sep 04 07:51:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1630731081683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1630731081683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1630731081683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1630731081683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1630731083034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1630731083038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 04 07:51:22 2021 " "Processing started: Sat Sep 04 07:51:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1630731083038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1630731083038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mt11_controller_c-ii -c mt11_controller_c-ii " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mt11_controller_c-ii -c mt11_controller_c-ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1630731083039 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1630731083123 ""}
{ "Info" "0" "" "Project  = mt11_controller_c-ii" {  } {  } 0 0 "Project  = mt11_controller_c-ii" 0 0 "Fitter" 0 0 1630731083124 ""}
{ "Info" "0" "" "Revision = mt11_controller_c-ii" {  } {  } 0 0 "Revision = mt11_controller_c-ii" 0 0 "Fitter" 0 0 1630731083124 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1630731083327 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mt11_controller_c-ii EP2C35F484I8 " "Selected device EP2C35F484I8 for design \"mt11_controller_c-ii\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1630731083381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630731083419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630731083419 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630731083538 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630731083551 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C8 " "Device EP2C15AF484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1630731084406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484I8 " "Device EP2C15AF484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1630731084406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C8 " "Device EP2C20F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1630731084406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484I8 " "Device EP2C20F484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1630731084406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF484I8 " "Device EP2C20AF484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1630731084406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C8 " "Device EP2C35F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1630731084406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C8 " "Device EP2C50F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1630731084406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484I8 " "Device EP2C50F484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1630731084406 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630731084406 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2797 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1630731084413 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2798 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1630731084413 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ W20 " "Pin ~LVDS150p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2799 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1630731084413 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630731084413 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "clk_25m " "Reserve pin assignment ignored because of existing pin with name \"clk_25m\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_25m } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 40 -80 88 56 "clk_25m" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1630731084413 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "74 " "TimeQuest Timing Analyzer is analyzing 74 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1630731084806 ""}
{ "Info" "ISTA_SDC_FOUND" "mt11_controller_c-ii.sdc " "Reading SDC File: 'mt11_controller_c-ii.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1630731084810 ""}
{ "Warning" "WSTA_SCC_LOOP" "11 " "Found combinational loop of 11 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst255~2\|combout " "Node \"tu10\|inst255~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084822 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst333~0\|datad " "Node \"tu10\|inst333~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084822 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst333~0\|combout " "Node \"tu10\|inst333~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084822 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst249~1\|datad " "Node \"tu10\|inst249~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084822 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst249~1\|combout " "Node \"tu10\|inst249~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084822 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst255~2\|datad " "Node \"tu10\|inst255~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084822 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~0\|datad " "Node \"tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084822 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~0\|combout " "Node \"tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084822 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~1\|datab " "Node \"tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084822 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~1\|combout " "Node \"tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084822 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst249~1\|datab " "Node \"tu10\|inst249~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084822 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7312 1296 1360 7392 "inst255" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7032 1936 2000 7112 "inst333" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7408 840 904 7456 "inst249" "" } } } } { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 73 8 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630731084822 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[12\]~19\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[12\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084823 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[12\]~19\|datab " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[12\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084823 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630731084823 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[11\]~21\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[11\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084823 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[11\]~21\|datab " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[11\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084823 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630731084823 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tm11\|inst380~1\|combout " "Node \"tm11\|inst380~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084824 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst380~1\|datad " "Node \"tm11\|inst380~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084824 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5024 936 1000 5072 "inst380" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630731084824 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084825 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|datab " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084825 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084825 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|datab " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731084825 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 133 8 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630731084825 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_dmgi " "Node: qbus_dmgi was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084831 "|mt11_controller_c-ii|qbus_dmgi"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_m304_1us:inst499\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[1\] " "Node: tm11:tm11\|count_m304_1us:inst499\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084831 "|mt11_controller_c-ii|tm11:tm11|count_m304_1us:inst499|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_wtbt_in " "Node: qbus_wtbt_in was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084834 "|mt11_controller_c-ii|qbus_wtbt_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst405 " "Node: tm11:tm11\|inst405 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084835 "|mt11_controller_c-ii|tm11:tm11|inst405"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst90~1 " "Node: tu10:tu10\|inst90~1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084835 "|mt11_controller_c-ii|tu10:tu10|inst90~1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst35\[0\] " "Node: tm11:tm11\|inst35\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084835 "|mt11_controller_c-ii|tm11:tm11|inst35[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component\|cntr_94i:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component\|cntr_94i:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084835 "|mt11_controller_c-ii|tu10:tu10|count_74123_50ms:inst363|lpm_counter:LPM_COUNTER_component|cntr_94i:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~14 " "Node: tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~14 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084835 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst51|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~14"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst50\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst50\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084835 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst50|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst468 " "Node: tu10:tu10\|inst468 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084836 "|mt11_controller_c-ii|tu10:tu10|inst468"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst408 " "Node: tm11:tm11\|inst408 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084836 "|mt11_controller_c-ii|tm11:tm11|inst408"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst467 " "Node: tm11:tm11\|inst467 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084836 "|mt11_controller_c-ii|tm11:tm11|inst467"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|m304-1us:inst280\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tm11:tm11\|m304-1us:inst280\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084836 "|mt11_controller_c-ii|tm11:tm11|m304-1us:inst280|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084837 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst47|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084837 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst46|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst475 " "Node: tu10:tu10\|inst475 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084837 "|mt11_controller_c-ii|tu10:tu10|inst475"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst477 " "Node: tu10:tu10\|inst477 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084837 "|mt11_controller_c-ii|tu10:tu10|inst477"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst212 " "Node: tu10:tu10\|inst212 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084837 "|mt11_controller_c-ii|tu10:tu10|inst212"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mt-isv " "Node: mt-isv was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084838 "|mt11_controller_c-ii|mt-isv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_iaki " "Node: qbus_iaki was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084838 "|mt11_controller_c-ii|qbus_iaki"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst476 " "Node: tm11:tm11\|inst476 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084838 "|mt11_controller_c-ii|tm11:tm11|inst476"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst157 " "Node: tm11:tm11\|inst157 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084838 "|mt11_controller_c-ii|tm11:tm11|inst157"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_m307_15us:inst436\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_m307_15us:inst436\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084838 "|mt11_controller_c-ii|tu10:tu10|count_m307_15us:inst436|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084838 "|mt11_controller_c-ii|tm11:tm11|m304-1us:inst299|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_m304_1us:inst403\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_m304_1us:inst403\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084838 "|mt11_controller_c-ii|tu10:tu10|count_m304_1us:inst403|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst164 " "Node: tu10:tu10\|inst164 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084838 "|mt11_controller_c-ii|tu10:tu10|inst164"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst88 " "Node: tu10:tu10\|inst88 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084838 "|mt11_controller_c-ii|tu10:tu10|inst88"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst438 " "Node: tm11:tm11\|inst438 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084839 "|mt11_controller_c-ii|tm11:tm11|inst438"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst467 " "Node: tu10:tu10\|inst467 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084839 "|mt11_controller_c-ii|tu10:tu10|inst467"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst278~1 " "Node: tu10:tu10\|inst278~1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084839 "|mt11_controller_c-ii|tu10:tu10|inst278~1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst254 " "Node: tu10:tu10\|inst254 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084839 "|mt11_controller_c-ii|tu10:tu10|inst254"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630731084839 "|mt11_controller_c-ii|tu10:tu10|tu10_count_sdwn_timer:inst57|lpm_counter:LPM_COUNTER_component|cntr_0pi:auto_generated|safe_q[0]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1630731084852 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1630731084853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1630731084853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      clk_25m " "  40.000      clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1630731084853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000    qbus_dout " " 500.000    qbus_dout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1630731084853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000    qbus_sync " " 500.000    qbus_sync" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1630731084853 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1630731084853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25m (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node clk_25m (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst479 " "Destination node tm11:tm11\|inst479" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 15696 1080 1144 15776 "inst479" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst479 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1130 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[7\] " "Destination node tm11:tm11\|sh:inst27\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[7\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|sh:inst27|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1009 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[4\] " "Destination node tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst185|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 987 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[3\] " "Destination node tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst185|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 989 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[0\] " "Destination node tm11:tm11\|m304-1us:inst185\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst185|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst190\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[4\] " "Destination node tm11:tm11\|m304-1us:inst190\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst190|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2158 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst190\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[3\] " "Destination node tm11:tm11\|m304-1us:inst190\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst190|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2159 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst190\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[0\] " "Destination node tm11:tm11\|m304-1us:inst190\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst190|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[4\] " "Destination node tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst299|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2132 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[3\] " "Destination node tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_ini.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_ini.tdf" 61 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|m304-1us:inst299|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085058 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1630731085058 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1630731085058 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_25m } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 40 -80 88 56 "clk_25m" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst219  " "Automatically promoted node tu10:tu10\|inst219 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[15\] " "Destination node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[15\]" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 119 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|pre_hazard[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[14\] " "Destination node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[14\]" {  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 119 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|pre_hazard[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085062 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1630731085062 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6824 1376 1440 6872 "inst219" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst219 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst254  " "Automatically promoted node tu10:tu10\|inst254 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst321 " "Destination node tu10:tu10\|inst321" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7824 712 776 7872 "inst321" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst321 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 731 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mt-isz " "Destination node mt-isz" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { mt-isz } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mt-isz" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 632 -80 96 648 "mt-isz" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mt-isz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085063 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1630731085063 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7432 1120 1184 7512 "inst254" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst254 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 732 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst44  " "Automatically promoted node tm11:tm11\|inst44 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst156 " "Destination node tm11:tm11\|inst156" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 6552 184 248 6632 "inst156" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst156 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst457\[1\]~0 " "Destination node tm11:tm11\|inst457\[1\]~0" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 936 1224 1288 984 "inst457" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst457[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst457\[1\]~3 " "Destination node tm11:tm11\|inst457\[1\]~3" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 936 1224 1288 984 "inst457" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst457[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2550 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|qbus_mux_4x16:inst30\|lpm_mux:LPM_MUX_component\|mux_p4e:auto_generated\|result_node\[4\]~59 " "Destination node tm11:tm11\|qbus_mux_4x16:inst30\|lpm_mux:LPM_MUX_component\|mux_p4e:auto_generated\|result_node\[4\]~59" {  } { { "db/mux_p4e.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/mux_p4e.tdf" 29 13 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|qbus_mux_4x16:inst30|lpm_mux:LPM_MUX_component|mux_p4e:auto_generated|result_node[4]~59 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2565 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst110 " "Destination node tm11:tm11\|inst110" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 7424 552 616 7472 "inst110" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst110 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1148 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst290~2 " "Destination node tm11:tm11\|inst290~2" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10352 768 832 10400 "inst290" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst290~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2706 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst112 " "Destination node tm11:tm11\|inst112" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 4288 400 464 4368 "inst112" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst112 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1150 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085063 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1630731085063 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 1776 1280 1344 1824 "inst44" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1129 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst276  " "Automatically promoted node tm11:tm11\|inst276 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst147\[0\] " "Destination node tm11:tm11\|inst147\[0\]" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12648 856 920 12728 "inst147" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst147[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1630731085066 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10112 480 544 10160 "inst276" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst276 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1254 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst412  " "Automatically promoted node tm11:tm11\|inst412 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst47 " "Destination node tu10:tu10\|inst47" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2688 648 712 2768 "inst47" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst63 " "Destination node tu10:tu10\|inst63" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2592 960 1024 2672 "inst63" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst63 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst66 " "Destination node tu10:tu10\|inst66" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2880 960 1024 2960 "inst66" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst66 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst67 " "Destination node tu10:tu10\|inst67" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2976 960 1024 3056 "inst67" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst67 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 664 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst195 " "Destination node tu10:tu10\|inst195" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6056 2144 2208 6136 "inst195" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst195 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 685 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst65 " "Destination node tu10:tu10\|inst65" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2784 960 1024 2864 "inst65" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst65 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 687 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst50 " "Destination node tu10:tu10\|inst50" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2976 648 712 3056 "inst50" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 692 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst49 " "Destination node tu10:tu10\|inst49" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2880 648 712 2960 "inst49" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 695 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst397 " "Destination node tu10:tu10\|inst397" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3504 936 1000 3552 "inst397" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst397 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst395~0 " "Destination node tu10:tu10\|inst395~0" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3456 864 928 3536 "inst395" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst395~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2397 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1630731085066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1630731085066 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 3400 840 904 3448 "inst412" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst412 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1232 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst188  " "Automatically promoted node tu10:tu10\|inst188 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_4bit:inst186\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|counter_reg_bit1a\[3\] " "Destination node tu10:tu10\|tu10_count_4bit:inst186\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 59 19 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_4bit:inst186|lpm_counter:LPM_COUNTER_component|cntr_l1j:auto_generated|pre_hazard[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1539 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1630731085068 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6208 1664 1728 6256 "inst188" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst188 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst467  " "Automatically promoted node tu10:tu10\|inst467 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst215~1 " "Destination node tu10:tu10\|inst215~1" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6928 -160 -96 6976 "inst215" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst215~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2385 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst174 " "Destination node tu10:tu10\|inst174" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5584 680 744 5632 "inst174" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst174 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst246 " "Destination node tu10:tu10\|inst246" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7368 552 616 7416 "inst246" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst246 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst286 " "Destination node tu10:tu10\|inst286" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2920 2688 2752 2968 "inst286" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst286 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst99~0 " "Destination node tu10:tu10\|inst99~0" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 3184 2640 2704 3232 "inst99" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst99~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2619 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085069 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1630731085069 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 2904 2800 2864 2984 "inst467" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst467 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|counter_comb_bita7~0  " "Automatically promoted node tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|counter_comb_bita7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085070 ""}  } { { "db/cntr_kgj.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_kgj.tdf" 75 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|count_8_aload:inst51|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|counter_comb_bita7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2666 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst263  " "Automatically promoted node tm11:tm11\|inst263 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085070 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst146\[1\] " "Destination node tm11:tm11\|inst146\[1\]" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12536 856 920 12616 "inst146" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst146[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085070 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst146\[0\] " "Destination node tm11:tm11\|inst146\[0\]" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 12536 856 920 12616 "inst146" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst146[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085070 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1630731085070 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10176 1128 1192 10224 "inst263" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst263 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1240 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst252  " "Automatically promoted node tu10:tu10\|inst252 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085070 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst132~_emulated " "Destination node tm11:tm11\|inst132~_emulated" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5968 632 696 6048 "inst132" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst132~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085070 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst434 " "Destination node tm11:tm11\|inst434" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 7944 864 928 7992 "inst434" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst434 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1180 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085070 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1630731085070 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7456 840 904 7504 "inst252" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst252 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 728 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst477  " "Automatically promoted node tu10:tu10\|inst477 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst283 " "Destination node tu10:tu10\|inst283" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6088 2584 2648 6136 "inst283" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst283 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085071 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1630731085071 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { -352 1248 1312 -272 "inst477" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst477 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 673 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085071 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tm11:tm11\|inst457\[1\]~0  " "Automatically promoted node tm11:tm11\|inst457\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst474 " "Destination node tm11:tm11\|inst474" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 15656 1328 1392 15704 "inst474" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst474 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1128 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst483 " "Destination node tm11:tm11\|inst483" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 15528 952 1016 15576 "inst483" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst483 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1233 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst518 " "Destination node tm11:tm11\|inst518" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 14904 1760 1824 14952 "inst518" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst518 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1173 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst281 " "Destination node tm11:tm11\|inst281" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13000 704 768 13048 "inst281" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst281 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1230 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst524 " "Destination node tm11:tm11\|inst524" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13288 960 1024 13336 "inst524" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst524 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst215 " "Destination node tu10:tu10\|inst215" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6928 -160 -96 6976 "inst215" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst215 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst293~0 " "Destination node tm11:tm11\|inst293~0" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 13352 960 1024 13400 "inst293" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst293~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2405 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst174 " "Destination node tu10:tu10\|inst174" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5584 680 744 5632 "inst174" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst174 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst375 " "Destination node tm11:tm11\|inst375" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5088 936 1000 5136 "inst375" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst375 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 1154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst246 " "Destination node tu10:tu10\|inst246" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7368 552 616 7416 "inst246" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst246 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1630731085071 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1630731085071 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 936 1224 1288 984 "inst457" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst457[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2286 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085071 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|_~0  " "Automatically promoted node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|_~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085073 ""}  } { { "lpm_counter.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2321 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|inst475  " "Automatically promoted node tu10:tu10\|inst475 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|aclr_actual~0 " "Destination node tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|aclr_actual~0" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 62 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_4bit:inst375|lpm_counter:LPM_COUNTER_component|cntr_l1j:auto_generated|aclr_actual~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2421 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|safe_q\[3\]~1 " "Destination node tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|safe_q\[3\]~1" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 73 8 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_4bit:inst375|lpm_counter:LPM_COUNTER_component|cntr_l1j:auto_generated|safe_q[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2424 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst348~0 " "Destination node tm11:tm11\|inst348~0" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 11448 928 992 11496 "inst348" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst348~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2429 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst114~0 " "Destination node tm11:tm11\|inst114~0" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 7840 432 496 7888 "inst114" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst114~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2635 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|latch_signal\[3\] " "Destination node tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|latch_signal\[3\]" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 69 14 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_4bit:inst375|lpm_counter:LPM_COUNTER_component|cntr_l1j:auto_generated|latch_signal[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|latch_signal\[0\] " "Destination node tu10:tu10\|tu10_count_4bit:inst375\|lpm_counter:LPM_COUNTER_component\|cntr_l1j:auto_generated\|latch_signal\[0\]" {  } { { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 69 14 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_4bit:inst375|lpm_counter:LPM_COUNTER_component|cntr_l1j:auto_generated|latch_signal[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tm11:tm11\|inst313~0 " "Destination node tm11:tm11\|inst313~0" {  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 10576 640 704 10624 "inst313" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tm11:tm11|inst313~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2710 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tu10:tu10\|inst14~0 " "Destination node tu10:tu10\|inst14~0" {  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 5672 2200 2264 5720 "inst14" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 2713 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "la\[14\] " "Destination node la\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { la[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "la\[14\]" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 664 856 1032 680 "la" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { la[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1630731085074 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1630731085074 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 6072 2664 2728 6152 "inst475" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|inst475 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 677 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|aclr_actual  " "Automatically promoted node tu10:tu10\|tu10_count_16bit_aload:inst220\|lpm_counter:LPM_COUNTER_component\|cntr_83j:auto_generated\|aclr_actual " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1630731085076 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 122 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tu10:tu10|tu10_count_16bit_aload:inst220|lpm_counter:LPM_COUNTER_component|cntr_83j:auto_generated|aclr_actual } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 596 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630731085076 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630731085344 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630731085348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630731085349 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630731085353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630731085359 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630731085362 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630731085363 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630731085367 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630731085430 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1630731085435 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630731085435 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "qbus_aclo " "Node \"qbus_aclo\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_aclo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1630731085501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "qbus_dclo " "Node \"qbus_dclo\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_dclo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1630731085501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "qbus_evnt " "Node \"qbus_evnt\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_evnt" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1630731085501 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1630731085501 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630731085503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630731088438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630731089484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630731089513 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630731090419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630731090420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630731090754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1630731094191 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630731094191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630731095954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1630731095960 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1630731095960 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630731095960 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.47 " "Total time spent on timing analysis during the Fitter is 1.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1630731096009 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630731096018 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "87 " "Found 87 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a16 0 " "Pin \"qbus_a16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a17 0 " "Pin \"qbus_a17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a18 0 " "Pin \"qbus_a18\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a19 0 " "Pin \"qbus_a19\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a20 0 " "Pin \"qbus_a20\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_a21 0 " "Pin \"qbus_a21\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[15\] 0 " "Pin \"qbus_ad\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[14\] 0 " "Pin \"qbus_ad\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[13\] 0 " "Pin \"qbus_ad\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[12\] 0 " "Pin \"qbus_ad\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[11\] 0 " "Pin \"qbus_ad\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[10\] 0 " "Pin \"qbus_ad\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[9\] 0 " "Pin \"qbus_ad\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[8\] 0 " "Pin \"qbus_ad\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[7\] 0 " "Pin \"qbus_ad\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[6\] 0 " "Pin \"qbus_ad\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[5\] 0 " "Pin \"qbus_ad\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[4\] 0 " "Pin \"qbus_ad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[3\] 0 " "Pin \"qbus_ad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[2\] 0 " "Pin \"qbus_ad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[1\] 0 " "Pin \"qbus_ad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ad\[0\] 0 " "Pin \"qbus_ad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_bus 0 " "Pin \"led_bus\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_dmgo 0 " "Pin \"qbus_dmgo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_virq5 0 " "Pin \"qbus_virq5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_virq6 0 " "Pin \"qbus_virq6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_ca_buff 0 " "Pin \"qbus_ca_buff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_cb_buff 0 " "Pin \"qbus_cb_buff\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-vbr-0 0 " "Pin \"mt-vbr-0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-vbr-1 0 " "Pin \"mt-vbr-1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-vbr-2 0 " "Pin \"mt-vbr-2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-vbr-3 0 " "Pin \"mt-vbr-3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-stz 0 " "Pin \"mt-stz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-uvs 0 " "Pin \"mt-uvs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-udn 0 " "Pin \"mt-udn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-urv 0 " "Pin \"mt-urv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-usz 0 " "Pin \"mt-usz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-udv 0 " "Pin \"mt-udv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz-k 0 " "Pin \"mt-sz-k\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-urz 0 " "Pin \"mt-urz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_dp 0 " "Pin \"led_dp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_wr 0 " "Pin \"led_wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_rd 0 " "Pin \"led_rd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_dout_out 0 " "Pin \"qbus_dout_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_rply_out 0 " "Pin \"qbus_rply_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_din_out 0 " "Pin \"qbus_din_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_sync_out 0 " "Pin \"qbus_sync_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_wtbt_out 0 " "Pin \"qbus_wtbt_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_virq4 0 " "Pin \"qbus_virq4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_dmr 0 " "Pin \"qbus_dmr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_iako 0 " "Pin \"qbus_iako\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_virq7 0 " "Pin \"qbus_virq7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qbus_sack 0 " "Pin \"qbus_sack\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-umu 0 " "Pin \"mt-umu\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-isz 0 " "Pin \"mt-isz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[15\] 0 " "Pin \"la\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[14\] 0 " "Pin \"la\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[13\] 0 " "Pin \"la\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[12\] 0 " "Pin \"la\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[11\] 0 " "Pin \"la\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[10\] 0 " "Pin \"la\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[9\] 0 " "Pin \"la\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[8\] 0 " "Pin \"la\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[7\] 0 " "Pin \"la\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[6\] 0 " "Pin \"la\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[5\] 0 " "Pin \"la\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[4\] 0 " "Pin \"la\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[3\] 0 " "Pin \"la\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[2\] 0 " "Pin \"la\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[1\] 0 " "Pin \"la\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "la\[0\] 0 " "Pin \"la\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[7\] 0 " "Pin \"mt-sz\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[6\] 0 " "Pin \"mt-sz\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[5\] 0 " "Pin \"mt-sz\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[4\] 0 " "Pin \"mt-sz\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[3\] 0 " "Pin \"mt-sz\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[2\] 0 " "Pin \"mt-sz\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[1\] 0 " "Pin \"mt-sz\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mt-sz\[0\] 0 " "Pin \"mt-sz\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1630731096068 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1630731096068 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630731096732 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630731096844 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630731097531 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630731098079 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1630731098179 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "qbus_a18 a permanently disabled " "Pin qbus_a18 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { qbus_a18 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_a18" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 328 944 1120 344 "qbus_a18" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qbus_a18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1630731098183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "qbus_a19 a permanently disabled " "Pin qbus_a19 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { qbus_a19 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_a19" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 344 944 1120 360 "qbus_a19" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qbus_a19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1630731098183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "qbus_a20 a permanently disabled " "Pin qbus_a20 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { qbus_a20 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_a20" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 360 944 1120 376 "qbus_a20" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qbus_a20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1630731098183 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "qbus_a21 a permanently disabled " "Pin qbus_a21 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { qbus_a21 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "qbus_a21" } } } } { "mt11_controller_c-ii.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/mt11_controller_c-ii.bdf" { { 376 944 1120 392 "qbus_a21" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qbus_a21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1630731098183 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1630731098183 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1630731098184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/mt11_controller_c-ii.fit.smsg " "Generated suppressed messages file D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/output_files/mt11_controller_c-ii.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630731098459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 70 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1630731098983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 04 07:51:38 2021 " "Processing ended: Sat Sep 04 07:51:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1630731098983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1630731098983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1630731098983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630731098983 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1630731100146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1630731100147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 04 07:51:39 2021 " "Processing started: Sat Sep 04 07:51:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1630731100147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1630731100147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mt11_controller_c-ii -c mt11_controller_c-ii " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mt11_controller_c-ii -c mt11_controller_c-ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1630731100147 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1630731102210 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1630731102288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1630731103246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 04 07:51:43 2021 " "Processing ended: Sat Sep 04 07:51:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1630731103246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1630731103246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1630731103246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1630731103246 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1630731103863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1630731104622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1630731104626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 04 07:51:44 2021 " "Processing started: Sat Sep 04 07:51:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1630731104626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1630731104626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mt11_controller_c-ii -c mt11_controller_c-ii " "Command: quartus_sta mt11_controller_c-ii -c mt11_controller_c-ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1630731104627 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1630731104755 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1630731105033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1630731105133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1630731105133 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "74 " "TimeQuest Timing Analyzer is analyzing 74 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1630731105349 ""}
{ "Info" "ISTA_SDC_FOUND" "mt11_controller_c-ii.sdc " "Reading SDC File: 'mt11_controller_c-ii.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1630731105379 ""}
{ "Warning" "WSTA_SCC_LOOP" "11 " "Found combinational loop of 11 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst249~1\|combout " "Node \"tu10\|inst249~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105393 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst255~2\|datab " "Node \"tu10\|inst255~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105393 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst255~2\|combout " "Node \"tu10\|inst255~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105393 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst333~0\|dataa " "Node \"tu10\|inst333~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105393 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst333~0\|combout " "Node \"tu10\|inst333~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105393 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst249~1\|datab " "Node \"tu10\|inst249~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105393 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~0\|dataa " "Node \"tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105393 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~0\|combout " "Node \"tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105393 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~1\|datac " "Node \"tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105393 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~1\|combout " "Node \"tu10\|inst325\|LPM_COUNTER_component\|auto_generated\|safe_q\[2\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105393 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst249~1\|dataa " "Node \"tu10\|inst249~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105393 ""}  } { { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7408 840 904 7456 "inst249" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7312 1296 1360 7392 "inst255" "" } } } } { "tu10.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tu10.bdf" { { 7032 1936 2000 7112 "inst333" "" } } } } { "db/cntr_l1j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_l1j.tdf" 73 8 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1630731105393 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[12\]~19\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[12\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105394 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[12\]~19\|datac " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[12\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105394 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1630731105394 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[11\]~21\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[11\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105394 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[11\]~21\|datac " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|latch_signal\[11\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105394 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 129 14 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1630731105394 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "tm11\|inst380~1\|combout " "Node \"tm11\|inst380~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105395 ""} { "Warning" "WSTA_SCC_NODE" "tm11\|inst380~1\|datab " "Node \"tm11\|inst380~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105395 ""}  } { { "tm11.bdf" "" { Schematic "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/tm11.bdf" { { 5024 936 1000 5072 "inst380" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1630731105395 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105395 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|datab " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105395 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|combout " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105395 ""} { "Warning" "WSTA_SCC_NODE" "tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|datac " "Node \"tu10\|inst220\|LPM_COUNTER_component\|auto_generated\|safe_q\[14\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630731105395 ""}  } { { "db/cntr_83j.tdf" "" { Text "D:/retrocomputing/CM5300/pdp11-mt-controller/prog/fpga/db/cntr_83j.tdf" 133 8 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1630731105395 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_dmgi " "Node: qbus_dmgi was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105401 "|mt11_controller_c-ii|qbus_dmgi"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_m304_1us:inst499\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[1\] " "Node: tm11:tm11\|count_m304_1us:inst499\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105401 "|mt11_controller_c-ii|tm11:tm11|count_m304_1us:inst499|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_wtbt_in " "Node: qbus_wtbt_in was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105401 "|mt11_controller_c-ii|qbus_wtbt_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst405 " "Node: tm11:tm11\|inst405 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105402 "|mt11_controller_c-ii|tm11:tm11|inst405"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst35\[0\] " "Node: tm11:tm11\|inst35\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105402 "|mt11_controller_c-ii|tm11:tm11|inst35[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_iaki " "Node: qbus_iaki was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105402 "|mt11_controller_c-ii|qbus_iaki"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst476 " "Node: tm11:tm11\|inst476 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105425 "|mt11_controller_c-ii|tm11:tm11|inst476"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst278~1 " "Node: tu10:tu10\|inst278~1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105425 "|mt11_controller_c-ii|tu10:tu10|inst278~1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst408 " "Node: tm11:tm11\|inst408 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105425 "|mt11_controller_c-ii|tm11:tm11|inst408"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|m304-1us:inst280\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tm11:tm11\|m304-1us:inst280\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105426 "|mt11_controller_c-ii|tm11:tm11|m304-1us:inst280|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst467 " "Node: tm11:tm11\|inst467 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105426 "|mt11_controller_c-ii|tm11:tm11|inst467"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst50\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst50\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105426 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst50|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105426 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst47|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105426 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst46|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst468 " "Node: tu10:tu10\|inst468 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105426 "|mt11_controller_c-ii|tu10:tu10|inst468"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mt-isv " "Node: mt-isv was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105426 "|mt11_controller_c-ii|mt-isv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_m307_15us:inst436\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_m307_15us:inst436\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105426 "|mt11_controller_c-ii|tu10:tu10|count_m307_15us:inst436|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst475 " "Node: tu10:tu10\|inst475 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105427 "|mt11_controller_c-ii|tu10:tu10|inst475"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component\|cntr_94i:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component\|cntr_94i:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105427 "|mt11_controller_c-ii|tu10:tu10|count_74123_50ms:inst363|lpm_counter:LPM_COUNTER_component|cntr_94i:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst212 " "Node: tu10:tu10\|inst212 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105427 "|mt11_controller_c-ii|tu10:tu10|inst212"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst477 " "Node: tu10:tu10\|inst477 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105427 "|mt11_controller_c-ii|tu10:tu10|inst477"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst164 " "Node: tu10:tu10\|inst164 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105427 "|mt11_controller_c-ii|tu10:tu10|inst164"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst88 " "Node: tu10:tu10\|inst88 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105427 "|mt11_controller_c-ii|tu10:tu10|inst88"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_m304_1us:inst403\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_m304_1us:inst403\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105427 "|mt11_controller_c-ii|tu10:tu10|count_m304_1us:inst403|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105427 "|mt11_controller_c-ii|tm11:tm11|m304-1us:inst299|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst438 " "Node: tm11:tm11\|inst438 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105427 "|mt11_controller_c-ii|tm11:tm11|inst438"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~14 " "Node: tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~14 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105427 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst51|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~14"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst467 " "Node: tu10:tu10\|inst467 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105428 "|mt11_controller_c-ii|tu10:tu10|inst467"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst90~1 " "Node: tu10:tu10\|inst90~1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105428 "|mt11_controller_c-ii|tu10:tu10|inst90~1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst157 " "Node: tm11:tm11\|inst157 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105428 "|mt11_controller_c-ii|tm11:tm11|inst157"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst254 " "Node: tu10:tu10\|inst254 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105428 "|mt11_controller_c-ii|tu10:tu10|inst254"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105428 "|mt11_controller_c-ii|tu10:tu10|tu10_count_sdwn_timer:inst57|lpm_counter:LPM_COUNTER_component|cntr_0pi:auto_generated|safe_q[0]"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1630731105446 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1630731105465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.252 " "Worst-case setup slack is 4.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.252         0.000 clk_25m  " "    4.252         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1630731105483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clk_25m  " "    0.499         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1630731105487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.643 " "Worst-case recovery slack is 3.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.643         0.000 clk_25m  " "    3.643         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.879         0.000 qbus_sync  " "    4.879         0.000 qbus_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1630731105490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.233 " "Worst-case removal slack is 2.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.233         0.000 clk_25m  " "    2.233         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.432         0.000 qbus_sync  " "   10.432         0.000 qbus_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1630731105495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 18.758 " "Worst-case minimum pulse width slack is 18.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758         0.000 clk_25m  " "   18.758         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.758         0.000 qbus_sync  " "  248.758         0.000 qbus_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.223         0.000 qbus_dout  " "  497.223         0.000 qbus_dout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1630731105499 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1630731105650 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1630731105653 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_dmgi " "Node: qbus_dmgi was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105722 "|mt11_controller_c-ii|qbus_dmgi"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_m304_1us:inst499\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[1\] " "Node: tm11:tm11\|count_m304_1us:inst499\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105722 "|mt11_controller_c-ii|tm11:tm11|count_m304_1us:inst499|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_wtbt_in " "Node: qbus_wtbt_in was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105722 "|mt11_controller_c-ii|qbus_wtbt_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst405 " "Node: tm11:tm11\|inst405 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105722 "|mt11_controller_c-ii|tm11:tm11|inst405"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst35\[0\] " "Node: tm11:tm11\|inst35\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105722 "|mt11_controller_c-ii|tm11:tm11|inst35[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qbus_iaki " "Node: qbus_iaki was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105722 "|mt11_controller_c-ii|qbus_iaki"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst476 " "Node: tm11:tm11\|inst476 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105722 "|mt11_controller_c-ii|tm11:tm11|inst476"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst278~1 " "Node: tu10:tu10\|inst278~1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105723 "|mt11_controller_c-ii|tu10:tu10|inst278~1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst408 " "Node: tm11:tm11\|inst408 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105723 "|mt11_controller_c-ii|tm11:tm11|inst408"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|m304-1us:inst280\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tm11:tm11\|m304-1us:inst280\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105723 "|mt11_controller_c-ii|tm11:tm11|m304-1us:inst280|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst467 " "Node: tm11:tm11\|inst467 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105723 "|mt11_controller_c-ii|tm11:tm11|inst467"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst50\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst50\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105723 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst50|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst47\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105723 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst47|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 " "Node: tm11:tm11\|count_8_aload:inst46\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~15 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105723 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst46|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~15"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst468 " "Node: tu10:tu10\|inst468 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105723 "|mt11_controller_c-ii|tu10:tu10|inst468"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mt-isv " "Node: mt-isv was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105723 "|mt11_controller_c-ii|mt-isv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_m307_15us:inst436\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_m307_15us:inst436\|lpm_counter:LPM_COUNTER_component\|cntr_mni:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105724 "|mt11_controller_c-ii|tu10:tu10|count_m307_15us:inst436|lpm_counter:LPM_COUNTER_component|cntr_mni:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst475 " "Node: tu10:tu10\|inst475 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105724 "|mt11_controller_c-ii|tu10:tu10|inst475"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component\|cntr_94i:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_74123_50ms:inst363\|lpm_counter:LPM_COUNTER_component\|cntr_94i:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105724 "|mt11_controller_c-ii|tu10:tu10|count_74123_50ms:inst363|lpm_counter:LPM_COUNTER_component|cntr_94i:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst212 " "Node: tu10:tu10\|inst212 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105724 "|mt11_controller_c-ii|tu10:tu10|inst212"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst477 " "Node: tu10:tu10\|inst477 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105724 "|mt11_controller_c-ii|tu10:tu10|inst477"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst164 " "Node: tu10:tu10\|inst164 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105724 "|mt11_controller_c-ii|tu10:tu10|inst164"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst88 " "Node: tu10:tu10\|inst88 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105724 "|mt11_controller_c-ii|tu10:tu10|inst88"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|count_m304_1us:inst403\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|count_m304_1us:inst403\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105724 "|mt11_controller_c-ii|tu10:tu10|count_m304_1us:inst403|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] " "Node: tm11:tm11\|m304-1us:inst299\|count_m304_1us:inst393\|lpm_counter:LPM_COUNTER_component\|cntr_ini:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105724 "|mt11_controller_c-ii|tm11:tm11|m304-1us:inst299|count_m304_1us:inst393|lpm_counter:LPM_COUNTER_component|cntr_ini:auto_generated|safe_q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst438 " "Node: tm11:tm11\|inst438 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105725 "|mt11_controller_c-ii|tm11:tm11|inst438"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~14 " "Node: tm11:tm11\|count_8_aload:inst51\|lpm_counter:LPM_COUNTER_component\|cntr_kgj:auto_generated\|latch_signal\[0\]~14 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105725 "|mt11_controller_c-ii|tm11:tm11|count_8_aload:inst51|lpm_counter:LPM_COUNTER_component|cntr_kgj:auto_generated|latch_signal[0]~14"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst467 " "Node: tu10:tu10\|inst467 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105725 "|mt11_controller_c-ii|tu10:tu10|inst467"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst90~1 " "Node: tu10:tu10\|inst90~1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105725 "|mt11_controller_c-ii|tu10:tu10|inst90~1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tm11:tm11\|inst157 " "Node: tm11:tm11\|inst157 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105725 "|mt11_controller_c-ii|tm11:tm11|inst157"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|inst254 " "Node: tu10:tu10\|inst254 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105725 "|mt11_controller_c-ii|tu10:tu10|inst254"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\|safe_q\[0\] " "Node: tu10:tu10\|tu10_count_sdwn_timer:inst57\|lpm_counter:LPM_COUNTER_component\|cntr_0pi:auto_generated\|safe_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1630731105725 "|mt11_controller_c-ii|tu10:tu10|tu10_count_sdwn_timer:inst57|lpm_counter:LPM_COUNTER_component|cntr_0pi:auto_generated|safe_q[0]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.106 " "Worst-case setup slack is 8.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.106         0.000 clk_25m  " "    8.106         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1630731105740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 clk_25m  " "    0.203         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1630731105748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.946 " "Worst-case recovery slack is 7.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.946         0.000 clk_25m  " "    7.946         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.303         0.000 qbus_sync  " "    8.303         0.000 qbus_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1630731105755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.568 " "Worst-case removal slack is 0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568         0.000 clk_25m  " "    0.568         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.525         0.000 qbus_sync  " "   10.525         0.000 qbus_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1630731105767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.000 " "Worst-case minimum pulse width slack is 19.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 clk_25m  " "   19.000         0.000 clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.000         0.000 qbus_sync  " "  249.000         0.000 qbus_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.778         0.000 qbus_dout  " "  497.778         0.000 qbus_dout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1630731105778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1630731105778 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1630731105957 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1630731106065 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1630731106075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 92 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1630731106232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 04 07:51:46 2021 " "Processing ended: Sat Sep 04 07:51:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1630731106232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1630731106232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1630731106232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1630731106232 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 228 s " "Quartus II Full Compilation was successful. 0 errors, 228 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1630731106958 ""}
