****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-capacitance
	-crosstalk_delta
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Sat Mar 21 19:12:54 2020
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk

  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_235_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_25_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/CLK (DFFX1)                  0.000    0.178    0.000    0.002 &    0.460 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/Q (DFFX1)                             0.049             0.218 &    0.679 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (net)              4   10.911 
  core/be/be_mem/fault_reg/data_r_reg_25_/D (DFFX1)                                 0.000    0.049    0.000    0.000 &    0.679 f
  data arrival time                                                                                                       0.679

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_25_/CLK (DFFX1)                               0.000    0.118    0.000    0.005 &    0.611 r
  clock reconvergence pessimism                                                                               -0.037      0.574
  library hold time                                                                                            0.008      0.583
  data required time                                                                                                      0.583
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.583
  data arrival time                                                                                                      -0.679
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_31_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)                  0.000    0.178    0.000    0.002 &    0.460 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/Q (DFFX1)                             0.050             0.219 &    0.679 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (net)              4   11.407 
  core/be/be_mem/fault_reg/data_r_reg_31_/D (DFFX1)                                 0.000    0.050    0.000    0.000 &    0.679 f
  data arrival time                                                                                                       0.679

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_31_/CLK (DFFX1)                               0.000    0.118    0.000    0.005 &    0.611 r
  clock reconvergence pessimism                                                                               -0.037      0.575
  library hold time                                                                                            0.008      0.583
  data required time                                                                                                      0.583
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.583
  data arrival time                                                                                                      -0.679
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_22_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)                  0.000    0.178    0.000    0.003 &    0.461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/Q (DFFX1)                             0.049             0.218 &    0.679 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (net)              4   10.958 
  core/be/be_mem/fault_reg/data_r_reg_22_/D (DFFX1)                                 0.000    0.049    0.000    0.000 &    0.679 f
  data arrival time                                                                                                       0.679

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_22_/CLK (DFFX1)                               0.000    0.118    0.000    0.004 &    0.611 r
  clock reconvergence pessimism                                                                               -0.037      0.574
  library hold time                                                                                            0.008      0.583
  data required time                                                                                                      0.583
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.583
  data arrival time                                                                                                      -0.679
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)                  0.000    0.178    0.000    0.003 &    0.461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/Q (DFFX1)                             0.049             0.218 &    0.679 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (net)              4   11.022 
  core/be/be_mem/fault_reg/data_r_reg_20_/D (DFFX1)                                 0.000    0.049    0.000    0.000 &    0.679 f
  data arrival time                                                                                                       0.679

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_20_/CLK (DFFX1)                               0.000    0.118    0.000    0.004 &    0.610 r
  clock reconvergence pessimism                                                                               -0.037      0.574
  library hold time                                                                                            0.008      0.582
  data required time                                                                                                      0.582
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.582
  data arrival time                                                                                                      -0.679
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_247_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_37_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/CLK (DFFX1)                  0.000    0.178    0.000    0.002 &    0.460 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/Q (DFFX1)                             0.052             0.220 &    0.680 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (net)              4   12.184 
  core/be/be_mem/fault_reg/data_r_reg_37_/D (DFFX1)                                 0.000    0.052    0.000    0.000 &    0.680 f
  data arrival time                                                                                                       0.680

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_37_/CLK (DFFX1)                               0.000    0.118    0.000    0.006 &    0.612 r
  clock reconvergence pessimism                                                                               -0.037      0.575
  library hold time                                                                                            0.008      0.583
  data required time                                                                                                      0.583
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.583
  data arrival time                                                                                                      -0.680
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_23_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)                  0.000    0.178    0.000    0.003 &    0.461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/Q (DFFX1)                             0.050             0.219 &    0.679 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (net)              4   11.337 
  core/be/be_mem/fault_reg/data_r_reg_23_/D (DFFX1)                                 0.000    0.050    0.000    0.000 &    0.679 f
  data arrival time                                                                                                       0.679

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_23_/CLK (DFFX1)                               0.000    0.118    0.000    0.004 &    0.611 r
  clock reconvergence pessimism                                                                               -0.037      0.574
  library hold time                                                                                            0.008      0.582
  data required time                                                                                                      0.582
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.582
  data arrival time                                                                                                      -0.679
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_246_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_36_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/CLK (DFFX1)                  0.000    0.178    0.000    0.002 &    0.460 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/Q (DFFX1)                             0.056             0.223 &    0.683 f
  core/be/be_calculator/calc_stage_reg/data_o[246] (net)              4   13.875 
  core/be/be_mem/fault_reg/data_r_reg_36_/D (DFFX1)                                -0.005    0.056   -0.001   -0.001 &    0.682 f
  data arrival time                                                                                                       0.682

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_36_/CLK (DFFX1)                               0.000    0.117    0.000    0.006 &    0.612 r
  clock reconvergence pessimism                                                                               -0.037      0.575
  library hold time                                                                                            0.007      0.582
  data required time                                                                                                      0.582
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.582
  data arrival time                                                                                                      -0.682
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.100


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_39_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                        Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                          0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                             2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                 0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                           0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                             1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                               0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                         0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                             1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                 0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                           0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                             2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                 0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                           0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                             2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                 0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                           0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                            16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                  0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                            0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                             3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                                  0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                            0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                             4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                                 0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                           0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                             1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                                  -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                              0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                                 7  195.329 
  core/be/CTSINVX16_G1B1I7/INP (INVX8)                                                         0.000    0.098    0.000    0.001 &    0.358 f
  core/be/CTSINVX16_G1B1I7/ZN (INVX8)                                                                   0.185             0.098 &    0.455 r
  core/be/clk_i_G1B10I7 (net)                                                  173  416.576 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)                0.000    0.185    0.000    0.009 &    0.464 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/Q (DFFX1)                           0.081             0.239 &    0.703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_o[0] (net)            2   25.125 
  core/be/be_mem/fault_reg/data_r_reg_39_/D (DFFX1)                                           -0.031    0.081   -0.024   -0.024 &    0.680 f
  data arrival time                                                                                                                  0.680

  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                          0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                             2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                 0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                           0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                             1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                               0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                         0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                             1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                 0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                           0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                             2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                 0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                           0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                             2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                 0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                           0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                            16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                            0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                                    0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)                       1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                                        0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                                  0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                                    1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                                        0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                                  0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                                   78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_39_/CLK (DFFX1)                                          0.000    0.117    0.000    0.005 &    0.612 r
  clock reconvergence pessimism                                                                                          -0.037      0.575
  library hold time                                                                                                       0.002      0.577
  data required time                                                                                                                 0.577
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 0.577
  data arrival time                                                                                                                 -0.680
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.102


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_244_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_34_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/CLK (DFFX1)                  0.000    0.179    0.000    0.003 &    0.461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/Q (DFFX1)                             0.058             0.224 &    0.685 f
  core/be/be_calculator/calc_stage_reg/data_o[244] (net)              4   14.661 
  core/be/be_mem/fault_reg/data_r_reg_34_/D (DFFX1)                                 0.000    0.058    0.000    0.000 &    0.685 f
  data arrival time                                                                                                       0.685

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_34_/CLK (DFFX1)                               0.000    0.117    0.000    0.006 &    0.612 r
  clock reconvergence pessimism                                                                               -0.037      0.575
  library hold time                                                                                            0.007      0.582
  data required time                                                                                                      0.582
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.582
  data arrival time                                                                                                      -0.685
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.104


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_236_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_26_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/CLK (DFFX1)                  0.000    0.178    0.000    0.002 &    0.461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/Q (DFFX1)                             0.059             0.224 &    0.685 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (net)              4   15.109 
  core/be/be_mem/fault_reg/data_r_reg_26_/D (DFFX1)                                 0.000    0.059    0.000    0.000 &    0.685 f
  data arrival time                                                                                                       0.685

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_26_/CLK (DFFX1)                               0.000    0.118    0.000    0.005 &    0.611 r
  clock reconvergence pessimism                                                                               -0.037      0.575
  library hold time                                                                                            0.006      0.581
  data required time                                                                                                      0.581
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.581
  data arrival time                                                                                                      -0.685
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.104


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_33_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)                  0.000    0.179    0.000    0.003 &    0.461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/Q (DFFX1)                             0.059             0.225 &    0.686 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (net)              4   15.486 
  core/be/be_mem/fault_reg/data_r_reg_33_/D (DFFX1)                                 0.000    0.059    0.000    0.000 &    0.687 f
  data arrival time                                                                                                       0.687

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_33_/CLK (DFFX1)                               0.000    0.117    0.000    0.006 &    0.612 r
  clock reconvergence pessimism                                                                               -0.037      0.575
  library hold time                                                                                            0.006      0.582
  data required time                                                                                                      0.582
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.582
  data arrival time                                                                                                      -0.687
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_29_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)                  0.000    0.178    0.000    0.003 &    0.461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/Q (DFFX1)                             0.063             0.227 &    0.688 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (net)              4   16.860 
  core/be/be_mem/fault_reg/data_r_reg_29_/D (DFFX1)                                 0.000    0.063    0.000    0.000 &    0.688 f
  data arrival time                                                                                                       0.688

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_29_/CLK (DFFX1)                               0.000    0.117    0.000    0.006 &    0.612 r
  clock reconvergence pessimism                                                                               -0.037      0.575
  library hold time                                                                                            0.005      0.581
  data required time                                                                                                      0.581
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.581
  data arrival time                                                                                                      -0.688
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.107


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_44_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                        Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                          0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                             2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                 0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                           0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                             1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                               0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                         0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                             1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                 0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                           0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                             2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                 0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                           0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                             2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                 0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                           0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                            16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                  0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                            0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                             3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                                  0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                            0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                             4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                                 0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                           0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                             1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                                  -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                              0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                                 7  195.329 
  core/be/CTSINVX16_G1B1I7/INP (INVX8)                                                         0.000    0.098    0.000    0.001 &    0.358 f
  core/be/CTSINVX16_G1B1I7/ZN (INVX8)                                                                   0.185             0.098 &    0.455 r
  core/be/clk_i_G1B10I7 (net)                                                  173  416.576 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)                0.000    0.185    0.000    0.010 &    0.465 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/Q (DFFX1)                           0.084             0.241 &    0.706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_o[5] (net)            2   26.689 
  core/be/be_mem/fault_reg/data_r_reg_44_/D (DFFX1)                                           -0.031    0.084   -0.023   -0.022 &    0.684 f
  data arrival time                                                                                                                  0.684

  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                          0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                             2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                 0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                           0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                             1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                               0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                         0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                             1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                 0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                           0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                             2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                 0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                           0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                             2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                 0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                           0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                            16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                            0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                                    0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)                       1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                                        0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                                  0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                                    1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                                        0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                                  0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                                   78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_44_/CLK (DFFX1)                                          0.000    0.117    0.000    0.005 &    0.612 r
  clock reconvergence pessimism                                                                                          -0.037      0.575
  library hold time                                                                                                       0.002      0.577
  data required time                                                                                                                 0.577
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 0.577
  data arrival time                                                                                                                 -0.684
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.107


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_242_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_32_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/CLK (DFFX1)                  0.000    0.179    0.000    0.003 &    0.462 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/Q (DFFX1)                             0.063             0.227 &    0.689 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (net)              4   17.160 
  core/be/be_mem/fault_reg/data_r_reg_32_/D (DFFX1)                                -0.006    0.063   -0.001   -0.001 &    0.688 f
  data arrival time                                                                                                       0.688

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_32_/CLK (DFFX1)                               0.000    0.117    0.000    0.006 &    0.612 r
  clock reconvergence pessimism                                                                               -0.037      0.575
  library hold time                                                                                            0.005      0.581
  data required time                                                                                                      0.581
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.581
  data arrival time                                                                                                      -0.688
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.108


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_237_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_27_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/CLK (DFFX1)                  0.000    0.179    0.000    0.003 &    0.462 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/Q (DFFX1)                             0.066             0.229 &    0.690 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (net)              4   18.276 
  core/be/be_mem/fault_reg/data_r_reg_27_/D (DFFX1)                                -0.007    0.066   -0.001   -0.001 &    0.690 f
  data arrival time                                                                                                       0.690

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_27_/CLK (DFFX1)                               0.000    0.117    0.000    0.006 &    0.612 r
  clock reconvergence pessimism                                                                               -0.037      0.575
  library hold time                                                                                            0.005      0.580
  data required time                                                                                                      0.580
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.580
  data arrival time                                                                                                      -0.690
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.109


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_40_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                        Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                          0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                             2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                 0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                           0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                             1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                               0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                         0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                             1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                 0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                           0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                             2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                 0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                           0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                             2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                 0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                           0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                            16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                  0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                            0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                             3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                                  0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                            0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                             4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                                 0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                           0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                             1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                                  -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                              0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                                 7  195.329 
  core/be/CTSINVX16_G1B1I7/INP (INVX8)                                                         0.000    0.098    0.000    0.001 &    0.358 f
  core/be/CTSINVX16_G1B1I7/ZN (INVX8)                                                                   0.185             0.098 &    0.455 r
  core/be/clk_i_G1B10I7 (net)                                                  173  416.576 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)                0.000    0.185    0.000    0.009 &    0.464 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/Q (DFFX1)                           0.085             0.241 &    0.706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_o[1] (net)            2   26.812 
  core/be/be_mem/fault_reg/data_r_reg_40_/D (DFFX1)                                           -0.027    0.085   -0.020   -0.019 &    0.686 f
  data arrival time                                                                                                                  0.686

  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                          0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                             2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                 0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                           0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                             1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                               0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                         0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                             1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                 0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                           0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                             2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                 0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                           0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                             2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                 0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                           0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                            16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                            0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                                    0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)                       1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                                        0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                                  0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                                    1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                                        0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                                  0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                                   78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_40_/CLK (DFFX1)                                          0.000    0.117    0.000    0.005 &    0.612 r
  clock reconvergence pessimism                                                                                          -0.037      0.575
  library hold time                                                                                                       0.002      0.577
  data required time                                                                                                                 0.577
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 0.577
  data arrival time                                                                                                                 -0.686
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.110


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_30_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)                  0.000    0.179    0.000    0.003 &    0.461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/Q (DFFX1)                             0.065             0.229 &    0.690 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (net)              4   18.115 
  core/be/be_mem/fault_reg/data_r_reg_30_/D (DFFX1)                                -0.002    0.065   -0.000   -0.000 &    0.690 f
  data arrival time                                                                                                       0.690

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_30_/CLK (DFFX1)                               0.000    0.117    0.000    0.006 &    0.612 r
  clock reconvergence pessimism                                                                               -0.037      0.575
  library hold time                                                                                            0.005      0.580
  data required time                                                                                                      0.580
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.580
  data arrival time                                                                                                      -0.690
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.110


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_248_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_38_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/CLK (DFFX1)                  0.000    0.178    0.000    0.002 &    0.460 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/Q (DFFX1)                             0.068             0.231 &    0.691 f
  core/be/be_calculator/calc_stage_reg/data_o[248] (net)              4   19.411 
  core/be/be_mem/fault_reg/data_r_reg_38_/D (DFFX1)                                -0.007    0.068   -0.001   -0.001 &    0.690 f
  data arrival time                                                                                                       0.690

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_38_/CLK (DFFX1)                               0.000    0.118    0.000    0.005 &    0.612 r
  clock reconvergence pessimism                                                                               -0.037      0.575
  library hold time                                                                                            0.004      0.580
  data required time                                                                                                      0.580
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.580
  data arrival time                                                                                                      -0.690
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.110


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_238_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_28_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/CLK (DFFX1)                  0.000    0.179    0.000    0.003 &    0.461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/Q (DFFX1)                             0.067             0.230 &    0.691 f
  core/be/be_calculator/calc_stage_reg/data_o[238] (net)              4   18.900 
  core/be/be_mem/fault_reg/data_r_reg_28_/D (DFFX1)                                 0.000    0.067    0.000    0.000 &    0.691 f
  data arrival time                                                                                                       0.691

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_28_/CLK (DFFX1)                               0.000    0.117    0.000    0.006 &    0.612 r
  clock reconvergence pessimism                                                                               -0.037      0.575
  library hold time                                                                                            0.005      0.580
  data required time                                                                                                      0.580
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.580
  data arrival time                                                                                                      -0.691
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.111


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_215_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I7/INP (INVX8)                                              0.000    0.098    0.000    0.001 &    0.358 f
  core/be/CTSINVX16_G1B1I7/ZN (INVX8)                                                        0.185             0.098 &    0.455 r
  core/be/clk_i_G1B10I7 (net)                                       173  416.576 
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/CLK (DFFX1)                  0.000    0.185    0.000    0.007 &    0.462 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/Q (DFFX1)                             0.099             0.249 &    0.712 f
  core/be/be_calculator/calc_stage_reg/data_o[215] (net)              4   32.971 
  core/be/be_mem/fault_reg/data_r_reg_5_/D (DFFX1)                                 -0.036    0.099   -0.027   -0.027 &    0.685 f
  data arrival time                                                                                                       0.685

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_5_/CLK (DFFX1)                                0.000    0.117    0.000    0.003 &    0.610 r
  clock reconvergence pessimism                                                                               -0.037      0.573
  library hold time                                                                                           -0.001      0.573
  data required time                                                                                                      0.573
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.573
  data arrival time                                                                                                      -0.685
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.113


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_42_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                        Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                          0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                             2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                 0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                           0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                             1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                               0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                         0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                             1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                 0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                           0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                             2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                 0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                           0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                             2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                 0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                           0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                            16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                  0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                            0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                             3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                                  0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                            0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                             4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                                 0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                           0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                             1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                                  -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                              0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                                 7  195.329 
  core/be/CTSINVX16_G1B1I7/INP (INVX8)                                                         0.000    0.098    0.000    0.001 &    0.358 f
  core/be/CTSINVX16_G1B1I7/ZN (INVX8)                                                                   0.185             0.098 &    0.455 r
  core/be/clk_i_G1B10I7 (net)                                                  173  416.576 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)                0.000    0.185    0.000    0.007 &    0.463 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/Q (DFFX1)                           0.075             0.235 &    0.698 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_o[3] (net)            2   22.582 
  core/be/be_mem/fault_reg/data_r_reg_42_/D (DFFX1)                                           -0.016    0.075   -0.007   -0.006 &    0.692 f
  data arrival time                                                                                                                  0.692

  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                          0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                             2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                 0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                           0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                             1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                               0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                         0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                             1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                 0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                           0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                             2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                 0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                           0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                             2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                 0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                           0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                            16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                            0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                                    0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)                       1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                                        0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                                  0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                                    1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                                        0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                                  0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                                   78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_42_/CLK (DFFX1)                                          0.000    0.117    0.000    0.005 &    0.611 r
  clock reconvergence pessimism                                                                                          -0.037      0.575
  library hold time                                                                                                       0.003      0.578
  data required time                                                                                                                 0.578
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 0.578
  data arrival time                                                                                                                 -0.692
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.114


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_49_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                         Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                 0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                           0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                              2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                  0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                            0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                              1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                                0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                          0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                              1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                  0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                            0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                              2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                  0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                            0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                              2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                  0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                            0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                             16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                   0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                             0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                              3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                                   0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                             0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                              4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                                  0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                            0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                              1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                                   -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                               0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                                  7  195.329 
  core/be/CTSINVX16_G1B1I7/INP (INVX8)                                                          0.000    0.098    0.000    0.001 &    0.358 f
  core/be/CTSINVX16_G1B1I7/ZN (INVX8)                                                                    0.185             0.098 &    0.455 r
  core/be/clk_i_G1B10I7 (net)                                                   173  416.576 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)                0.000    0.185    0.000    0.005 &    0.460 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/Q (DFFX1)                           0.071             0.233 &    0.693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_o[10] (net)            2   20.724 
  core/be/be_mem/fault_reg/data_r_reg_49_/D (DFFX1)                                            -0.011    0.071   -0.004   -0.003 &    0.690 f
  data arrival time                                                                                                                   0.690

  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                 0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                           0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                              2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                  0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                            0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                              1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                                0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                          0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                              1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                  0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                            0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                              2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                  0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                            0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                              2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                  0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                            0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                             16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                             0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                                     0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)                        1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                                         0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                                   0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                                     1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                                         0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                                   0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                                    78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_49_/CLK (DFFX1)                                           0.000    0.117    0.000    0.001 &    0.608 r
  clock reconvergence pessimism                                                                                           -0.037      0.571
  library hold time                                                                                                        0.004      0.575
  data required time                                                                                                                  0.575
  --------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                  0.575
  data arrival time                                                                                                                  -0.690
  --------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                         0.114


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_234_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_24_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/CLK (DFFX1)                  0.000    0.178    0.000    0.002 &    0.460 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/Q (DFFX1)                             0.074             0.234 &    0.694 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (net)              4   21.971 
  core/be/be_mem/fault_reg/data_r_reg_24_/D (DFFX1)                                -0.007    0.074   -0.001   -0.001 &    0.693 f
  data arrival time                                                                                                       0.693

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_24_/CLK (DFFX1)                               0.000    0.118    0.000    0.005 &    0.612 r
  clock reconvergence pessimism                                                                               -0.037      0.575
  library hold time                                                                                            0.004      0.579
  data required time                                                                                                      0.579
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.579
  data arrival time                                                                                                      -0.693
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.114


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_245_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_35_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/CLK (DFFX1)                  0.000    0.178    0.000    0.002 &    0.460 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/Q (DFFX1)                             0.073             0.233 &    0.694 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (net)              4   21.359 
  core/be/be_mem/fault_reg/data_r_reg_35_/D (DFFX1)                                -0.003    0.073   -0.000   -0.000 &    0.694 f
  data arrival time                                                                                                       0.694

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_35_/CLK (DFFX1)                               0.000    0.118    0.000    0.005 &    0.612 r
  clock reconvergence pessimism                                                                               -0.037      0.575
  library hold time                                                                                            0.004      0.579
  data required time                                                                                                      0.579
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.579
  data arrival time                                                                                                      -0.694
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.115


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_226_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_16_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I10/INP (INVX8)                                             0.000    0.098    0.000    0.004 &    0.360 f
  core/be/CTSINVX16_G1B1I10/ZN (INVX8)                                                       0.176             0.093 &    0.453 r
  core/be/clk_i_G1B10I10 (net)                                      157  391.398 
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/CLK (DFFX1)                  0.000    0.176    0.000    0.005 &    0.458 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/Q (DFFX1)                             0.071             0.232 &    0.690 f
  core/be/be_calculator/calc_stage_reg/data_o[226] (net)              4   20.564 
  core/be/be_mem/fault_reg/data_r_reg_16_/D (DFFX1)                                 0.000    0.071    0.000    0.000 &    0.691 f
  data arrival time                                                                                                       0.691

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_16_/CLK (DFFX1)                               0.000    0.117    0.000    0.002 &    0.608 r
  clock reconvergence pessimism                                                                               -0.037      0.571
  library hold time                                                                                            0.004      0.575
  data required time                                                                                                      0.575
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.575
  data arrival time                                                                                                      -0.691
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.115


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_41_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                        Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                          0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                             2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                 0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                           0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                             1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                               0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                         0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                             1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                 0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                           0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                             2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                 0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                           0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                             2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                 0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                           0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                            16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                  0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                            0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                             3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                                  0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                            0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                             4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                                 0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                           0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                             1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                                  -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                              0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                                 7  195.329 
  core/be/CTSINVX16_G1B1I7/INP (INVX8)                                                         0.000    0.098    0.000    0.001 &    0.358 f
  core/be/CTSINVX16_G1B1I7/ZN (INVX8)                                                                   0.185             0.098 &    0.455 r
  core/be/clk_i_G1B10I7 (net)                                                  173  416.576 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)                0.000    0.185    0.000    0.010 &    0.465 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/Q (DFFX1)                           0.087             0.242 &    0.707 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_o[2] (net)            2   27.557 
  core/be/be_mem/fault_reg/data_r_reg_41_/D (DFFX1)                                           -0.016    0.087   -0.013   -0.012 &    0.695 f
  data arrival time                                                                                                                  0.695

  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                          0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                             2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                 0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                           0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                             1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                               0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                         0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                             1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                 0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                           0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                             2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                 0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                           0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                             2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                 0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                           0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                            16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                            0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                                    0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)                       1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                                        0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                                  0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                                    1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                                        0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                                  0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                                   78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_41_/CLK (DFFX1)                                          0.000    0.117    0.000    0.005 &    0.612 r
  clock reconvergence pessimism                                                                                          -0.037      0.575
  library hold time                                                                                                       0.001      0.577
  data required time                                                                                                                 0.577
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 0.577
  data arrival time                                                                                                                 -0.695
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.118


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_17_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I10/INP (INVX8)                                             0.000    0.098    0.000    0.004 &    0.360 f
  core/be/CTSINVX16_G1B1I10/ZN (INVX8)                                                       0.176             0.093 &    0.453 r
  core/be/clk_i_G1B10I10 (net)                                      157  391.398 
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)                  0.000    0.176    0.000    0.005 &    0.459 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/Q (DFFX1)                             0.076             0.235 &    0.694 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (net)              4   22.753 
  core/be/be_mem/fault_reg/data_r_reg_17_/D (DFFX1)                                 0.000    0.076    0.000    0.000 &    0.694 f
  data arrival time                                                                                                       0.694

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_17_/CLK (DFFX1)                               0.000    0.117    0.000    0.002 &    0.609 r
  clock reconvergence pessimism                                                                               -0.037      0.572
  library hold time                                                                                            0.003      0.575
  data required time                                                                                                      0.575
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.575
  data arrival time                                                                                                      -0.694
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.119


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_231_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_21_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                  2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                  1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                  1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                  2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                  2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                 16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                       0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                 0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                  3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                       0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                 0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                  4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                      0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                  1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                       -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                   0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                      7  195.329 
  core/be/CTSINVX16_G1B1I8/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.362 f
  core/be/CTSINVX16_G1B1I8/ZN (INVX8)                                                        0.178             0.096 &    0.458 r
  core/be/clk_i_G1B10I8 (net)                                       176  400.753 
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/CLK (DFFX1)                  0.000    0.178    0.000    0.003 &    0.461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/Q (DFFX1)                             0.077             0.236 &    0.697 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (net)              4   23.496 
  core/be/be_mem/fault_reg/data_r_reg_21_/D (DFFX1)                                -0.012    0.077   -0.002   -0.001 &    0.696 f
  data arrival time                                                                                                       0.696

  clock core_clk (rise edge)                                                                                   0.000      0.000
  clock source latency                                                                                         0.000      0.000
  clk_i (in)                                                                                 0.000             0.000 &    0.000 r
  clk_i (net)                                                         1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                     0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                               0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                  2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                      0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                  1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                    0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                              0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                  1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                      0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                  2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                      0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                  2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                      0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                 16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                 0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                         0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)            1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                             0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                       0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                         1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                             0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                       0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                        78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_21_/CLK (DFFX1)                               0.000    0.118    0.000    0.004 &    0.610 r
  clock reconvergence pessimism                                                                               -0.037      0.574
  library hold time                                                                                            0.003      0.577
  data required time                                                                                                      0.577
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.577
  data arrival time                                                                                                      -0.696
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.119


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_48_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                        Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                          0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                             2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                 0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                           0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                             1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                               0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                         0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                             1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                 0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                           0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                             2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                 0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                           0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                             2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                 0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                           0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                            16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                  0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                            0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                             3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                                  0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                            0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                             4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                                 0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                           0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                             1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                                  -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                              0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                                 7  195.329 
  core/be/CTSINVX16_G1B1I7/INP (INVX8)                                                         0.000    0.098    0.000    0.001 &    0.358 f
  core/be/CTSINVX16_G1B1I7/ZN (INVX8)                                                                   0.185             0.098 &    0.455 r
  core/be/clk_i_G1B10I7 (net)                                                  173  416.576 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)                0.000    0.185    0.000    0.010 &    0.465 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/Q (DFFX1)                           0.091             0.245 &    0.710 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_o[9] (net)            2   29.716 
  core/be/be_mem/fault_reg/data_r_reg_48_/D (DFFX1)                                           -0.024    0.091   -0.016   -0.015 &    0.695 f
  data arrival time                                                                                                                  0.695

  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                          0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                             2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                 0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                           0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                             1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                               0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                         0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                             1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                 0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                           0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                             2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                 0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                           0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                             2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                 0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                           0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                            16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                            0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                                    0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)                       1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                                        0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                                  0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                                    1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                                        0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                                  0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                                   78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_48_/CLK (DFFX1)                                          0.000    0.117    0.000    0.005 &    0.612 r
  clock reconvergence pessimism                                                                                          -0.037      0.575
  library hold time                                                                                                       0.001      0.576
  data required time                                                                                                                 0.576
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 0.576
  data arrival time                                                                                                                 -0.695
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.119


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_46_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                        Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1   87.899 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                          0.034             0.022 &    0.034 f
  clk_i_G1B1I1 (net)                                                             2  114.455 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                 0.000    0.034    0.000    0.002 &    0.036 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                           0.036             0.015 &    0.051 r
  clk_i_G1B2I2 (net)                                                             1   66.787 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                               0.000    0.036    0.000    0.008 &    0.059 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                         0.026             0.021 &    0.080 f
  clk_i_G1B3I1 (net)                                                             1   95.315 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                 0.000    0.026    0.000    0.001 &    0.081 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                           0.037             0.016 &    0.097 r
  clk_i_G1B4I1 (net)                                                             2  182.704 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                 0.000    0.037    0.000    0.004 &    0.101 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                           0.029             0.014 &    0.115 f
  clk_i_G1B5I1 (net)                                                             2  115.729 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                 0.000    0.029    0.000    0.018 &    0.133 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                           0.056             0.023 &    0.155 r
  clk_i_G1B6I1 (net)                                                            16  185.712 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                  0.000    0.056    0.000    0.001 &    0.156 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                            0.046             0.031 &    0.187 f
  clk_i_G1B7I1 (net)                                                             3   80.810 
  CTSINVX8_G1B3I1/INP (INVX8)                                                                  0.000    0.046    0.000    0.006 &    0.192 f
  CTSINVX8_G1B3I1/ZN (INVX8)                                                                            0.046             0.028 &    0.220 r
  clk_i_G1B8I1 (net)                                                             4   72.828 
  CTSINVX16_G1B2I4/INP (INVX1)                                                                 0.000    0.046    0.000    0.001 &    0.221 r
  CTSINVX16_G1B2I4/ZN (INVX1)                                                                           0.033             0.026 &    0.247 f
  clk_i_G1B9I4 (net)                                                             1    6.752 
  CTS_CTS_core_clk_CTO_delay39/INP (NBUFFX8)                                                  -0.001    0.033   -0.000   -0.000 &    0.247 f
  CTS_CTS_core_clk_CTO_delay39/Z (NBUFFX8)                                                              0.098             0.109 &    0.356 f
  CTS_core_clk_CTO_delay39 (net)                                                 7  195.329 
  core/be/CTSINVX16_G1B1I7/INP (INVX8)                                                         0.000    0.098    0.000    0.001 &    0.358 f
  core/be/CTSINVX16_G1B1I7/ZN (INVX8)                                                                   0.185             0.098 &    0.455 r
  core/be/clk_i_G1B10I7 (net)                                                  173  416.576 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)                0.000    0.185    0.000    0.008 &    0.463 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/Q (DFFX1)                           0.075             0.236 &    0.699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_o[7] (net)            2   22.763 
  core/be/be_mem/fault_reg/data_r_reg_46_/D (DFFX1)                                           -0.012    0.075   -0.002   -0.001 &    0.698 f
  data arrival time                                                                                                                  0.698

  clock core_clk (rise edge)                                                                                              0.000      0.000
  clock source latency                                                                                                    0.000      0.000
  clk_i (in)                                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                                    1  103.251 
  CTSINVX4_G1B10I1/INP (INVX16)                                                                0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX4_G1B10I1/ZN (INVX16)                                                                          0.041             0.025 &    0.041 f
  clk_i_G1B1I1 (net)                                                             2  135.532 
  CTSINVX4_G1B9I2/INP (INVX16)                                                                 0.000    0.042    0.000    0.002 &    0.043 f
  CTSINVX4_G1B9I2/ZN (INVX16)                                                                           0.042             0.017 &    0.060 r
  clk_i_G1B2I2 (net)                                                             1   82.140 
  CTSIBUFFX4_G1B8I1/INP (INVX16)                                                               0.000    0.050    0.000    0.010 &    0.069 r
  CTSIBUFFX4_G1B8I1/ZN (INVX16)                                                                         0.040             0.027 &    0.096 f
  clk_i_G1B3I1 (net)                                                             1  129.478 
  CTSINVX4_G1B7I1/INP (INVX32)                                                                 0.000    0.040    0.000    0.002 &    0.098 f
  CTSINVX4_G1B7I1/ZN (INVX32)                                                                           0.045             0.020 &    0.118 r
  clk_i_G1B4I1 (net)                                                             2  212.980 
  CTSINVX4_G1B6I1/INP (INVX32)                                                                 0.000    0.049    0.000    0.005 &    0.123 r
  CTSINVX4_G1B6I1/ZN (INVX32)                                                                           0.035             0.015 &    0.138 f
  clk_i_G1B5I1 (net)                                                             2  136.806 
  CTSINVX8_G1B5I1/INP (INVX16)                                                                 0.000    0.069    0.000    0.022 &    0.161 f
  CTSINVX8_G1B5I1/ZN (INVX16)                                                                           0.073             0.032 &    0.192 r
  clk_i_G1B6I1 (net)                                                            16  199.439 
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/CLK (CGLPPRX2)                            0.000    0.091    0.000    0.014 &    0.206 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/latch/GCLK (CGLPPRX2)                                    0.037             0.150 &    0.356 r
  core/be/be_mem/fault_reg/clk_gate_data_r_reg/ENCLK (net)                       1    5.854 
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/INP (INVX1)                                        0.000    0.037    0.000    0.000 &    0.356 r
  core/be/be_mem/fault_reg/CTSINVX32_G2B2I1/ZN (INVX1)                                                  0.368             0.193 &    0.549 f
  core/be/be_mem/fault_reg/ENCLK_G2B1I1 (net)                                    1  138.262 
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/INP (INVX32)                                        0.000    0.370    0.000    0.011 &    0.560 f
  core/be/be_mem/fault_reg/CTSINVX8_G2B1I1/ZN (INVX32)                                                  0.117             0.047 &    0.606 r
  core/be/be_mem/fault_reg/ENCLK_G2B2I1 (net)                                   78  235.710 
  core/be/be_mem/fault_reg/data_r_reg_46_/CLK (DFFX1)                                          0.000    0.117    0.000    0.005 &    0.612 r
  clock reconvergence pessimism                                                                                          -0.037      0.575
  library hold time                                                                                                       0.003      0.578
  data required time                                                                                                                 0.578
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                 0.578
  data arrival time                                                                                                                 -0.698
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                        0.119

Report timing status: Processing group core_clk (total endpoints 12564)...10% done.
Report timing status: Processing group core_clk (total endpoints 12564)...20% done.
Report timing status: Processing group core_clk (total endpoints 12564)...30% done.
Report timing status: Processing group core_clk (total endpoints 12564)...40% done.
Report timing status: Processing group core_clk (total endpoints 12564)...50% done.
Report timing status: Processing group core_clk (total endpoints 12564)...60% done.
Report timing status: Processing group core_clk (total endpoints 12564)...70% done.
Report timing status: Processing group core_clk (total endpoints 12564)...80% done.
Report timing status: Processing group core_clk (total endpoints 12564)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 12534 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
