

================================================================
== Vivado HLS Report for 'pynq_filters_CvtColor'
================================================================
* Date:           Thu Nov 28 03:42:42 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  308641|  308641|  308641|  308641|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  308640|  308640|       643|          -|          -|   480|    no    |
        | + loop_width  |     640|     640|         2|          1|          1|   640|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecInterface(i10* %p_dst_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_7 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecInterface(i10* %p_dst_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecInterface(i10* %p_dst_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_9 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecInterface(i10* %p_src_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 1.57ns
._crit_edge:4  br label %0


 <State 2>: 3.40ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i9 [ 0, %._crit_edge ], [ %i_2, %3 ]

ST_2: exitcond2 [1/1] 2.03ns
:1  %exitcond2 = icmp eq i9 %i, -32

ST_2: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)

ST_2: i_2 [1/1] 1.84ns
:3  %i_2 = add i9 %i, 1

ST_2: stg_15 [1/1] 0.00ns
:4  br i1 %exitcond2, label %4, label %1

ST_2: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_2: stg_18 [1/1] 1.57ns
:2  br label %2

ST_2: stg_19 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.07ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i10 [ 0, %1 ], [ %j_2, %"operator>>.exit" ]

ST_3: exitcond [1/1] 2.07ns
:1  %exitcond = icmp eq i10 %j, -384

ST_3: stg_22 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

ST_3: j_2 [1/1] 1.84ns
:3  %j_2 = add i10 %j, 1

ST_3: stg_24 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %"operator>>.exit"


 <State 4>: 8.75ns
ST_4: stg_25 [1/1] 0.00ns
operator>>.exit:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_4: tmp_s [1/1] 0.00ns
operator>>.exit:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_4: stg_27 [1/1] 0.00ns
operator>>.exit:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_76 [1/1] 0.00ns
operator>>.exit:3  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1863)

ST_4: stg_29 [1/1] 0.00ns
operator>>.exit:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_V [1/1] 4.38ns
operator>>.exit:5  %tmp_V = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %p_src_data_stream_V_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1863, i32 %tmp_76)

ST_4: tmp_77 [1/1] 0.00ns
operator>>.exit:7  %tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1865)

ST_4: stg_33 [1/1] 0.00ns
operator>>.exit:8  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: stg_34 [1/1] 4.38ns
operator>>.exit:9  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %p_dst_data_stream_0_V_V, i10 %tmp_V)

ST_4: stg_35 [1/1] 4.38ns
operator>>.exit:10  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %p_dst_data_stream_1_V_V, i10 %tmp_V)

ST_4: stg_36 [1/1] 4.38ns
operator>>.exit:11  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %p_dst_data_stream_2_V_V, i10 %tmp_V)

ST_4: empty_152 [1/1] 0.00ns
operator>>.exit:12  %empty_152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1865, i32 %tmp_77)

ST_4: empty_153 [1/1] 0.00ns
operator>>.exit:13  %empty_153 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_s)

ST_4: stg_39 [1/1] 0.00ns
operator>>.exit:14  br label %2


 <State 5>: 0.00ns
ST_5: empty_154 [1/1] 0.00ns
:0  %empty_154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp)

ST_5: stg_41 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
