\setcounter {tocdepth}{-1}
\contentsline {chapter}{Contents}{vii}{chapter*.8}%
\contentsline {chapter}{List of Figures}{x}{chapter*.9}%
\contentsline {chapter}{List of Tables}{xii}{chapter*.10}%
\setcounter {tocdepth}{5}
\contentsline {chapter}{\numberline {1}Introduction}{1}{chapter.1}%
\contentsline {chapter}{\numberline {2}State of the Art}{2}{chapter.2}%
\contentsline {section}{\numberline {2.1}Multi-Phase Generation Techniques at mm-Wave Frequencies}{2}{section.2.1}%
\contentsline {subsection}{\numberline {2.1.1}DLL-based generation}{2}{subsection.2.1.1}%
\contentsline {subsection}{\numberline {2.1.2}Ring oscillators and injection locking}{2}{subsection.2.1.2}%
\contentsline {subsection}{\numberline {2.1.3}Phase interpolation}{2}{subsection.2.1.3}%
\contentsline {section}{\numberline {2.2}Programmable Delay Elements}{3}{section.2.2}%
\contentsline {subsection}{\numberline {2.2.1}Current-starved delay elements}{3}{subsection.2.2.1}%
\contentsline {subsection}{\numberline {2.2.2}Shunt Capacitor}{4}{subsection.2.2.2}%
\contentsline {section}{\numberline {2.3}State-of-the-Art overview}{5}{section.2.3}%
\contentsline {chapter}{\numberline {3}Materials and Methods}{6}{chapter.3}%
\contentsline {section}{\numberline {3.1}Materials and Methods}{6}{section.3.1}%
\contentsline {subsection}{\numberline {3.1.1}Process Technology and Operating Conditions}{6}{subsection.3.1.1}%
\contentsline {subsection}{\numberline {3.1.2}Target Specifications}{6}{subsection.3.1.2}%
\contentsline {subsection}{\numberline {3.1.3}Digital Calibration Loop}{6}{subsection.3.1.3}%
\contentsline {subsection}{\numberline {3.1.4}Simulation Framework}{6}{subsection.3.1.4}%
\contentsline {subsection}{\numberline {3.1.5}Data Post-Processing}{7}{subsection.3.1.5}%
\contentsline {chapter}{\numberline {4}Results and Discussion}{8}{chapter.4}%
\contentsline {section}{\numberline {4.1}Previous Clock Deskew Implementation: Current-Starved Delay Stage}{8}{section.4.1}%
\contentsline {section}{\numberline {4.2}Verilog-A Implementation of the tuning mechanism}{8}{section.4.2}%
\contentsline {subsection}{\numberline {4.2.1}Behavioural Tuning Models Implemented in Verilog-A}{9}{subsection.4.2.1}%
\contentsline {subsubsection}{\numberline {4.2.1.1}Coarse switched–capacitor tuner (\texttt {generic\_cap\_tuner})}{9}{subsubsection.4.2.1.1}%
\contentsline {paragraph}{\numberline {4.2.1.1.1}Interface:}{9}{paragraph.4.2.1.1.1}%
\contentsline {paragraph}{\numberline {4.2.1.1.2}Algorithm:}{9}{paragraph.4.2.1.1.2}%
\contentsline {subsubsection}{\numberline {4.2.1.2}(Optional) Fine bias-voltage tuner (\texttt {generic\_vb\_tuner})}{9}{subsubsection.4.2.1.2}%
\contentsline {paragraph}{\numberline {4.2.1.2.1}Interface:}{9}{paragraph.4.2.1.2.1}%
\contentsline {paragraph}{\numberline {4.2.1.2.2}Algorithm:}{10}{paragraph.4.2.1.2.2}%
\contentsline {subsubsection}{\numberline {4.2.1.3}Hierarchy and interaction}{10}{subsubsection.4.2.1.3}%
\contentsline {section}{\numberline {4.3}Explored Methodologies for Multi‑Phase Clock Generation}{10}{section.4.3}%
\contentsline {subsection}{\numberline {4.3.1}Switched Capacitor Delay Element}{11}{subsection.4.3.1}%
\contentsline {subsection}{\numberline {4.3.2}Phase‑Interpolator with Tunable Capacitance and Supply Biasing}{12}{subsection.4.3.2}%
\contentsline {subsection}{\numberline {4.3.3}Duty-Cycle Correction Techniques}{13}{subsection.4.3.3}%
\contentsline {subsection}{\numberline {4.3.4}2-stage Supply-Bias Fine-Tuning Variant}{13}{subsection.4.3.4}%
\contentsline {subsection}{\numberline {4.3.5}Current‑Starved Inverter Fine Tuning (Revisited)}{13}{subsection.4.3.5}%
\contentsline {subsection}{\numberline {4.3.6}Phase interpolation challenges}{14}{subsection.4.3.6}%
\contentsline {subsubsection}{\numberline {4.3.6.1}Edge‑Overlap Constraint and Its Consequences}{14}{subsubsection.4.3.6.1}%
\contentsline {paragraph}{\numberline {4.3.6.1.1}Area penalty}{14}{paragraph.4.3.6.1.1}%
\contentsline {paragraph}{\numberline {4.3.6.1.2}Jitter}{14}{paragraph.4.3.6.1.2}%
\contentsline {subsubsection}{\numberline {4.3.6.2}Feed-forward technique}{15}{subsubsection.4.3.6.2}%
\contentsline {subsection}{\numberline {4.3.7}8-phase generation using feed-forwarding}{15}{subsection.4.3.7}%
\contentsline {subsection}{\numberline {4.3.8}3 nm Porting}{16}{subsection.4.3.8}%
\contentsline {subsection}{\numberline {4.3.9}Frequency range increase to 11~GHz - 22.5~GHz}{16}{subsection.4.3.9}%
\contentsline {subsubsection}{\numberline {4.3.9.1}Capacitance bank behavior and duty‑cycle distortion}{16}{subsubsection.4.3.9.1}%
\contentsline {subsection}{\numberline {4.3.10}Parasitic Back-Annotation Strategy}{18}{subsection.4.3.10}%
\contentsline {subsection}{\numberline {4.3.11}Redesign in favor of pure delay implementation}{19}{subsection.4.3.11}%
\contentsline {section}{\numberline {4.4}Final Design Choices}{21}{section.4.4}%
\contentsline {subsection}{\numberline {4.4.1}Octal- and Quad-Generator Designs}{22}{subsection.4.4.1}%
\contentsline {subsection}{\numberline {4.4.2}Low-Frequency Path (Clock Divider) Designs}{23}{subsection.4.4.2}%
\contentsline {subsubsection}{\numberline {4.4.2.1}2-stage Divider Design Employing Parallel Flip-Flops}{23}{subsubsection.4.4.2.1}%
\contentsline {paragraph}{\numberline {4.4.2.1.1}Reset Sequence and Logic:}{23}{paragraph.4.4.2.1.1}%
\contentsline {subsubsection}{\numberline {4.4.2.2}2-Stage "Ring-Oscillator"-like Divider With Clock Slip}{23}{subsubsection.4.4.2.2}%
\contentsline {paragraph}{\numberline {4.4.2.2.1}Clock Slip and Synchronizer:}{24}{paragraph.4.4.2.2.1}%
\contentsline {subsection}{\numberline {4.4.3}Output Fine‑Tuning by Phase Interpolation}{25}{subsection.4.4.3}%
\contentsline {paragraph}{\numberline {4.4.3.0.1}Capacitance‑bank timing study.}{25}{paragraph.4.4.3.0.1}%
\contentsline {paragraph}{\numberline {4.4.3.0.2}Phase‑interpolator architectures.}{25}{paragraph.4.4.3.0.2}%
\contentsline {paragraph}{\numberline {4.4.3.0.3}Isolation improvement.}{26}{paragraph.4.4.3.0.3}%
\contentsline {paragraph}{\numberline {4.4.3.0.4}Performance summary.}{26}{paragraph.4.4.3.0.4}%
\contentsline {subsection}{\numberline {4.4.4}Key Metrics}{27}{subsection.4.4.4}%
\contentsline {chapter}{\numberline {5}Conclusions and Future Perspectives}{29}{chapter.5}%
\contentsline {section}{\numberline {5.1}Summary and Key Achievements}{29}{section.5.1}%
\contentsline {section}{\numberline {5.2}Future Perspectives}{29}{section.5.2}%
\contentsline {chapter}{Bibliography}{31}{chapter*.30}%
\contentsline {chapter}{\numberline {A}Annexes}{33}{appendix.A}%
\contentsline {section}{\numberline {A.1}Supplementary Figures}{33}{section.A.1}%
\contentsline {section}{\numberline {A.2}Tuning Algorithm Parameters}{39}{section.A.2}%
\contentsline {section}{\numberline {A.3}Current-Starved Delay Stage Details}{40}{section.A.3}%
\contentsline {section}{\numberline {A.4}Derivation of the $\ln 2$ factor}{41}{section.A.4}%
\contentsline {section}{\numberline {A.5}Duty-Cycle Sensitivity Derivation}{42}{section.A.5}%
\contentsline {section}{\numberline {A.6}Input and Output Multiplexer Details}{43}{section.A.6}%
\contentsline {subsection}{\numberline {A.6.1}Input Demultiplexer}{43}{subsection.A.6.1}%
\contentsline {subsection}{\numberline {A.6.2}Output Multiplexer}{43}{subsection.A.6.2}%
\contentsline {section}{\numberline {A.7}Verilog-A generic capacitor tuner}{45}{section.A.7}%
\contentsline {section}{\numberline {A.8}Verilog-A generic vb tuner}{56}{section.A.8}%
