// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="float_div2,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.231000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=247,HLS_VERSION=2018_2}" *)

module float_div2 (
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);


input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in_r;
output  [31:0] ap_return;

wire   [31:0] p_Val2_s_fu_58_p1;
wire   [7:0] new_exp_V_4_fu_70_p4;
wire   [22:0] p_Val2_1_fu_80_p1;
wire   [0:0] tmp_6_fu_90_p2;
wire   [0:0] tmp_4_fu_84_p2;
wire   [0:0] sel_tmp_fu_108_p2;
wire   [0:0] sel_tmp1_fu_114_p2;
wire   [0:0] sel_tmp2_fu_120_p2;
wire   [0:0] tmp_fu_96_p2;
wire   [0:0] sel_tmp3_fu_126_p2;
wire   [7:0] new_exp_V_1_fu_102_p2;
wire   [7:0] new_exp_V_2_fu_132_p3;
wire   [7:0] new_exp_V_3_fu_140_p3;
wire   [6:0] tmp_5_fu_162_p4;
wire   [21:0] r_V_fu_178_p4;
wire   [0:0] tmp_7_fu_192_p1;
wire   [0:0] tmp_8_fu_196_p3;
wire   [22:0] r_V_2_fu_188_p1;
wire   [0:0] tmp_1_fu_204_p2;
wire   [22:0] new_mant_V_fu_210_p2;
wire   [0:0] icmp_fu_172_p2;
wire   [22:0] new_mant_V_2_fu_216_p3;
wire   [22:0] new_mant_V_7_fu_224_p3;
wire   [0:0] tmp_s_fu_156_p2;
wire   [0:0] tmp_9_fu_232_p3;
wire   [0:0] sel_tmp4_fu_240_p2;
wire   [0:0] not_sel_tmp_fu_246_p2;
reg   [22:0] new_mant_V_5_fu_252_p4;
wire   [0:0] p_Repl2_2_fu_62_p3;
wire   [7:0] new_exp_V_fu_148_p3;
wire   [22:0] new_mant_V_8_fu_262_p3;
wire   [31:0] p_Result_s_fu_270_p4;

assign ap_done = ap_start;

assign ap_idle = 1'b1;

assign ap_ready = ap_start;

assign ap_return = p_Result_s_fu_270_p4;

assign icmp_fu_172_p2 = ((tmp_5_fu_162_p4 == 7'd0) ? 1'b1 : 1'b0);

assign new_exp_V_1_fu_102_p2 = ($signed(8'd255) + $signed(new_exp_V_4_fu_70_p4));

assign new_exp_V_2_fu_132_p3 = ((sel_tmp3_fu_126_p2[0:0] === 1'b1) ? new_exp_V_4_fu_70_p4 : new_exp_V_1_fu_102_p2);

assign new_exp_V_3_fu_140_p3 = ((tmp_fu_96_p2[0:0] === 1'b1) ? new_exp_V_2_fu_132_p3 : new_exp_V_4_fu_70_p4);

assign new_exp_V_4_fu_70_p4 = {{p_Val2_s_fu_58_p1[30:23]}};

assign new_exp_V_fu_148_p3 = ((sel_tmp3_fu_126_p2[0:0] === 1'b1) ? new_exp_V_4_fu_70_p4 : new_exp_V_3_fu_140_p3);

assign new_mant_V_2_fu_216_p3 = ((tmp_1_fu_204_p2[0:0] === 1'b1) ? new_mant_V_fu_210_p2 : r_V_2_fu_188_p1);

always @ (*) begin
    new_mant_V_5_fu_252_p4 = new_mant_V_7_fu_224_p3;
    new_mant_V_5_fu_252_p4[32'd22] = |(not_sel_tmp_fu_246_p2);
end

assign new_mant_V_7_fu_224_p3 = ((icmp_fu_172_p2[0:0] === 1'b1) ? new_mant_V_2_fu_216_p3 : p_Val2_1_fu_80_p1);

assign new_mant_V_8_fu_262_p3 = ((tmp_s_fu_156_p2[0:0] === 1'b1) ? new_mant_V_5_fu_252_p4 : new_mant_V_7_fu_224_p3);

assign new_mant_V_fu_210_p2 = (23'd1 + r_V_2_fu_188_p1);

assign not_sel_tmp_fu_246_p2 = (sel_tmp4_fu_240_p2 ^ 1'd1);

assign p_Repl2_2_fu_62_p3 = p_Val2_s_fu_58_p1[32'd31];

assign p_Result_s_fu_270_p4 = {{{p_Repl2_2_fu_62_p3}, {new_exp_V_fu_148_p3}}, {new_mant_V_8_fu_262_p3}};

assign p_Val2_1_fu_80_p1 = p_Val2_s_fu_58_p1[22:0];

assign p_Val2_s_fu_58_p1 = in_r;

assign r_V_2_fu_188_p1 = r_V_fu_178_p4;

assign r_V_fu_178_p4 = {{p_Val2_s_fu_58_p1[22:1]}};

assign sel_tmp1_fu_114_p2 = ((new_exp_V_4_fu_70_p4 == 8'd0) ? 1'b1 : 1'b0);

assign sel_tmp2_fu_120_p2 = (sel_tmp_fu_108_p2 | sel_tmp1_fu_114_p2);

assign sel_tmp3_fu_126_p2 = (tmp_fu_96_p2 & sel_tmp2_fu_120_p2);

assign sel_tmp4_fu_240_p2 = (tmp_s_fu_156_p2 & tmp_9_fu_232_p3);

assign sel_tmp_fu_108_p2 = ((new_exp_V_4_fu_70_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_1_fu_204_p2 = (tmp_8_fu_196_p3 & tmp_7_fu_192_p1);

assign tmp_4_fu_84_p2 = ((new_exp_V_4_fu_70_p4 != 8'd1) ? 1'b1 : 1'b0);

assign tmp_5_fu_162_p4 = {{p_Val2_s_fu_58_p1[30:24]}};

assign tmp_6_fu_90_p2 = ((p_Val2_1_fu_80_p1 != 23'd8388607) ? 1'b1 : 1'b0);

assign tmp_7_fu_192_p1 = p_Val2_s_fu_58_p1[0:0];

assign tmp_8_fu_196_p3 = p_Val2_s_fu_58_p1[32'd1];

assign tmp_9_fu_232_p3 = new_mant_V_7_fu_224_p3[32'd22];

assign tmp_fu_96_p2 = (tmp_6_fu_90_p2 | tmp_4_fu_84_p2);

assign tmp_s_fu_156_p2 = ((new_exp_V_4_fu_70_p4 == 8'd1) ? 1'b1 : 1'b0);

endmodule //float_div2
