

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 9cdadb5bf4f2f26bd1d4b1a6ba7c32dc  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_12544/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_12544/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_12544/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_12544/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_12544/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_12544/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x556e5dea749e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_12544/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/64_4096_12544/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deaf270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deaf500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deaf790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deafa20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deafcb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deaff40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deb01d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deb0460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deb06e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deb0960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deb0be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deb0e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deb10e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deb1360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deb15e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x556e5deb1860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb1a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb1ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb1ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb20e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb2300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb2520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb2740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb2960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb2b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb2da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb2fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb31e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb3400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb3620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb3840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x556e5deb3a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556e5e14b100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556e5e14b140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556e5e14b180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556e5e14b1c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556e5e14a380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556e5e14b0e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556e5deb6900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556e5deb6920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556e5e14b0e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556e5deb6904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x556e5e14b0f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffc86847710..

GPGPU-Sim PTX: cudaLaunch for 0x0x556e5dea749e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (1,32,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 1035778
gpu_sim_insn = 484929536
gpu_ipc =     468.1790
gpu_tot_sim_cycle = 1035778
gpu_tot_sim_insn = 484929536
gpu_tot_ipc =     468.1790
gpu_tot_issued_cta = 32
gpu_occupancy = 12.4996% 
gpu_tot_occupancy = 12.4996% 
max_total_param_size = 0
gpu_stall_dramfull = 18755
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6821
partiton_level_parallism_total  =       4.6821
partiton_level_parallism_util =      11.0901
partiton_level_parallism_util_total  =      11.0901
L2_BW  =     169.6061 GB/Sec
L2_BW_total  =     169.6061 GB/Sec
gpu_total_sim_rate=156630

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5153
	L1D_cache_core[1]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5154
	L1D_cache_core[2]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5155
	L1D_cache_core[3]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5156
	L1D_cache_core[4]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5157
	L1D_cache_core[5]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5158
	L1D_cache_core[6]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5159
	L1D_cache_core[7]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5160
	L1D_cache_core[8]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5161
	L1D_cache_core[9]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5162
	L1D_cache_core[10]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5163
	L1D_cache_core[11]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5164
	L1D_cache_core[12]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5165
	L1D_cache_core[13]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5166
	L1D_cache_core[14]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5167
	L1D_cache_core[15]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5168
	L1D_cache_core[16]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5169
	L1D_cache_core[17]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5170
	L1D_cache_core[18]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5171
	L1D_cache_core[19]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5172
	L1D_cache_core[20]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5173
	L1D_cache_core[21]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5174
	L1D_cache_core[22]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5175
	L1D_cache_core[23]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5176
	L1D_cache_core[24]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5177
	L1D_cache_core[25]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5178
	L1D_cache_core[26]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5179
	L1D_cache_core[27]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5180
	L1D_cache_core[28]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5181
	L1D_cache_core[29]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5182
	L1D_cache_core[30]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5183
	L1D_cache_core[31]: Access = 151552, Miss = 151552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5184
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4849664
	L1D_total_cache_misses = 4849664
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 165392
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.146
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4816896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 165392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4816896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 165392
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
60421, 60421, 60421, 60421, 60421, 60421, 60421, 60421, 
gpgpu_n_tot_thrd_icount = 494968832
gpgpu_n_tot_w_icount = 15467776
gpgpu_n_stall_shd_mem = 7120976
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4816896
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9633792
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 51568640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2425856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4695120
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72978985	W0_Idle:6101791	W0_Scoreboard:37288284	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:18176	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15449600
single_issue_nums: WS0:3866944	WS1:3866944	WS2:3866944	WS3:3866944	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38535168 {8:4816896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 192675840 {40:4816896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 7653 
max_icnt2mem_latency = 7200 
maxmrqlatency = 497 
max_icnt2sh_latency = 598 
averagemflatency = 455 
avg_icnt2mem_latency = 139 
avg_mrq_latency = 41 
avg_icnt2sh_latency = 33 
mrq_lat_table:372117 	179960 	50093 	39468 	155071 	1890123 	472865 	93617 	3570 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	779429 	2585196 	1460914 	1806 	5478 	16841 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	623149 	885160 	1428371 	1601870 	287061 	835 	1989 	5588 	15641 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	940721 	700925 	807217 	878496 	744591 	519331 	242898 	15400 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	853 	209 	3 	4 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8        12         8 
dram[1]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[2]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[3]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[4]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[5]:         8        12         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[6]:         8         8         8        16         8         8         8         8         8         8         8         8         8         8         8         8 
dram[7]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[8]:         8         8         8         8         8        16         8         8         8         8         8         8         8         8         8         8 
dram[9]:         8         8        12        12         8         8         8         8         8         8         8         8         8         8         8         8 
dram[10]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[11]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[12]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[13]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[14]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[15]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[16]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[17]:         8         8         8         8         8         8         8        12         8         8         8         8         8         8         8         8 
dram[18]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[19]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[20]:         8         8         8         8         8         8         8         8         8        12         8         8         8         8         8         8 
dram[21]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[22]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[23]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[24]:         8         8         8         8         8         8         8         8         8         8        12        12         8         8         8         8 
dram[25]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[26]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[27]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[28]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[29]:         8         8         8         8        12         8         8         8         8         8         8         8         8         8         8         8 
dram[30]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[31]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
maximum service time to same row:
dram[0]:     12117      7902     10280     12121     14105     14507     12102     12106     12626     12265     12178     12321     12090     12187     14201     12377 
dram[1]:     12282     12122     12097     10376     13375     14346     12283      9380     12141     12247     12381     12365     12169     12154     12148     11086 
dram[2]:     12130     12254     12136     10806      9862     12102     12366      9572     12162     12098     12235     12168     12106     12213     12193     12129 
dram[3]:      9702     12118     10767     12140     12441      9958     12129     12160      9283     12109     12104     12230     12434     12117     12125     12231 
dram[4]:     12124     12234     12162     12141     12133     12109     12783     12335     12102     12090     13861     13764     12202     12279     10988     12132 
dram[5]:     12379     14545     12136     12141     12105     12322      9551     12275     12254     12373     14737     13941     11760     12110     12297     12466 
dram[6]:     12496     12305     13359     12279     12314     12355     12289     12350     12500     12442     12724     12466     12285     11664     12274     12538 
dram[7]:     12429     12145     12153     12101     12081     12251     12100     12132     12120     12498     12271     12181     12182     12113     12090     10890 
dram[8]:      8994     12198     12112     12183     12146     12262     12190     12233     14011     13972     12211      6229     12114     12156     12100     12164 
dram[9]:     12168     12267     14463     13981     12269     12247     12098     12583     14806     14374      6132     12092     12353     12117     12237     12102 
dram[10]:     12116     12245     12326     12150     12152     12214     12137     12138     12270     12089     12193     12156     12339     12108     12209     12098 
dram[11]:     12110     12125     12152     12438     12222     12197     12141     12156     12397     12168     12116     12177     11181     12259     12094     12225 
dram[12]:     12347     12391     12334      8802     12081     12201     14653     14675     12171     12097     12426     12112     12108     12093     12209     12186 
dram[13]:     12199      9091     12161     12259      8415      8094     14358     14246     12085     12181     12106     12229     12160     12191     12101     12319 
dram[14]:     11125     10145     12516     12193     12138      9441     12197     12189     12114     12125     12088     12178     12121     12148     12182     12174 
dram[15]:     12093     12164     10107      9897     12198     12142     12301     12213     12117      9512      6325     12102     12355     12329     12157     12096 
dram[16]:     12419     11471     12251     12275     12120     12223     12084     12158     12289     12129     12362     12330     13943     14376     12137     12112 
dram[17]:     12275     12290     12245     12186     12109     12122     12082     14376     12121     12286     12254     12166     14299     14722     12222     12112 
dram[18]:     12274     12098      9332     12113     12165     12198     12358     12206     12479     10304     12137     12152     12140     12289     12656     12219 
dram[19]:     12138     12181     12105     12221     12399     12170     12124     12390      9392     12198     12140     12093     12241     12112     12199     12152 
dram[20]:     12181     12112     14003     13650     12097     12333     12265     12125     12138     13860     12096     12198     12114     12210     12325     12219 
dram[21]:     11375     12205     13945     13636     12423     12160     12113     12337      9698     12307     12149     12101     12242     12122     12269     12327 
dram[22]:     11567     11277     12263     12229     12114     12105     12430     12201     12219     12213     12158     12301     12290     12150     12117     12124 
dram[23]:     12290     12203     12234      9705     12101     12110     12175     10186     12148     12329     12262     12177     12133     12294     12116     12132 
dram[24]:     14057     14325     12088     12156     12301     12113     12261     12349     12161     12209     14221     13901     12213     12202     12106     12247 
dram[25]:     14090     14285     12206     12090     12104     12185     12345     12089     12301     12211     12113     12114     12153     12658     12169     12267 
dram[26]:     12171     12263     12618     12105     12097     12085     12101     10845     12203     12193     12289     12201     12141     12426     12137     12278 
dram[27]:     12160     10472     12098     12149     12125     10100      9950     12104     12085     12213     12153     12599     12245     12209     12193     12239 
dram[28]:     12313     12229     12281     12233     10048     12093     12106      6614     12202     12393     12302     12146     12130     12191     11278     14258 
dram[29]:     12375     12175     12105     12214     14535     12101     12235     12182     12203     12271     12150     12281     12215     12134     13940     14695 
dram[30]:     12102     12117     12171     12179     12342     12290     12092     12237     12149     12158     12306     12113     12230     12148     12226     12572 
dram[31]:     12116     12109     12152     12084      8704     12249     12254     12094     12369     12157     12124     12108     12145     12194     12183     12165 
average row accesses per activate:
dram[0]:  4.207758  4.211082  4.235762  4.233267  4.210665  4.210804  4.202765  4.216074  4.232155  4.234980  4.232932  4.193250  4.213049  4.227121  4.235609  4.198807 
dram[1]:  4.224422  4.208169  4.221929  4.216216  4.216359  4.213720  4.213861  4.210526  4.198282  4.240642  4.224149  4.193250  4.235294  4.235925  4.224299  4.218376 
dram[2]:  4.218853  4.210526  4.233113  4.227213  4.210804  4.235918  4.227513  4.235918  4.221481  4.240642  4.232465  4.210386  4.238286  4.221777  4.221334  4.235452 
dram[3]:  4.235606  4.232804  4.241700  4.210526  4.227513  4.208032  4.216359  4.224719  4.227121  4.215282  4.227121  4.204924  4.240964  4.216000  4.232932  4.221186 
dram[4]:  4.208306  4.227513  4.199737  4.232958  4.210804  4.210943  4.202498  4.208032  4.215569  4.189974  4.204651  4.232465  4.218667  4.218376  4.218958  4.244459 
dram[5]:  4.228117  4.224719  4.216645  4.208032  4.213580  4.219142  4.227513  4.202498  4.215569  4.203838  4.207447  4.224000  4.201859  4.221334  4.210526  4.213333 
dram[6]:  4.236231  4.225315  4.219142  4.227815  4.208306  4.232804  4.224422  4.211360  4.198413  4.243478  4.229947  4.229947  4.209967  4.235294  4.224299  4.224599 
dram[7]:  4.227664  4.225315  4.213580  4.227513  4.216359  4.233113  4.230464  4.210804  4.212342  4.206897  4.224449  4.218376  4.212766  4.218376  4.230254  4.229947 
dram[8]:  4.213580  4.199606  4.213580  4.208032  4.213580  4.219286  4.205128  4.219431  4.226214  4.217795  4.201591  4.221777  4.207447  4.224299  4.227121  4.218667 
dram[9]:  4.213580  4.216502  4.233113  4.232804  4.235918  4.210943  4.205128  4.211082  4.195508  4.206623  4.215713  4.201859  4.204651  4.213049  4.215856  4.224599 
dram[10]:  4.227965  4.225315  4.232804  4.194226  4.205263  4.202765  4.217218  4.224719  4.251673  4.240320  4.221777  4.232776  4.215856  4.232776  4.221481  4.201859 
dram[11]:  4.219431  4.211360  4.227363  4.211082  4.199475  4.221929  4.208857  4.227513  4.251673  4.223404  4.210526  4.215856  4.218667  4.241287  4.215856  4.218667 
dram[12]:  4.210804  4.221636  4.200000  4.221929  4.213861  4.216074  4.224719  4.213580  4.234980  4.193250  4.232465  4.232620  4.216144  4.215569  4.224299  4.208000 
dram[13]:  4.208032  4.230007  4.205534  4.210804  4.225017  4.204993  4.224422  4.221929  4.223553  4.218230  4.218812  4.221186  4.213049  4.212907  4.227425  4.216433 
dram[14]:  4.232804  4.218853  4.204993  4.213439  4.233422  4.191475  4.221636  4.230007  4.240642  4.195767  4.221186  4.210246  4.227121  4.213049  4.227425  4.229640 
dram[15]:  4.207758  4.230007  4.216074  4.199606  4.233422  4.202498  4.216074  4.222075  4.237968  4.212766  4.226818  4.215569  4.218667  4.204380  4.224449  4.226818 
dram[16]:  4.208032  4.227815  4.219722  4.236231  4.224868  4.200264  4.227513  4.225464  4.215282  4.215569  4.229640  4.221186  4.209967  4.221334  4.218667  4.235767 
dram[17]:  4.208032  4.239362  4.205669  4.225017  4.219431  4.216931  4.221782  4.225315  4.229333  4.196026  4.212766  4.201859  4.198807  4.221481  4.218667  4.233088 
dram[18]:  4.210943  4.230311  4.216788  4.233732  4.214144  4.211360  4.194481  4.225017  4.215713  4.223404  4.209967  4.221334  4.212766  4.240964  4.212766  4.209967 
dram[19]:  4.230311  4.218853  4.205669  4.233577  4.219722  4.211221  4.197369  4.236231  4.226969  4.220598  4.224000  4.218376  4.199071  4.235294  4.204380  4.224299 
dram[20]:  4.224422  4.227213  4.213298  4.210526  4.210804  4.230311  4.208169  4.230007  4.203838  4.232155  4.219251  4.235609  4.227729  4.201859  4.221629  4.215856 
dram[21]:  4.216074  4.207758  4.219142  4.227213  4.224719  4.227513  4.216645  4.218853  4.217795  4.209688  4.216433  4.210246  4.216144  4.196026  4.210526  4.227273 
dram[22]:  4.210943  4.218853  4.216359  4.210526  4.222075  4.219431  4.227513  4.227213  4.229180  4.220891  4.226969  4.235609  4.235925  4.202532  4.244295  4.230563 
dram[23]:  4.216359  4.230311  4.230311  4.224422  4.233422  4.221929  4.227363  4.233113  4.223404  4.215139  4.218376  4.227273  4.227425  4.197071  4.227121  4.236242 
dram[24]:  4.219142  4.216502  4.218853  4.224422  4.221636  4.235918  4.232804  4.216359  4.212625  4.226818  4.222222  4.213333  4.219105  4.235609  4.224149  4.241611 
dram[25]:  4.213580  4.232804  4.202232  4.241379  4.210665  4.216359  4.227213  4.216359  4.235609  4.215425  4.230409  4.205196  4.224599  4.232776  4.221186  4.232465 
dram[26]:  4.221782  4.233113  4.227513  4.230007  4.227213  4.213298  4.218853  4.221636  4.217795  4.229333  4.224449  4.185554  4.210526  4.207447  4.230100  4.229947 
dram[27]:  4.224571  4.230311  4.227513  4.224422  4.235606  4.216359  4.232804  4.235606  4.217795  4.215282  4.224599  4.202127  4.204924  4.226969  4.227425  4.238766 
dram[28]:  4.227664  4.202765  4.225017  4.219431  4.222517  4.211082  4.228117  4.221929  4.204109  4.226818  4.212766  4.226818  4.204651  4.221777  4.215856  4.221186 
dram[29]:  4.225017  4.213861  4.233267  4.222222  4.227815  4.233422  4.230616  4.219286  4.201324  4.221039  4.207171  4.243804  4.232776  4.199336  4.199071  4.204380 
dram[30]:  4.241539  4.221929  4.222075  4.211221  4.208306  4.219722  4.230616  4.239362  4.198282  4.235294  4.227425  4.224000  4.207309  4.201859  4.224299  4.224000 
dram[31]:  4.213580  4.236545  4.205263  4.239362  4.188976  4.225315  4.216645  4.241860  4.212483  4.232155  4.218958  4.232465  4.215569  4.215856  4.218376  4.226818 
average row locality = 3256884/771796 = 4.219877
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6400      6384      6396      6388      6396      6392      6384      6400      6344      6344      6324      6336      6328      6328      6328      6336 
dram[1]:      6400      6388      6392      6396      6392      6388      6384      6400      6352      6344      6332      6336      6336      6320      6328      6336 
dram[2]:      6400      6400      6392      6400      6392      6392      6392      6392      6328      6344      6336      6324      6332      6320      6332      6332 
dram[3]:      6400      6400      6388      6400      6392      6392      6392      6392      6328      6344      6328      6320      6336      6324      6324      6336 
dram[4]:      6384      6392      6392      6396      6392      6388      6392      6392      6336      6352      6328      6336      6328      6336      6320      6320 
dram[5]:      6376      6392      6384      6392      6392      6392      6392      6392      6336      6352      6328      6336      6328      6332      6320      6320 
dram[6]:      6384      6376      6392      6384      6384      6400      6400      6376      6348      6344      6328      6328      6336      6336      6328      6320 
dram[7]:      6388      6376      6392      6392      6392      6392      6388      6392      6348      6344      6324      6336      6336      6336      6320      6328 
dram[8]:      6392      6396      6392      6392      6392      6388      6396      6384      6352      6352      6336      6320      6328      6328      6328      6328 
dram[9]:      6392      6388      6392      6400      6392      6388      6396      6384      6352      6352      6332      6328      6328      6328      6328      6320 
dram[10]:      6380      6376      6400      6392      6392      6384      6368      6392      6352      6352      6320      6328      6328      6328      6328      6328 
dram[11]:      6384      6376      6396      6384      6400      6392      6368      6392      6352      6352      6320      6328      6328      6328      6328      6328 
dram[12]:      6392      6400      6384      6392      6384      6400      6392      6392      6344      6336      6336      6332      6320      6336      6328      6312 
dram[13]:      6392      6400      6384      6392      6384      6400      6400      6392      6348      6340      6324      6336      6328      6332      6320      6312 
dram[14]:      6400      6400      6400      6396      6384      6392      6400      6400      6344      6344      6336      6328      6328      6328      6320      6336 
dram[15]:      6400      6400      6400      6396      6384      6392      6400      6388      6340      6336      6336      6336      6328      6336      6324      6336 
dram[16]:      6392      6384      6376      6384      6388      6376      6392      6372      6344      6336      6336      6336      6336      6332      6328      6324 
dram[17]:      6392      6376      6380      6384      6384      6376      6396      6376      6344      6336      6336      6328      6336      6328      6328      6320 
dram[18]:      6388      6392      6380      6376      6376      6376      6384      6384      6332      6352      6336      6332      6336      6336      6336      6336 
dram[19]:      6392      6400      6380      6380      6376      6380      6380      6384      6332      6352      6336      6336      6328      6336      6336      6328 
dram[20]:      6400      6400      6400      6400      6392      6392      6388      6400      6352      6344      6312      6328      6312      6328      6324      6328 
dram[21]:      6400      6400      6392      6400      6392      6392      6384      6400      6352      6344      6312      6328      6320      6336      6320      6324 
dram[22]:      6388      6400      6392      6400      6388      6384      6392      6400      6348      6344      6332      6328      6320      6308      6324      6312 
dram[23]:      6392      6392      6392      6400      6384      6392      6396      6392      6352      6348      6336      6324      6320      6304      6328      6312 
dram[24]:      6392      6388      6400      6400      6400      6392      6400      6392      6340      6336      6308      6320      6316      6328      6332      6320 
dram[25]:      6392      6400      6400      6396      6396      6392      6400      6392      6328      6340      6316      6312      6320      6328      6336      6336 
dram[26]:      6396      6392      6392      6400      6400      6400      6400      6400      6352      6344      6324      6316      6320      6328      6324      6328 
dram[27]:      6396      6392      6392      6400      6400      6392      6400      6400      6352      6344      6320      6320      6320      6332      6320      6320 
dram[28]:      6388      6384      6384      6384      6376      6384      6376      6392      6344      6336      6336      6336      6328      6320      6328      6336 
dram[29]:      6384      6384      6388      6384      6384      6384      6384      6388      6344      6340      6336      6336      6328      6320      6328      6336 
dram[30]:      6392      6392      6388      6380      6384      6376      6384      6376      6352      6336      6320      6336      6332      6328      6328      6336 
dram[31]:      6392      6376      6392      6376      6384      6376      6384      6384      6344      6344      6320      6336      6336      6328      6336      6336 
total dram reads = 3256884
bank skew: 6400/6304 = 1.02
chip skew: 101836/101720 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        714       773       806       725       695       748       721       727       621       650       626       616       643       642       625       624
dram[1]:        697       726       716       803       701       704       705       804       628       648       632       618       633       647       633       744
dram[2]:        708       716       728       799       774       696       691       781       657       639       639       631       622       617       632       617
dram[3]:        753       726       825       714       682       786       708       698       744       653       618       612       610       633       628       602
dram[4]:        708       715       729       735       721       706       701       687       650       649       663       625       631       611       738       627
dram[5]:        717       727       734       728       697       716       788       689       666       663       626       610       741       632       636       609
dram[6]:        715       723       699       709       700       719       703       696       642       646       611       605       769       863       644       607
dram[7]:        692       715       720       705       725       707       694       689       632       620       612       612       634       627       629       739
dram[8]:        771       726       723       690       715       710       702       701       685       672       619       644       617       627       618       627
dram[9]:        705       714       720       701       733       707       704       688       656       691       633       644       614       618       641       630
dram[10]:        712       705       706       698       713       713       706       697       618       653       609       624       615       630       631       632
dram[11]:        702       721       701       683       710       710       706       706       624       651       619       621       749       639       632       616
dram[12]:        680       699       723       765       722       704       725       782       634       637       612       626       647       649       627       621
dram[13]:        692       784       738       690       820       750       815       709       643       647       613       612       666       651       624       615
dram[14]:        768       766       700       707       698       745       699       696       664       656       627       622       641       628       618       621
dram[15]:        704       690       749       749       696       714       689       691       639       677       639       627       623       622       644       630
dram[16]:        693       837       729       710       715       714       751       712       632       667       612       607       633       675       651       622
dram[17]:        688       716       715       713       728       696       747       722       618       639       619       617       635       653       625       646
dram[18]:        696       733       785       716       706       685       723       727       625       646       645       628       641       619       622       638
dram[19]:        695       716       735       702       685       699       729       702       648       633       617       634       639       636       631       620
dram[20]:        724       724       765       716       695       688       706       719       637       656       644       633       625       618       618       616
dram[21]:        846       739       729       715       697       697       717       702       653       644       609       628       611       629       623       612
dram[22]:        816       842       712       686       720       722       735       708       623       619       603       594       617       643       640       632
dram[23]:        701       706       709       723       725       697       725       723       611       626       613       620       626       629       631       660
dram[24]:        799       730       731       708       695       722       706       683       634       654       628       618       633       623       621       613
dram[25]:        707       713       702       722       707       691       683       695       635       640       638       626       629       601       624       619
dram[26]:        697       703       687       720       707       719       707       715       625       644       605       597       613       604       635       634
dram[27]:        693       816       694       697       722       778       739       701       644       625       598       586       622       621       638       613
dram[28]:        694       721       710       709       773       711       740       728       630       640       619       622       635       620       732       736
dram[29]:        695       722       714       698       716       723       744       717       645       640       612       608       638       639       636       629
dram[30]:        705       723       722       697       691       710       727       710       647       658       622       628       641       631       634       607
dram[31]:        718       716       708       723       757       708       714       704       629       644       627       618       628       619       629       610
maximum mf latency per bank:
dram[0]:       6596      6635      6554      6585      6619      6633      6587      6636      4972      6576      6561      6604      6567      6590      6546      6659
dram[1]:       6657      6594      6643      6607      6627      6655      6613      6639      6574      6603      6621      6522      6623      6702      6625      6579
dram[2]:       6662      6587      6656      6583      6613      6572      6545      6558      6596      6539      6621      6621      6656      6513      6562      6583
dram[3]:       6661      6717      6671      6577      6580      6602      6609      6546      6705      6738      6654      6578      6572      6635      6568      6578
dram[4]:       6489      6622      6573      6666      6677      6534      2162      6583      6529      6581      6656      6618      6553      6501      6617      6553
dram[5]:       6846      6777      6807      6839      6534      6868      6854      6509      7004      7016      6835      6549      6807      6874      6821      6850
dram[6]:       7598      7504      7490      7446      6767      7549      7561      7559      7610      7563      7529      7505      7644      7553      7653      7554
dram[7]:       6605      6635      6684      6590      6887      6641      6614      6587      6606      6603      6630      6537      6643      6639      6647      6556
dram[8]:       6595      6630      6728      6534      6523      6535      6585      6548      6585      6779      6553      6520      6649      6692      6552      6583
dram[9]:       6555      6534      6610      6659      6732      6661      6585      6237      6596      6586      6604      6605      6551      6626      6635      6577
dram[10]:       6662      6667      6627      6529      6760      6669      6659      6662      6550      6728      6521      6763      6715      6726      6616      6639
dram[11]:       6624      6622      6539      6568      6618      6721      6625      6633      6643      6726      6634      6606      6703      6687      6634      6585
dram[12]:       6636      6625      6728      6523      6726      6504      6763      6614      6702      6567      6632      6764      6674      6730      6640      6610
dram[13]:       6578      6591      6510      6487      6581      6589      6793      6563      6611      6565      6540      6568      6702      6599      6590      6541
dram[14]:       6582      6627      6594      6591      6563      6523      6549      6590      6640      6563      6574      6603      6650      6592      6576      6555
dram[15]:       6664      6506      6601      6827      6584      6650      6611      6622      6469      6577      6571      6689      6540      6621      6637      6661
dram[16]:       6603      6635      6582      6731      6653      6741      6711      6709      6626      6627      6694      6575      6577      6746      6710      6643
dram[17]:       6668      6521      6564      6573      6793      6585      6810      6588      6700      6610      6672      6692      6577      6753      6631      6817
dram[18]:       6641      6667      6637      6704      6603      6452      6561      6677      6581      6533      6739      6678      6714      6501      4160      6643
dram[19]:       6560      6690      6653      6648      6615      6673      6711      6542      6655      6651      6686      6757      6707      6703      6623      6548
dram[20]:       6670      6608      6647      6610      6491      6518      6561      6718      6584      6670      6671      6701      6640      6596      6639      6479
dram[21]:       6783      6678      6683      6700      6541      6585      6644      6515      6676      6627      6490      6703      6660      6584      6643      6543
dram[22]:       6673      6652      6828      6712      6677      6711      6773      6696      6541      6769      6737      6514      6698      6730      6671      6757
dram[23]:       6643      6499      6576      6538      6666      6609      6667      6588      6552      6595      6643      6557      6636      6589      6626      6775
dram[24]:       6587      6754      6787      6637      6602      6648      6638      6511      6573      6641      6571      6679      6557      6609      6574      6576
dram[25]:       6640      6571      6506      6628      6593      6554      6505      6571      6600      6568      6625      6568      6571      4027      6750      6518
dram[26]:       6680      6558      6166      6686      6776      6712      6582      6662      6549      6627      6561      6545      6633      6626      6708      6744
dram[27]:       6647      6595      6608      6562      6744      6712      6602      6682      6692      6515      6558      6276      6652      6709      6751      6700
dram[28]:       6651      6670      6649      6699      6581      6560      6691      6732      6695      6520      6757      6771      6692      6569      6583      6759
dram[29]:       6646      6655      6611      6602      6691      6693      6783      6638      6731      6712      6587      6594      6613      6621      6794      6679
dram[30]:       6590      6694      6807      6625      6534      6626      6610      6583      6602      6620      6692      6827      6688      6574      6586      5851
dram[31]:       6833      6540      6616      6678      6542      6555      6595      6625      6557      6572      6679      6669      6629      6536      6561      6522
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648082 n_act=24134 n_pre=24118 n_ref_event=0 n_req=101808 n_rd=101808 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=273408 dram_eff=0.3724
bk0: 6400a 727526i bk1: 6384a 727444i bk2: 6396a 727603i bk3: 6388a 727275i bk4: 6396a 726948i bk5: 6392a 727288i bk6: 6384a 726848i bk7: 6400a 727139i bk8: 6344a 728025i bk9: 6344a 727621i bk10: 6324a 727624i bk11: 6336a 727338i bk12: 6328a 727951i bk13: 6328a 727507i bk14: 6328a 728196i bk15: 6336a 727369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762946
Row_Buffer_Locality_read = 0.762946
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.634793
Bank_Level_Parallism_Col = 2.365165
Bank_Level_Parallism_Ready = 1.373792
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.849788 

BW Util details:
bwutil = 0.130901 
total_CMD = 777748 
util_bw = 101808 
Wasted_Col = 112934 
Wasted_Row = 34536 
Idle = 528470 

BW Util Bottlenecks: 
RCDc_limit = 157881 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56523 
rwq = 0 
CCDLc_limit_alone = 56523 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648082 
Read = 101808 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24134 
n_pre = 24118 
n_ref = 0 
n_req = 101808 
total_req = 101808 

Dual Bus Interface Util: 
issued_total_row = 48252 
issued_total_col = 101808 
Row_Bus_Util =  0.062041 
CoL_Bus_Util = 0.130901 
Either_Row_CoL_Bus_Util = 0.166720 
Issued_on_Two_Bus_Simul_Util = 0.026222 
issued_two_Eff = 0.157281 
queue_avg = 3.922387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92239
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648256 n_act=24138 n_pre=24122 n_ref_event=0 n_req=101824 n_rd=101824 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=272550 dram_eff=0.3736
bk0: 6400a 726959i bk1: 6388a 726816i bk2: 6392a 727192i bk3: 6396a 727104i bk4: 6392a 727232i bk5: 6388a 727539i bk6: 6384a 727160i bk7: 6400a 726745i bk8: 6352a 727400i bk9: 6344a 727591i bk10: 6332a 727952i bk11: 6336a 726856i bk12: 6336a 727937i bk13: 6320a 727471i bk14: 6328a 727892i bk15: 6336a 727315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762944
Row_Buffer_Locality_read = 0.762944
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.664027
Bank_Level_Parallism_Col = 2.375716
Bank_Level_Parallism_Ready = 1.375894
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854288 

BW Util details:
bwutil = 0.130922 
total_CMD = 777748 
util_bw = 101824 
Wasted_Col = 112193 
Wasted_Row = 33970 
Idle = 529761 

BW Util Bottlenecks: 
RCDc_limit = 157298 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56478 
rwq = 0 
CCDLc_limit_alone = 56478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648256 
Read = 101824 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24138 
n_pre = 24122 
n_ref = 0 
n_req = 101824 
total_req = 101824 

Dual Bus Interface Util: 
issued_total_row = 48260 
issued_total_col = 101824 
Row_Bus_Util =  0.062051 
CoL_Bus_Util = 0.130922 
Either_Row_CoL_Bus_Util = 0.166496 
Issued_on_Two_Bus_Simul_Util = 0.026476 
issued_two_Eff = 0.159021 
queue_avg = 3.987079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.98708
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648367 n_act=24089 n_pre=24073 n_ref_event=0 n_req=101808 n_rd=101808 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=272134 dram_eff=0.3741
bk0: 6400a 727252i bk1: 6400a 726206i bk2: 6392a 727129i bk3: 6400a 727184i bk4: 6392a 726691i bk5: 6392a 727264i bk6: 6392a 727162i bk7: 6392a 727182i bk8: 6328a 727720i bk9: 6344a 727105i bk10: 6336a 726934i bk11: 6324a 727723i bk12: 6332a 727756i bk13: 6320a 727224i bk14: 6332a 727840i bk15: 6332a 728349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763388
Row_Buffer_Locality_read = 0.763388
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.674598
Bank_Level_Parallism_Col = 2.387840
Bank_Level_Parallism_Ready = 1.384488
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.861753 

BW Util details:
bwutil = 0.130901 
total_CMD = 777748 
util_bw = 101808 
Wasted_Col = 111524 
Wasted_Row = 34057 
Idle = 530359 

BW Util Bottlenecks: 
RCDc_limit = 156210 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55564 
rwq = 0 
CCDLc_limit_alone = 55564 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648367 
Read = 101808 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24089 
n_pre = 24073 
n_ref = 0 
n_req = 101808 
total_req = 101808 

Dual Bus Interface Util: 
issued_total_row = 48162 
issued_total_col = 101808 
Row_Bus_Util =  0.061925 
CoL_Bus_Util = 0.130901 
Either_Row_CoL_Bus_Util = 0.166353 
Issued_on_Two_Bus_Simul_Util = 0.026473 
issued_two_Eff = 0.159135 
queue_avg = 3.986438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.98644
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648324 n_act=24100 n_pre=24084 n_ref_event=0 n_req=101796 n_rd=101796 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=271785 dram_eff=0.3745
bk0: 6400a 727532i bk1: 6400a 726681i bk2: 6388a 727726i bk3: 6400a 726932i bk4: 6392a 727441i bk5: 6392a 726752i bk6: 6392a 726893i bk7: 6392a 727513i bk8: 6328a 728131i bk9: 6344a 727434i bk10: 6328a 727538i bk11: 6320a 727678i bk12: 6336a 727982i bk13: 6324a 727268i bk14: 6324a 728391i bk15: 6336a 727707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763252
Row_Buffer_Locality_read = 0.763252
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.661391
Bank_Level_Parallism_Col = 2.382275
Bank_Level_Parallism_Ready = 1.373885
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.853992 

BW Util details:
bwutil = 0.130886 
total_CMD = 777748 
util_bw = 101796 
Wasted_Col = 111501 
Wasted_Row = 34195 
Idle = 530256 

BW Util Bottlenecks: 
RCDc_limit = 157282 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56051 
rwq = 0 
CCDLc_limit_alone = 56051 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648324 
Read = 101796 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24100 
n_pre = 24084 
n_ref = 0 
n_req = 101796 
total_req = 101796 

Dual Bus Interface Util: 
issued_total_row = 48184 
issued_total_col = 101796 
Row_Bus_Util =  0.061953 
CoL_Bus_Util = 0.130886 
Either_Row_CoL_Bus_Util = 0.166409 
Issued_on_Two_Bus_Simul_Util = 0.026430 
issued_two_Eff = 0.158827 
queue_avg = 3.943324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.94332
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648305 n_act=24147 n_pre=24131 n_ref_event=0 n_req=101784 n_rd=101784 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=272585 dram_eff=0.3734
bk0: 6384a 727179i bk1: 6392a 727240i bk2: 6392a 727100i bk3: 6396a 727632i bk4: 6392a 726879i bk5: 6388a 727005i bk6: 6392a 727209i bk7: 6392a 726947i bk8: 6336a 727242i bk9: 6352a 726725i bk10: 6328a 727667i bk11: 6336a 727548i bk12: 6328a 727685i bk13: 6336a 727297i bk14: 6320a 728193i bk15: 6320a 728188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762762
Row_Buffer_Locality_read = 0.762762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.670828
Bank_Level_Parallism_Col = 2.377658
Bank_Level_Parallism_Ready = 1.370363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.855921 

BW Util details:
bwutil = 0.130870 
total_CMD = 777748 
util_bw = 101784 
Wasted_Col = 111746 
Wasted_Row = 33830 
Idle = 530388 

BW Util Bottlenecks: 
RCDc_limit = 157087 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56142 
rwq = 0 
CCDLc_limit_alone = 56142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648305 
Read = 101784 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24147 
n_pre = 24131 
n_ref = 0 
n_req = 101784 
total_req = 101784 

Dual Bus Interface Util: 
issued_total_row = 48278 
issued_total_col = 101784 
Row_Bus_Util =  0.062074 
CoL_Bus_Util = 0.130870 
Either_Row_CoL_Bus_Util = 0.166433 
Issued_on_Two_Bus_Simul_Util = 0.026511 
issued_two_Eff = 0.159290 
queue_avg = 4.009075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00907
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648457 n_act=24144 n_pre=24128 n_ref_event=0 n_req=101764 n_rd=101764 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=273046 dram_eff=0.3727
bk0: 6376a 727162i bk1: 6392a 727334i bk2: 6384a 727507i bk3: 6392a 727022i bk4: 6392a 727104i bk5: 6392a 727078i bk6: 6392a 727488i bk7: 6392a 726687i bk8: 6336a 726950i bk9: 6352a 727601i bk10: 6328a 727739i bk11: 6336a 727698i bk12: 6328a 727826i bk13: 6332a 727503i bk14: 6320a 728067i bk15: 6320a 727711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762745
Row_Buffer_Locality_read = 0.762745
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.658006
Bank_Level_Parallism_Col = 2.373647
Bank_Level_Parallism_Ready = 1.370101
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854384 

BW Util details:
bwutil = 0.130844 
total_CMD = 777748 
util_bw = 101764 
Wasted_Col = 111955 
Wasted_Row = 34300 
Idle = 529729 

BW Util Bottlenecks: 
RCDc_limit = 156597 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55680 
rwq = 0 
CCDLc_limit_alone = 55680 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648457 
Read = 101764 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24144 
n_pre = 24128 
n_ref = 0 
n_req = 101764 
total_req = 101764 

Dual Bus Interface Util: 
issued_total_row = 48272 
issued_total_col = 101764 
Row_Bus_Util =  0.062066 
CoL_Bus_Util = 0.130844 
Either_Row_CoL_Bus_Util = 0.166238 
Issued_on_Two_Bus_Simul_Util = 0.026673 
issued_two_Eff = 0.160452 
queue_avg = 4.003598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0036
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648607 n_act=24093 n_pre=24077 n_ref_event=0 n_req=101764 n_rd=101764 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=272015 dram_eff=0.3741
bk0: 6384a 727272i bk1: 6376a 726946i bk2: 6392a 727381i bk3: 6384a 727005i bk4: 6384a 727169i bk5: 6400a 727267i bk6: 6400a 727944i bk7: 6376a 727254i bk8: 6348a 727080i bk9: 6344a 727545i bk10: 6328a 728147i bk11: 6328a 727579i bk12: 6336a 727665i bk13: 6336a 727978i bk14: 6328a 728093i bk15: 6320a 728039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763246
Row_Buffer_Locality_read = 0.763246
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.660005
Bank_Level_Parallism_Col = 2.378720
Bank_Level_Parallism_Ready = 1.374445
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.862150 

BW Util details:
bwutil = 0.130844 
total_CMD = 777748 
util_bw = 101764 
Wasted_Col = 111437 
Wasted_Row = 34167 
Idle = 530380 

BW Util Bottlenecks: 
RCDc_limit = 156110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55542 
rwq = 0 
CCDLc_limit_alone = 55542 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648607 
Read = 101764 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24093 
n_pre = 24077 
n_ref = 0 
n_req = 101764 
total_req = 101764 

Dual Bus Interface Util: 
issued_total_row = 48170 
issued_total_col = 101764 
Row_Bus_Util =  0.061935 
CoL_Bus_Util = 0.130844 
Either_Row_CoL_Bus_Util = 0.166045 
Issued_on_Two_Bus_Simul_Util = 0.026735 
issued_two_Eff = 0.161010 
queue_avg = 3.950623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.95062
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648446 n_act=24113 n_pre=24097 n_ref_event=0 n_req=101784 n_rd=101784 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=272032 dram_eff=0.3742
bk0: 6388a 727251i bk1: 6376a 727154i bk2: 6392a 727453i bk3: 6392a 727149i bk4: 6392a 727005i bk5: 6392a 727069i bk6: 6388a 727711i bk7: 6392a 727442i bk8: 6348a 727207i bk9: 6344a 726840i bk10: 6324a 728006i bk11: 6336a 727358i bk12: 6336a 727295i bk13: 6336a 727495i bk14: 6320a 728090i bk15: 6328a 728094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763096
Row_Buffer_Locality_read = 0.763096
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.658015
Bank_Level_Parallism_Col = 2.371450
Bank_Level_Parallism_Ready = 1.373683
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.850048 

BW Util details:
bwutil = 0.130870 
total_CMD = 777748 
util_bw = 101784 
Wasted_Col = 112320 
Wasted_Row = 33881 
Idle = 529763 

BW Util Bottlenecks: 
RCDc_limit = 156419 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55916 
rwq = 0 
CCDLc_limit_alone = 55916 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648446 
Read = 101784 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24113 
n_pre = 24097 
n_ref = 0 
n_req = 101784 
total_req = 101784 

Dual Bus Interface Util: 
issued_total_row = 48210 
issued_total_col = 101784 
Row_Bus_Util =  0.061987 
CoL_Bus_Util = 0.130870 
Either_Row_CoL_Bus_Util = 0.166252 
Issued_on_Two_Bus_Simul_Util = 0.026605 
issued_two_Eff = 0.160028 
queue_avg = 3.950241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.95024
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648026 n_act=24154 n_pre=24138 n_ref_event=0 n_req=101804 n_rd=101804 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=274941 dram_eff=0.3703
bk0: 6392a 726897i bk1: 6396a 726835i bk2: 6392a 727038i bk3: 6392a 726969i bk4: 6392a 727021i bk5: 6388a 727011i bk6: 6396a 727290i bk7: 6384a 726732i bk8: 6352a 727578i bk9: 6352a 727046i bk10: 6336a 727966i bk11: 6320a 727847i bk12: 6328a 727353i bk13: 6328a 727610i bk14: 6328a 728173i bk15: 6328a 727212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762740
Row_Buffer_Locality_read = 0.762740
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.636398
Bank_Level_Parallism_Col = 2.358798
Bank_Level_Parallism_Ready = 1.373188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.841630 

BW Util details:
bwutil = 0.130896 
total_CMD = 777748 
util_bw = 101804 
Wasted_Col = 113768 
Wasted_Row = 34454 
Idle = 527722 

BW Util Bottlenecks: 
RCDc_limit = 158079 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56423 
rwq = 0 
CCDLc_limit_alone = 56423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648026 
Read = 101804 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24154 
n_pre = 24138 
n_ref = 0 
n_req = 101804 
total_req = 101804 

Dual Bus Interface Util: 
issued_total_row = 48292 
issued_total_col = 101804 
Row_Bus_Util =  0.062092 
CoL_Bus_Util = 0.130896 
Either_Row_CoL_Bus_Util = 0.166792 
Issued_on_Two_Bus_Simul_Util = 0.026196 
issued_two_Eff = 0.157059 
queue_avg = 4.048175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04817
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648252 n_act=24153 n_pre=24137 n_ref_event=0 n_req=101800 n_rd=101800 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=274398 dram_eff=0.371
bk0: 6392a 727376i bk1: 6388a 726943i bk2: 6392a 726716i bk3: 6400a 727422i bk4: 6392a 727010i bk5: 6388a 726977i bk6: 6396a 726681i bk7: 6384a 727105i bk8: 6352a 727528i bk9: 6352a 726566i bk10: 6332a 727713i bk11: 6328a 727555i bk12: 6328a 728115i bk13: 6328a 727192i bk14: 6328a 727224i bk15: 6320a 727715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762741
Row_Buffer_Locality_read = 0.762741
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.642095
Bank_Level_Parallism_Col = 2.374578
Bank_Level_Parallism_Ready = 1.386886
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.842303 

BW Util details:
bwutil = 0.130891 
total_CMD = 777748 
util_bw = 101800 
Wasted_Col = 113310 
Wasted_Row = 34727 
Idle = 527911 

BW Util Bottlenecks: 
RCDc_limit = 157335 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56608 
rwq = 0 
CCDLc_limit_alone = 56608 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648252 
Read = 101800 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24153 
n_pre = 24137 
n_ref = 0 
n_req = 101800 
total_req = 101800 

Dual Bus Interface Util: 
issued_total_row = 48290 
issued_total_col = 101800 
Row_Bus_Util =  0.062090 
CoL_Bus_Util = 0.130891 
Either_Row_CoL_Bus_Util = 0.166501 
Issued_on_Two_Bus_Simul_Util = 0.026479 
issued_two_Eff = 0.159032 
queue_avg = 4.052869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05287
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648158 n_act=24101 n_pre=24085 n_ref_event=0 n_req=101748 n_rd=101748 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=274408 dram_eff=0.3708
bk0: 6380a 727320i bk1: 6376a 727676i bk2: 6400a 727490i bk3: 6392a 727007i bk4: 6392a 727235i bk5: 6384a 727487i bk6: 6368a 727295i bk7: 6392a 727341i bk8: 6352a 727916i bk9: 6352a 727569i bk10: 6320a 727803i bk11: 6328a 727901i bk12: 6328a 727988i bk13: 6328a 727921i bk14: 6328a 726856i bk15: 6328a 727400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763130
Row_Buffer_Locality_read = 0.763130
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.622363
Bank_Level_Parallism_Col = 2.353258
Bank_Level_Parallism_Ready = 1.371496
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.844414 

BW Util details:
bwutil = 0.130824 
total_CMD = 777748 
util_bw = 101748 
Wasted_Col = 113734 
Wasted_Row = 34496 
Idle = 527770 

BW Util Bottlenecks: 
RCDc_limit = 158091 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56622 
rwq = 0 
CCDLc_limit_alone = 56622 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648158 
Read = 101748 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24101 
n_pre = 24085 
n_ref = 0 
n_req = 101748 
total_req = 101748 

Dual Bus Interface Util: 
issued_total_row = 48186 
issued_total_col = 101748 
Row_Bus_Util =  0.061956 
CoL_Bus_Util = 0.130824 
Either_Row_CoL_Bus_Util = 0.166622 
Issued_on_Two_Bus_Simul_Util = 0.026158 
issued_two_Eff = 0.156987 
queue_avg = 3.934114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93411
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648224 n_act=24112 n_pre=24096 n_ref_event=0 n_req=101756 n_rd=101756 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=273566 dram_eff=0.372
bk0: 6384a 727441i bk1: 6376a 727172i bk2: 6396a 727336i bk3: 6384a 726754i bk4: 6400a 726699i bk5: 6392a 727493i bk6: 6368a 726922i bk7: 6392a 727260i bk8: 6352a 728001i bk9: 6352a 727515i bk10: 6320a 727425i bk11: 6328a 727552i bk12: 6328a 727594i bk13: 6328a 728007i bk14: 6328a 727359i bk15: 6328a 727280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763041
Row_Buffer_Locality_read = 0.763041
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.647237
Bank_Level_Parallism_Col = 2.366508
Bank_Level_Parallism_Ready = 1.370877
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.845982 

BW Util details:
bwutil = 0.130834 
total_CMD = 777748 
util_bw = 101756 
Wasted_Col = 112844 
Wasted_Row = 34332 
Idle = 528816 

BW Util Bottlenecks: 
RCDc_limit = 157460 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56648 
rwq = 0 
CCDLc_limit_alone = 56648 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648224 
Read = 101756 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24112 
n_pre = 24096 
n_ref = 0 
n_req = 101756 
total_req = 101756 

Dual Bus Interface Util: 
issued_total_row = 48208 
issued_total_col = 101756 
Row_Bus_Util =  0.061984 
CoL_Bus_Util = 0.130834 
Either_Row_CoL_Bus_Util = 0.166537 
Issued_on_Two_Bus_Simul_Util = 0.026281 
issued_two_Eff = 0.157809 
queue_avg = 4.052923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05292
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648124 n_act=24133 n_pre=24117 n_ref_event=0 n_req=101780 n_rd=101780 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=274552 dram_eff=0.3707
bk0: 6392a 727639i bk1: 6400a 727235i bk2: 6384a 727243i bk3: 6392a 727592i bk4: 6384a 727461i bk5: 6400a 727155i bk6: 6392a 727538i bk7: 6392a 727586i bk8: 6344a 727580i bk9: 6336a 727528i bk10: 6336a 727538i bk11: 6332a 727780i bk12: 6320a 727943i bk13: 6336a 727838i bk14: 6328a 727520i bk15: 6312a 727447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762891
Row_Buffer_Locality_read = 0.762891
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.620934
Bank_Level_Parallism_Col = 2.356935
Bank_Level_Parallism_Ready = 1.366850
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.841159 

BW Util details:
bwutil = 0.130865 
total_CMD = 777748 
util_bw = 101780 
Wasted_Col = 113531 
Wasted_Row = 34659 
Idle = 527778 

BW Util Bottlenecks: 
RCDc_limit = 158314 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56432 
rwq = 0 
CCDLc_limit_alone = 56432 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648124 
Read = 101780 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24133 
n_pre = 24117 
n_ref = 0 
n_req = 101780 
total_req = 101780 

Dual Bus Interface Util: 
issued_total_row = 48250 
issued_total_col = 101780 
Row_Bus_Util =  0.062038 
CoL_Bus_Util = 0.130865 
Either_Row_CoL_Bus_Util = 0.166666 
Issued_on_Two_Bus_Simul_Util = 0.026237 
issued_two_Eff = 0.157425 
queue_avg = 3.979090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97909
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=647973 n_act=24133 n_pre=24117 n_ref_event=0 n_req=101784 n_rd=101784 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=273287 dram_eff=0.3724
bk0: 6392a 726982i bk1: 6400a 727151i bk2: 6384a 727203i bk3: 6392a 727131i bk4: 6384a 726954i bk5: 6400a 727313i bk6: 6400a 727001i bk7: 6392a 727358i bk8: 6348a 727349i bk9: 6340a 727908i bk10: 6324a 728151i bk11: 6336a 728032i bk12: 6328a 727181i bk13: 6332a 728356i bk14: 6320a 727771i bk15: 6312a 727975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762900
Row_Buffer_Locality_read = 0.762900
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.634269
Bank_Level_Parallism_Col = 2.360663
Bank_Level_Parallism_Ready = 1.364065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.849324 

BW Util details:
bwutil = 0.130870 
total_CMD = 777748 
util_bw = 101784 
Wasted_Col = 112864 
Wasted_Row = 34628 
Idle = 528472 

BW Util Bottlenecks: 
RCDc_limit = 158177 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56196 
rwq = 0 
CCDLc_limit_alone = 56196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 647973 
Read = 101784 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24133 
n_pre = 24117 
n_ref = 0 
n_req = 101784 
total_req = 101784 

Dual Bus Interface Util: 
issued_total_row = 48250 
issued_total_col = 101784 
Row_Bus_Util =  0.062038 
CoL_Bus_Util = 0.130870 
Either_Row_CoL_Bus_Util = 0.166860 
Issued_on_Two_Bus_Simul_Util = 0.026048 
issued_two_Eff = 0.156109 
queue_avg = 3.982532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.98253
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648203 n_act=24135 n_pre=24119 n_ref_event=0 n_req=101836 n_rd=101836 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=272560 dram_eff=0.3736
bk0: 6400a 726913i bk1: 6400a 727188i bk2: 6400a 726481i bk3: 6396a 727042i bk4: 6384a 726860i bk5: 6392a 726550i bk6: 6400a 727272i bk7: 6400a 727235i bk8: 6344a 727638i bk9: 6344a 726928i bk10: 6336a 727805i bk11: 6328a 727287i bk12: 6328a 727667i bk13: 6328a 727541i bk14: 6320a 728040i bk15: 6336a 727543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763001
Row_Buffer_Locality_read = 0.763001
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.663317
Bank_Level_Parallism_Col = 2.378156
Bank_Level_Parallism_Ready = 1.382812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.848835 

BW Util details:
bwutil = 0.130937 
total_CMD = 777748 
util_bw = 101836 
Wasted_Col = 112494 
Wasted_Row = 34028 
Idle = 529390 

BW Util Bottlenecks: 
RCDc_limit = 157314 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56803 
rwq = 0 
CCDLc_limit_alone = 56803 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648203 
Read = 101836 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24135 
n_pre = 24119 
n_ref = 0 
n_req = 101836 
total_req = 101836 

Dual Bus Interface Util: 
issued_total_row = 48254 
issued_total_col = 101836 
Row_Bus_Util =  0.062043 
CoL_Bus_Util = 0.130937 
Either_Row_CoL_Bus_Util = 0.166564 
Issued_on_Two_Bus_Simul_Util = 0.026416 
issued_two_Eff = 0.158594 
queue_avg = 3.990565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99057
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648024 n_act=24140 n_pre=24124 n_ref_event=0 n_req=101832 n_rd=101832 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=273207 dram_eff=0.3727
bk0: 6400a 727345i bk1: 6400a 727315i bk2: 6400a 726821i bk3: 6396a 726672i bk4: 6384a 727097i bk5: 6392a 726690i bk6: 6400a 727382i bk7: 6388a 727458i bk8: 6340a 728103i bk9: 6336a 727982i bk10: 6336a 727952i bk11: 6336a 727396i bk12: 6328a 728197i bk13: 6336a 727435i bk14: 6324a 727503i bk15: 6336a 727300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762943
Row_Buffer_Locality_read = 0.762943
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.639322
Bank_Level_Parallism_Col = 2.363582
Bank_Level_Parallism_Ready = 1.367242
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.848466 

BW Util details:
bwutil = 0.130932 
total_CMD = 777748 
util_bw = 101832 
Wasted_Col = 112998 
Wasted_Row = 34434 
Idle = 528484 

BW Util Bottlenecks: 
RCDc_limit = 158019 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56783 
rwq = 0 
CCDLc_limit_alone = 56783 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648024 
Read = 101832 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24140 
n_pre = 24124 
n_ref = 0 
n_req = 101832 
total_req = 101832 

Dual Bus Interface Util: 
issued_total_row = 48264 
issued_total_col = 101832 
Row_Bus_Util =  0.062056 
CoL_Bus_Util = 0.130932 
Either_Row_CoL_Bus_Util = 0.166794 
Issued_on_Two_Bus_Simul_Util = 0.026194 
issued_two_Eff = 0.157041 
queue_avg = 3.998867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99887
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648249 n_act=24102 n_pre=24086 n_ref_event=0 n_req=101736 n_rd=101736 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=272032 dram_eff=0.374
bk0: 6392a 727090i bk1: 6384a 727084i bk2: 6376a 727811i bk3: 6384a 727685i bk4: 6388a 727394i bk5: 6376a 727328i bk6: 6392a 727401i bk7: 6372a 727075i bk8: 6344a 728155i bk9: 6336a 727217i bk10: 6336a 728061i bk11: 6336a 728181i bk12: 6336a 726988i bk13: 6332a 726778i bk14: 6328a 727676i bk15: 6324a 727858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763093
Row_Buffer_Locality_read = 0.763093
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.648233
Bank_Level_Parallism_Col = 2.362335
Bank_Level_Parallism_Ready = 1.366557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.848919 

BW Util details:
bwutil = 0.130808 
total_CMD = 777748 
util_bw = 101736 
Wasted_Col = 112703 
Wasted_Row = 33879 
Idle = 529430 

BW Util Bottlenecks: 
RCDc_limit = 157949 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56303 
rwq = 0 
CCDLc_limit_alone = 56303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648249 
Read = 101736 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24102 
n_pre = 24086 
n_ref = 0 
n_req = 101736 
total_req = 101736 

Dual Bus Interface Util: 
issued_total_row = 48188 
issued_total_col = 101736 
Row_Bus_Util =  0.061958 
CoL_Bus_Util = 0.130808 
Either_Row_CoL_Bus_Util = 0.166505 
Issued_on_Two_Bus_Simul_Util = 0.026262 
issued_two_Eff = 0.157723 
queue_avg = 4.003752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00375
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648275 n_act=24121 n_pre=24105 n_ref_event=0 n_req=101720 n_rd=101720 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=272505 dram_eff=0.3733
bk0: 6392a 727489i bk1: 6376a 727257i bk2: 6380a 727867i bk3: 6384a 727502i bk4: 6384a 727564i bk5: 6376a 727361i bk6: 6396a 727343i bk7: 6376a 727453i bk8: 6344a 728090i bk9: 6336a 727499i bk10: 6336a 727747i bk11: 6328a 727486i bk12: 6336a 727172i bk13: 6328a 727384i bk14: 6328a 727705i bk15: 6320a 727862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762869
Row_Buffer_Locality_read = 0.762869
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.639075
Bank_Level_Parallism_Col = 2.369036
Bank_Level_Parallism_Ready = 1.370311
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.855719 

BW Util details:
bwutil = 0.130788 
total_CMD = 777748 
util_bw = 101720 
Wasted_Col = 112274 
Wasted_Row = 34670 
Idle = 529084 

BW Util Bottlenecks: 
RCDc_limit = 157190 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55996 
rwq = 0 
CCDLc_limit_alone = 55996 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648275 
Read = 101720 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24121 
n_pre = 24105 
n_ref = 0 
n_req = 101720 
total_req = 101720 

Dual Bus Interface Util: 
issued_total_row = 48226 
issued_total_col = 101720 
Row_Bus_Util =  0.062007 
CoL_Bus_Util = 0.130788 
Either_Row_CoL_Bus_Util = 0.166472 
Issued_on_Two_Bus_Simul_Util = 0.026323 
issued_two_Eff = 0.158126 
queue_avg = 3.934418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93442
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648257 n_act=24125 n_pre=24109 n_ref_event=0 n_req=101752 n_rd=101752 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=272589 dram_eff=0.3733
bk0: 6388a 727363i bk1: 6392a 727007i bk2: 6380a 727319i bk3: 6376a 727608i bk4: 6376a 727650i bk5: 6376a 727464i bk6: 6384a 726851i bk7: 6384a 727067i bk8: 6332a 727705i bk9: 6352a 727543i bk10: 6336a 727342i bk11: 6332a 727691i bk12: 6336a 726795i bk13: 6336a 727189i bk14: 6336a 727206i bk15: 6336a 727494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762904
Row_Buffer_Locality_read = 0.762904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.662211
Bank_Level_Parallism_Col = 2.374591
Bank_Level_Parallism_Ready = 1.371934
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.850188 

BW Util details:
bwutil = 0.130829 
total_CMD = 777748 
util_bw = 101752 
Wasted_Col = 112150 
Wasted_Row = 34152 
Idle = 529694 

BW Util Bottlenecks: 
RCDc_limit = 157560 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56874 
rwq = 0 
CCDLc_limit_alone = 56874 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648257 
Read = 101752 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24125 
n_pre = 24109 
n_ref = 0 
n_req = 101752 
total_req = 101752 

Dual Bus Interface Util: 
issued_total_row = 48234 
issued_total_col = 101752 
Row_Bus_Util =  0.062018 
CoL_Bus_Util = 0.130829 
Either_Row_CoL_Bus_Util = 0.166495 
Issued_on_Two_Bus_Simul_Util = 0.026352 
issued_two_Eff = 0.158274 
queue_avg = 4.011930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01193
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648017 n_act=24118 n_pre=24102 n_ref_event=0 n_req=101756 n_rd=101756 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=270444 dram_eff=0.3763
bk0: 6392a 727111i bk1: 6400a 727087i bk2: 6380a 727387i bk3: 6380a 727602i bk4: 6376a 727508i bk5: 6380a 727205i bk6: 6380a 726978i bk7: 6384a 727022i bk8: 6332a 728015i bk9: 6352a 727454i bk10: 6336a 727914i bk11: 6336a 727610i bk12: 6328a 727152i bk13: 6336a 727664i bk14: 6336a 727130i bk15: 6328a 727499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762982
Row_Buffer_Locality_read = 0.762982
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.662640
Bank_Level_Parallism_Col = 2.375156
Bank_Level_Parallism_Ready = 1.376047
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.853431 

BW Util details:
bwutil = 0.130834 
total_CMD = 777748 
util_bw = 101756 
Wasted_Col = 112166 
Wasted_Row = 33819 
Idle = 530007 

BW Util Bottlenecks: 
RCDc_limit = 158168 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56071 
rwq = 0 
CCDLc_limit_alone = 56071 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648017 
Read = 101756 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24118 
n_pre = 24102 
n_ref = 0 
n_req = 101756 
total_req = 101756 

Dual Bus Interface Util: 
issued_total_row = 48220 
issued_total_col = 101756 
Row_Bus_Util =  0.062000 
CoL_Bus_Util = 0.130834 
Either_Row_CoL_Bus_Util = 0.166803 
Issued_on_Two_Bus_Simul_Util = 0.026030 
issued_two_Eff = 0.156054 
queue_avg = 4.018517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01852
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648297 n_act=24126 n_pre=24110 n_ref_event=0 n_req=101800 n_rd=101800 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=272979 dram_eff=0.3729
bk0: 6400a 726846i bk1: 6400a 727119i bk2: 6400a 726892i bk3: 6400a 727300i bk4: 6392a 727353i bk5: 6392a 727221i bk6: 6388a 727096i bk7: 6400a 726926i bk8: 6352a 727319i bk9: 6344a 727433i bk10: 6312a 727660i bk11: 6328a 728207i bk12: 6312a 727720i bk13: 6328a 726954i bk14: 6324a 727693i bk15: 6328a 727449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763006
Row_Buffer_Locality_read = 0.763006
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.657243
Bank_Level_Parallism_Col = 2.372851
Bank_Level_Parallism_Ready = 1.376140
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.850035 

BW Util details:
bwutil = 0.130891 
total_CMD = 777748 
util_bw = 101800 
Wasted_Col = 112605 
Wasted_Row = 34028 
Idle = 529315 

BW Util Bottlenecks: 
RCDc_limit = 156973 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56382 
rwq = 0 
CCDLc_limit_alone = 56382 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648297 
Read = 101800 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24126 
n_pre = 24110 
n_ref = 0 
n_req = 101800 
total_req = 101800 

Dual Bus Interface Util: 
issued_total_row = 48236 
issued_total_col = 101800 
Row_Bus_Util =  0.062020 
CoL_Bus_Util = 0.130891 
Either_Row_CoL_Bus_Util = 0.166443 
Issued_on_Two_Bus_Simul_Util = 0.026467 
issued_two_Eff = 0.159018 
queue_avg = 3.975796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9758
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648318 n_act=24143 n_pre=24127 n_ref_event=0 n_req=101796 n_rd=101796 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=272819 dram_eff=0.3731
bk0: 6400a 727254i bk1: 6400a 726790i bk2: 6392a 727264i bk3: 6400a 727165i bk4: 6392a 727027i bk5: 6392a 727721i bk6: 6384a 726936i bk7: 6400a 726679i bk8: 6352a 727654i bk9: 6344a 727160i bk10: 6312a 727841i bk11: 6328a 727834i bk12: 6320a 727613i bk13: 6336a 726970i bk14: 6320a 727819i bk15: 6324a 727917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762830
Row_Buffer_Locality_read = 0.762830
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.657173
Bank_Level_Parallism_Col = 2.374315
Bank_Level_Parallism_Ready = 1.379760
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.850456 

BW Util details:
bwutil = 0.130886 
total_CMD = 777748 
util_bw = 101796 
Wasted_Col = 112575 
Wasted_Row = 33941 
Idle = 529436 

BW Util Bottlenecks: 
RCDc_limit = 157253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56597 
rwq = 0 
CCDLc_limit_alone = 56597 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648318 
Read = 101796 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24143 
n_pre = 24127 
n_ref = 0 
n_req = 101796 
total_req = 101796 

Dual Bus Interface Util: 
issued_total_row = 48270 
issued_total_col = 101796 
Row_Bus_Util =  0.062064 
CoL_Bus_Util = 0.130886 
Either_Row_CoL_Bus_Util = 0.166416 
Issued_on_Two_Bus_Simul_Util = 0.026533 
issued_two_Eff = 0.159438 
queue_avg = 3.969943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.96994
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648332 n_act=24093 n_pre=24077 n_ref_event=0 n_req=101760 n_rd=101760 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=271417 dram_eff=0.3749
bk0: 6388a 727229i bk1: 6400a 727139i bk2: 6392a 727211i bk3: 6400a 726936i bk4: 6388a 726901i bk5: 6384a 727684i bk6: 6392a 726936i bk7: 6400a 726921i bk8: 6348a 727270i bk9: 6344a 727673i bk10: 6332a 727754i bk11: 6328a 727638i bk12: 6320a 727470i bk13: 6308a 727795i bk14: 6324a 727879i bk15: 6312a 728106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763237
Row_Buffer_Locality_read = 0.763237
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.671599
Bank_Level_Parallism_Col = 2.385413
Bank_Level_Parallism_Ready = 1.379294
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.858810 

BW Util details:
bwutil = 0.130839 
total_CMD = 777748 
util_bw = 101760 
Wasted_Col = 111443 
Wasted_Row = 33879 
Idle = 530666 

BW Util Bottlenecks: 
RCDc_limit = 156565 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56529 
rwq = 0 
CCDLc_limit_alone = 56529 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648332 
Read = 101760 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24093 
n_pre = 24077 
n_ref = 0 
n_req = 101760 
total_req = 101760 

Dual Bus Interface Util: 
issued_total_row = 48170 
issued_total_col = 101760 
Row_Bus_Util =  0.061935 
CoL_Bus_Util = 0.130839 
Either_Row_CoL_Bus_Util = 0.166398 
Issued_on_Two_Bus_Simul_Util = 0.026376 
issued_two_Eff = 0.158512 
queue_avg = 3.979757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97976
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648208 n_act=24090 n_pre=24074 n_ref_event=0 n_req=101764 n_rd=101764 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=272552 dram_eff=0.3734
bk0: 6392a 727613i bk1: 6392a 727442i bk2: 6392a 727413i bk3: 6400a 727352i bk4: 6384a 727361i bk5: 6392a 727220i bk6: 6396a 726678i bk7: 6392a 727322i bk8: 6352a 728022i bk9: 6348a 727461i bk10: 6336a 727950i bk11: 6324a 727939i bk12: 6320a 727303i bk13: 6304a 727655i bk14: 6328a 727877i bk15: 6312a 727822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763276
Row_Buffer_Locality_read = 0.763276
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.650470
Bank_Level_Parallism_Col = 2.371393
Bank_Level_Parallism_Ready = 1.368116
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.855820 

BW Util details:
bwutil = 0.130844 
total_CMD = 777748 
util_bw = 101764 
Wasted_Col = 112006 
Wasted_Row = 34226 
Idle = 529752 

BW Util Bottlenecks: 
RCDc_limit = 157225 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56378 
rwq = 0 
CCDLc_limit_alone = 56378 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648208 
Read = 101764 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24090 
n_pre = 24074 
n_ref = 0 
n_req = 101764 
total_req = 101764 

Dual Bus Interface Util: 
issued_total_row = 48164 
issued_total_col = 101764 
Row_Bus_Util =  0.061928 
CoL_Bus_Util = 0.130844 
Either_Row_CoL_Bus_Util = 0.166558 
Issued_on_Two_Bus_Simul_Util = 0.026214 
issued_two_Eff = 0.157388 
queue_avg = 4.013900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0139
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648253 n_act=24093 n_pre=24077 n_ref_event=0 n_req=101764 n_rd=101764 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=273585 dram_eff=0.372
bk0: 6392a 727195i bk1: 6388a 727217i bk2: 6400a 727041i bk3: 6400a 727018i bk4: 6400a 726765i bk5: 6392a 727065i bk6: 6400a 727078i bk7: 6392a 727026i bk8: 6340a 727677i bk9: 6336a 727676i bk10: 6308a 727752i bk11: 6320a 728058i bk12: 6316a 727327i bk13: 6328a 727981i bk14: 6332a 727777i bk15: 6320a 728587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763246
Row_Buffer_Locality_read = 0.763246
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.647063
Bank_Level_Parallism_Col = 2.375163
Bank_Level_Parallism_Ready = 1.378513
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.853983 

BW Util details:
bwutil = 0.130844 
total_CMD = 777748 
util_bw = 101764 
Wasted_Col = 112276 
Wasted_Row = 34514 
Idle = 529194 

BW Util Bottlenecks: 
RCDc_limit = 157029 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55819 
rwq = 0 
CCDLc_limit_alone = 55819 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648253 
Read = 101764 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24093 
n_pre = 24077 
n_ref = 0 
n_req = 101764 
total_req = 101764 

Dual Bus Interface Util: 
issued_total_row = 48170 
issued_total_col = 101764 
Row_Bus_Util =  0.061935 
CoL_Bus_Util = 0.130844 
Either_Row_CoL_Bus_Util = 0.166500 
Issued_on_Two_Bus_Simul_Util = 0.026280 
issued_two_Eff = 0.157836 
queue_avg = 3.997121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99712
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648476 n_act=24106 n_pre=24090 n_ref_event=0 n_req=101784 n_rd=101784 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=273296 dram_eff=0.3724
bk0: 6392a 727351i bk1: 6400a 726756i bk2: 6400a 726711i bk3: 6396a 726844i bk4: 6396a 727106i bk5: 6392a 727092i bk6: 6400a 727361i bk7: 6392a 726509i bk8: 6328a 728125i bk9: 6340a 727459i bk10: 6316a 728047i bk11: 6312a 727478i bk12: 6320a 727864i bk13: 6328a 727968i bk14: 6336a 728029i bk15: 6336a 728159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763165
Row_Buffer_Locality_read = 0.763165
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.650938
Bank_Level_Parallism_Col = 2.374949
Bank_Level_Parallism_Ready = 1.365470
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.848628 

BW Util details:
bwutil = 0.130870 
total_CMD = 777748 
util_bw = 101784 
Wasted_Col = 111888 
Wasted_Row = 34728 
Idle = 529348 

BW Util Bottlenecks: 
RCDc_limit = 156573 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56448 
rwq = 0 
CCDLc_limit_alone = 56448 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648476 
Read = 101784 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24106 
n_pre = 24090 
n_ref = 0 
n_req = 101784 
total_req = 101784 

Dual Bus Interface Util: 
issued_total_row = 48196 
issued_total_col = 101784 
Row_Bus_Util =  0.061969 
CoL_Bus_Util = 0.130870 
Either_Row_CoL_Bus_Util = 0.166213 
Issued_on_Two_Bus_Simul_Util = 0.026626 
issued_two_Eff = 0.160189 
queue_avg = 3.978836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97884
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648152 n_act=24124 n_pre=24108 n_ref_event=0 n_req=101816 n_rd=101816 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=272837 dram_eff=0.3732
bk0: 6396a 727104i bk1: 6392a 726866i bk2: 6392a 727566i bk3: 6400a 727491i bk4: 6400a 727058i bk5: 6400a 726452i bk6: 6400a 727051i bk7: 6400a 727154i bk8: 6352a 727667i bk9: 6344a 727379i bk10: 6324a 727666i bk11: 6316a 727710i bk12: 6320a 726879i bk13: 6328a 727422i bk14: 6324a 727766i bk15: 6328a 727954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763063
Row_Buffer_Locality_read = 0.763063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.660208
Bank_Level_Parallism_Col = 2.378798
Bank_Level_Parallism_Ready = 1.374293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854117 

BW Util details:
bwutil = 0.130911 
total_CMD = 777748 
util_bw = 101816 
Wasted_Col = 111825 
Wasted_Row = 34596 
Idle = 529511 

BW Util Bottlenecks: 
RCDc_limit = 156788 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56312 
rwq = 0 
CCDLc_limit_alone = 56312 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648152 
Read = 101816 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24124 
n_pre = 24108 
n_ref = 0 
n_req = 101816 
total_req = 101816 

Dual Bus Interface Util: 
issued_total_row = 48232 
issued_total_col = 101816 
Row_Bus_Util =  0.062015 
CoL_Bus_Util = 0.130911 
Either_Row_CoL_Bus_Util = 0.166630 
Issued_on_Two_Bus_Simul_Util = 0.026296 
issued_two_Eff = 0.157814 
queue_avg = 4.055377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05538
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648250 n_act=24100 n_pre=24084 n_ref_event=0 n_req=101800 n_rd=101800 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1309
n_activity=273481 dram_eff=0.3722
bk0: 6396a 726859i bk1: 6392a 727049i bk2: 6392a 727489i bk3: 6400a 727120i bk4: 6400a 726742i bk5: 6392a 727059i bk6: 6400a 727415i bk7: 6400a 727169i bk8: 6352a 727551i bk9: 6344a 726771i bk10: 6320a 727959i bk11: 6320a 727669i bk12: 6320a 727332i bk13: 6332a 727192i bk14: 6320a 727911i bk15: 6320a 728252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763261
Row_Buffer_Locality_read = 0.763261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.647316
Bank_Level_Parallism_Col = 2.368980
Bank_Level_Parallism_Ready = 1.373379
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.847050 

BW Util details:
bwutil = 0.130891 
total_CMD = 777748 
util_bw = 101800 
Wasted_Col = 112781 
Wasted_Row = 34432 
Idle = 528735 

BW Util Bottlenecks: 
RCDc_limit = 157461 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56783 
rwq = 0 
CCDLc_limit_alone = 56783 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648250 
Read = 101800 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24100 
n_pre = 24084 
n_ref = 0 
n_req = 101800 
total_req = 101800 

Dual Bus Interface Util: 
issued_total_row = 48184 
issued_total_col = 101800 
Row_Bus_Util =  0.061953 
CoL_Bus_Util = 0.130891 
Either_Row_CoL_Bus_Util = 0.166504 
Issued_on_Two_Bus_Simul_Util = 0.026340 
issued_two_Eff = 0.158195 
queue_avg = 4.067240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06724
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648379 n_act=24117 n_pre=24101 n_ref_event=0 n_req=101732 n_rd=101732 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=270803 dram_eff=0.3757
bk0: 6388a 727559i bk1: 6384a 727027i bk2: 6384a 727498i bk3: 6384a 727178i bk4: 6376a 726846i bk5: 6384a 727306i bk6: 6376a 727235i bk7: 6392a 727112i bk8: 6344a 727952i bk9: 6336a 727742i bk10: 6336a 727348i bk11: 6336a 727346i bk12: 6328a 727252i bk13: 6320a 727577i bk14: 6328a 727566i bk15: 6336a 727672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762936
Row_Buffer_Locality_read = 0.762936
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.679894
Bank_Level_Parallism_Col = 2.386472
Bank_Level_Parallism_Ready = 1.378652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.860402 

BW Util details:
bwutil = 0.130803 
total_CMD = 777748 
util_bw = 101732 
Wasted_Col = 111314 
Wasted_Row = 33560 
Idle = 531142 

BW Util Bottlenecks: 
RCDc_limit = 157141 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56915 
rwq = 0 
CCDLc_limit_alone = 56915 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648379 
Read = 101732 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24117 
n_pre = 24101 
n_ref = 0 
n_req = 101732 
total_req = 101732 

Dual Bus Interface Util: 
issued_total_row = 48218 
issued_total_col = 101732 
Row_Bus_Util =  0.061997 
CoL_Bus_Util = 0.130803 
Either_Row_CoL_Bus_Util = 0.166338 
Issued_on_Two_Bus_Simul_Util = 0.026462 
issued_two_Eff = 0.159088 
queue_avg = 3.998871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99887
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648233 n_act=24113 n_pre=24097 n_ref_event=0 n_req=101748 n_rd=101748 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=272882 dram_eff=0.3729
bk0: 6384a 727436i bk1: 6384a 727256i bk2: 6388a 726925i bk3: 6384a 727292i bk4: 6384a 726970i bk5: 6384a 727110i bk6: 6384a 727546i bk7: 6388a 727213i bk8: 6344a 727708i bk9: 6340a 727586i bk10: 6336a 727565i bk11: 6336a 727862i bk12: 6328a 727493i bk13: 6320a 726873i bk14: 6328a 726824i bk15: 6336a 727037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763013
Row_Buffer_Locality_read = 0.763013
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.658794
Bank_Level_Parallism_Col = 2.373380
Bank_Level_Parallism_Ready = 1.376194
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.848842 

BW Util details:
bwutil = 0.130824 
total_CMD = 777748 
util_bw = 101748 
Wasted_Col = 112460 
Wasted_Row = 34240 
Idle = 529300 

BW Util Bottlenecks: 
RCDc_limit = 157224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56430 
rwq = 0 
CCDLc_limit_alone = 56430 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648233 
Read = 101748 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24113 
n_pre = 24097 
n_ref = 0 
n_req = 101748 
total_req = 101748 

Dual Bus Interface Util: 
issued_total_row = 48210 
issued_total_col = 101748 
Row_Bus_Util =  0.061987 
CoL_Bus_Util = 0.130824 
Either_Row_CoL_Bus_Util = 0.166526 
Issued_on_Two_Bus_Simul_Util = 0.026285 
issued_two_Eff = 0.157843 
queue_avg = 4.058483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05848
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648324 n_act=24103 n_pre=24087 n_ref_event=0 n_req=101740 n_rd=101740 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=270858 dram_eff=0.3756
bk0: 6392a 727210i bk1: 6392a 727552i bk2: 6388a 726761i bk3: 6380a 726951i bk4: 6384a 727479i bk5: 6376a 727657i bk6: 6384a 727565i bk7: 6376a 727370i bk8: 6352a 727062i bk9: 6336a 727827i bk10: 6320a 727966i bk11: 6336a 727553i bk12: 6332a 727023i bk13: 6328a 727067i bk14: 6328a 727376i bk15: 6336a 727389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763092
Row_Buffer_Locality_read = 0.763092
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.672274
Bank_Level_Parallism_Col = 2.377309
Bank_Level_Parallism_Ready = 1.373924
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.850258 

BW Util details:
bwutil = 0.130814 
total_CMD = 777748 
util_bw = 101740 
Wasted_Col = 112069 
Wasted_Row = 33422 
Idle = 530517 

BW Util Bottlenecks: 
RCDc_limit = 156920 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56514 
rwq = 0 
CCDLc_limit_alone = 56514 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648324 
Read = 101740 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24103 
n_pre = 24087 
n_ref = 0 
n_req = 101740 
total_req = 101740 

Dual Bus Interface Util: 
issued_total_row = 48190 
issued_total_col = 101740 
Row_Bus_Util =  0.061961 
CoL_Bus_Util = 0.130814 
Either_Row_CoL_Bus_Util = 0.166409 
Issued_on_Two_Bus_Simul_Util = 0.026366 
issued_two_Eff = 0.158440 
queue_avg = 4.038442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03844
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=777748 n_nop=648453 n_act=24103 n_pre=24087 n_ref_event=0 n_req=101744 n_rd=101744 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1308
n_activity=270964 dram_eff=0.3755
bk0: 6392a 726856i bk1: 6376a 727421i bk2: 6392a 726388i bk3: 6376a 727129i bk4: 6384a 726942i bk5: 6376a 727584i bk6: 6384a 727098i bk7: 6384a 726989i bk8: 6344a 727689i bk9: 6344a 727687i bk10: 6320a 727538i bk11: 6336a 727223i bk12: 6336a 727373i bk13: 6328a 727663i bk14: 6336a 727478i bk15: 6336a 727408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763102
Row_Buffer_Locality_read = 0.763102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.691350
Bank_Level_Parallism_Col = 2.393379
Bank_Level_Parallism_Ready = 1.382627
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.862709 

BW Util details:
bwutil = 0.130819 
total_CMD = 777748 
util_bw = 101744 
Wasted_Col = 110813 
Wasted_Row = 33761 
Idle = 531430 

BW Util Bottlenecks: 
RCDc_limit = 156388 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56260 
rwq = 0 
CCDLc_limit_alone = 56260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 777748 
n_nop = 648453 
Read = 101744 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24103 
n_pre = 24087 
n_ref = 0 
n_req = 101744 
total_req = 101744 

Dual Bus Interface Util: 
issued_total_row = 48190 
issued_total_col = 101744 
Row_Bus_Util =  0.061961 
CoL_Bus_Util = 0.130819 
Either_Row_CoL_Bus_Util = 0.166243 
Issued_on_Two_Bus_Simul_Util = 0.026537 
issued_two_Eff = 0.159627 
queue_avg = 4.053159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05316

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75776, Miss = 51404, Miss_rate = 0.678, Pending_hits = 1163, Reservation_fails = 2029
L2_cache_bank[1]: Access = 75776, Miss = 51428, Miss_rate = 0.679, Pending_hits = 1275, Reservation_fails = 1469
L2_cache_bank[2]: Access = 75776, Miss = 51424, Miss_rate = 0.679, Pending_hits = 1269, Reservation_fails = 1837
L2_cache_bank[3]: Access = 75776, Miss = 51424, Miss_rate = 0.679, Pending_hits = 1278, Reservation_fails = 1335
L2_cache_bank[4]: Access = 75776, Miss = 51400, Miss_rate = 0.678, Pending_hits = 1236, Reservation_fails = 1513
L2_cache_bank[5]: Access = 75776, Miss = 51432, Miss_rate = 0.679, Pending_hits = 1178, Reservation_fails = 1592
L2_cache_bank[6]: Access = 75776, Miss = 51400, Miss_rate = 0.678, Pending_hits = 1205, Reservation_fails = 1849
L2_cache_bank[7]: Access = 75776, Miss = 51420, Miss_rate = 0.679, Pending_hits = 1226, Reservation_fails = 1502
L2_cache_bank[8]: Access = 75776, Miss = 51380, Miss_rate = 0.678, Pending_hits = 1218, Reservation_fails = 1517
L2_cache_bank[9]: Access = 75776, Miss = 51428, Miss_rate = 0.679, Pending_hits = 1305, Reservation_fails = 1418
L2_cache_bank[10]: Access = 75776, Miss = 51372, Miss_rate = 0.678, Pending_hits = 1266, Reservation_fails = 985
L2_cache_bank[11]: Access = 75776, Miss = 51416, Miss_rate = 0.679, Pending_hits = 1239, Reservation_fails = 1434
L2_cache_bank[12]: Access = 75776, Miss = 51392, Miss_rate = 0.678, Pending_hits = 1072, Reservation_fails = 1533
L2_cache_bank[13]: Access = 75776, Miss = 51396, Miss_rate = 0.678, Pending_hits = 1319, Reservation_fails = 1618
L2_cache_bank[14]: Access = 75776, Miss = 51396, Miss_rate = 0.678, Pending_hits = 1200, Reservation_fails = 745
L2_cache_bank[15]: Access = 75776, Miss = 51412, Miss_rate = 0.678, Pending_hits = 1202, Reservation_fails = 1425
L2_cache_bank[16]: Access = 75776, Miss = 51420, Miss_rate = 0.679, Pending_hits = 1324, Reservation_fails = 1412
L2_cache_bank[17]: Access = 75776, Miss = 51408, Miss_rate = 0.678, Pending_hits = 1271, Reservation_fails = 2510
L2_cache_bank[18]: Access = 75776, Miss = 51424, Miss_rate = 0.679, Pending_hits = 1121, Reservation_fails = 1632
L2_cache_bank[19]: Access = 75776, Miss = 51400, Miss_rate = 0.678, Pending_hits = 1169, Reservation_fails = 761
L2_cache_bank[20]: Access = 75776, Miss = 51388, Miss_rate = 0.678, Pending_hits = 1232, Reservation_fails = 886
L2_cache_bank[21]: Access = 75776, Miss = 51384, Miss_rate = 0.678, Pending_hits = 1047, Reservation_fails = 830
L2_cache_bank[22]: Access = 75776, Miss = 51396, Miss_rate = 0.678, Pending_hits = 1239, Reservation_fails = 1696
L2_cache_bank[23]: Access = 75776, Miss = 51384, Miss_rate = 0.678, Pending_hits = 1232, Reservation_fails = 846
L2_cache_bank[24]: Access = 75776, Miss = 51420, Miss_rate = 0.679, Pending_hits = 1153, Reservation_fails = 1688
L2_cache_bank[25]: Access = 75776, Miss = 51384, Miss_rate = 0.678, Pending_hits = 1197, Reservation_fails = 1412
L2_cache_bank[26]: Access = 75776, Miss = 51428, Miss_rate = 0.679, Pending_hits = 1304, Reservation_fails = 1777
L2_cache_bank[27]: Access = 75776, Miss = 51380, Miss_rate = 0.678, Pending_hits = 1258, Reservation_fails = 2349
L2_cache_bank[28]: Access = 75776, Miss = 51440, Miss_rate = 0.679, Pending_hits = 1177, Reservation_fails = 1619
L2_cache_bank[29]: Access = 75776, Miss = 51420, Miss_rate = 0.679, Pending_hits = 1283, Reservation_fails = 1616
L2_cache_bank[30]: Access = 75776, Miss = 51448, Miss_rate = 0.679, Pending_hits = 1218, Reservation_fails = 964
L2_cache_bank[31]: Access = 75776, Miss = 51408, Miss_rate = 0.678, Pending_hits = 1175, Reservation_fails = 2717
L2_cache_bank[32]: Access = 75776, Miss = 51368, Miss_rate = 0.678, Pending_hits = 1157, Reservation_fails = 1179
L2_cache_bank[33]: Access = 75776, Miss = 51392, Miss_rate = 0.678, Pending_hits = 1261, Reservation_fails = 1189
L2_cache_bank[34]: Access = 75776, Miss = 51364, Miss_rate = 0.678, Pending_hits = 1169, Reservation_fails = 716
L2_cache_bank[35]: Access = 75776, Miss = 51380, Miss_rate = 0.678, Pending_hits = 1211, Reservation_fails = 715
L2_cache_bank[36]: Access = 75776, Miss = 51384, Miss_rate = 0.678, Pending_hits = 1071, Reservation_fails = 870
L2_cache_bank[37]: Access = 75776, Miss = 51392, Miss_rate = 0.678, Pending_hits = 1195, Reservation_fails = 2073
L2_cache_bank[38]: Access = 75776, Miss = 51396, Miss_rate = 0.678, Pending_hits = 1065, Reservation_fails = 1210
L2_cache_bank[39]: Access = 75776, Miss = 51384, Miss_rate = 0.678, Pending_hits = 1219, Reservation_fails = 1266
L2_cache_bank[40]: Access = 75776, Miss = 51424, Miss_rate = 0.679, Pending_hits = 1144, Reservation_fails = 1531
L2_cache_bank[41]: Access = 75776, Miss = 51400, Miss_rate = 0.678, Pending_hits = 1144, Reservation_fails = 739
L2_cache_bank[42]: Access = 75776, Miss = 51424, Miss_rate = 0.679, Pending_hits = 1326, Reservation_fails = 908
L2_cache_bank[43]: Access = 75776, Miss = 51396, Miss_rate = 0.678, Pending_hits = 1215, Reservation_fails = 1552
L2_cache_bank[44]: Access = 75776, Miss = 51392, Miss_rate = 0.678, Pending_hits = 1289, Reservation_fails = 1542
L2_cache_bank[45]: Access = 75776, Miss = 51392, Miss_rate = 0.678, Pending_hits = 1288, Reservation_fails = 1423
L2_cache_bank[46]: Access = 75776, Miss = 51388, Miss_rate = 0.678, Pending_hits = 1229, Reservation_fails = 2155
L2_cache_bank[47]: Access = 75776, Miss = 51400, Miss_rate = 0.678, Pending_hits = 1259, Reservation_fails = 1253
L2_cache_bank[48]: Access = 75776, Miss = 51404, Miss_rate = 0.678, Pending_hits = 1180, Reservation_fails = 951
L2_cache_bank[49]: Access = 75776, Miss = 51384, Miss_rate = 0.678, Pending_hits = 1225, Reservation_fails = 1220
L2_cache_bank[50]: Access = 75776, Miss = 51404, Miss_rate = 0.678, Pending_hits = 1282, Reservation_fails = 344
L2_cache_bank[51]: Access = 75776, Miss = 51404, Miss_rate = 0.678, Pending_hits = 1182, Reservation_fails = 884
L2_cache_bank[52]: Access = 75776, Miss = 51424, Miss_rate = 0.679, Pending_hits = 1180, Reservation_fails = 792
L2_cache_bank[53]: Access = 75776, Miss = 51416, Miss_rate = 0.679, Pending_hits = 1262, Reservation_fails = 1243
L2_cache_bank[54]: Access = 75776, Miss = 51424, Miss_rate = 0.679, Pending_hits = 1169, Reservation_fails = 1638
L2_cache_bank[55]: Access = 75776, Miss = 51400, Miss_rate = 0.678, Pending_hits = 1265, Reservation_fails = 1844
L2_cache_bank[56]: Access = 75776, Miss = 51368, Miss_rate = 0.678, Pending_hits = 1180, Reservation_fails = 2284
L2_cache_bank[57]: Access = 75776, Miss = 51388, Miss_rate = 0.678, Pending_hits = 1142, Reservation_fails = 1253
L2_cache_bank[58]: Access = 75776, Miss = 51376, Miss_rate = 0.678, Pending_hits = 1257, Reservation_fails = 794
L2_cache_bank[59]: Access = 75776, Miss = 51396, Miss_rate = 0.678, Pending_hits = 1234, Reservation_fails = 921
L2_cache_bank[60]: Access = 75776, Miss = 51352, Miss_rate = 0.678, Pending_hits = 1290, Reservation_fails = 900
L2_cache_bank[61]: Access = 75776, Miss = 51412, Miss_rate = 0.678, Pending_hits = 1159, Reservation_fails = 599
L2_cache_bank[62]: Access = 75776, Miss = 51356, Miss_rate = 0.678, Pending_hits = 1259, Reservation_fails = 1487
L2_cache_bank[63]: Access = 75776, Miss = 51412, Miss_rate = 0.678, Pending_hits = 1244, Reservation_fails = 702
L2_total_cache_accesses = 4849664
L2_total_cache_misses = 3289652
L2_total_cache_miss_rate = 0.6783
L2_total_cache_pending_hits = 77803
L2_total_cache_reservation_fails = 86693
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1482209
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 814221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 86693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2442663
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4816896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 86693
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.049
average_pipeline_duty_cycle=24168.621094
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34389696
	Total NON REG=5207296
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34375552
	Total NON REG=5207296
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34396352
	Total NON REG=5207296
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34393600
	Total NON REG=5207296
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34393792
	Total NON REG=5207296
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34411200
	Total NON REG=5207296
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34403808
	Total NON REG=5207296
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34382816
	Total NON REG=5207296
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34394656
	Total NON REG=5207296
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34383392
	Total NON REG=5207296
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34388672
	Total NON REG=5207296
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34391552
	Total NON REG=5207296
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34400032
	Total NON REG=5207296
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34388000
	Total NON REG=5207296
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34400448
	Total NON REG=5207296
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34382048
	Total NON REG=5207296
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34402784
	Total NON REG=5207296
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34395392
	Total NON REG=5207296
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34411328
	Total NON REG=5207296
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34403456
	Total NON REG=5207296
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34408352
	Total NON REG=5207296
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34391616
	Total NON REG=5207296
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34361952
	Total NON REG=5207296
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34407712
	Total NON REG=5207296
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34365920
	Total NON REG=5207296
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34401920
	Total NON REG=5207296
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34405984
	Total NON REG=5207296
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34399936
	Total NON REG=5207296
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34379392
	Total NON REG=5207296
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34392928
	Total NON REG=5207296
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34389184
	Total NON REG=5207296
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=494424
	Total FP Deocded Instructions=88576
	Total INT Deocded Instructions=381952
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=269709312
	Total FP Acesses=1605888
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1613824
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=102760448
	Total SP Acesses=20376576
	Total MEM Acesses=1922560
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=60080
	Total REG Reads=55666176
	Total REG Writes=34337088
	Total NON REG=5207296
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0


==========Power Metrics -- Memory==========
Total memory controller accesses: 3256884
Total memory controller reads: 3256884
Total memory controller writes: 0
!!!Total Shared memory access: 4037632
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 4816896
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 165392
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 32768
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 4816896
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 1482209
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 77803
	Cache_stats[GLOBAL_ACC_R][MISS] = 814221
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 86693
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 2442663
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 8192
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 4816896
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

icnt_total_pkts_mem_to_simt=4849664
icnt_total_pkts_simt_to_mem=4849664
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4849664
Req_Network_cycles = 1035778
Req_Network_injected_packets_per_cycle =       4.6821 
Req_Network_conflicts_per_cycle =       1.6000
Req_Network_conflicts_per_cycle_util =       3.7915
Req_Bank_Level_Parallism =      11.0953
Req_Network_in_buffer_full_per_cycle =       0.1725
Req_Network_in_buffer_avg_util =       6.7463
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0790

Reply_Network_injected_packets_num = 4849664
Reply_Network_cycles = 1035778
Reply_Network_injected_packets_per_cycle =        4.6821
Reply_Network_conflicts_per_cycle =       11.6094
Reply_Network_conflicts_per_cycle_util =      26.6284
Reply_Bank_Level_Parallism =      10.7394
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.2690
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0585
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 36 sec (3096 sec)
gpgpu_simulation_rate = 156630 (inst/sec)
gpgpu_simulation_rate = 334 (cycle/sec)
gpgpu_silicon_slowdown = 3389221x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
