;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_SAR_Seq_1
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B1_UDB08_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB08_ST
ADC_SAR_Seq_1_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL EQU 0
ADC_SAR_Seq_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_Seq_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_Seq_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_1_IntClock__INDEX EQU 0x00
ADC_SAR_Seq_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_1_IntClock__PM_ACT_MSK EQU 0x01
ADC_SAR_Seq_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_1_IntClock__PM_STBY_MSK EQU 0x01
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_Seq_1_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_Seq_1_SAR_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_Seq_1_SAR_Bypass__0__MASK EQU 0x10
ADC_SAR_Seq_1_SAR_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_Seq_1_SAR_Bypass__0__PORT EQU 0
ADC_SAR_Seq_1_SAR_Bypass__0__SHIFT EQU 4
ADC_SAR_Seq_1_SAR_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_Seq_1_SAR_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_Seq_1_SAR_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_Seq_1_SAR_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_Seq_1_SAR_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_Seq_1_SAR_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_Seq_1_SAR_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_Seq_1_SAR_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_Seq_1_SAR_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_Seq_1_SAR_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_Seq_1_SAR_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_Seq_1_SAR_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_Seq_1_SAR_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_Seq_1_SAR_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_Seq_1_SAR_Bypass__MASK EQU 0x10
ADC_SAR_Seq_1_SAR_Bypass__PORT EQU 0
ADC_SAR_Seq_1_SAR_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_Seq_1_SAR_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_Seq_1_SAR_Bypass__SHIFT EQU 4
ADC_SAR_Seq_1_SAR_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_SAR_Seq_1_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL EQU 0

; A_Button
A_Button__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
A_Button__0__MASK EQU 0x40
A_Button__0__PC EQU CYREG_PRT3_PC6
A_Button__0__PORT EQU 3
A_Button__0__SHIFT EQU 6
A_Button__AG EQU CYREG_PRT3_AG
A_Button__AMUX EQU CYREG_PRT3_AMUX
A_Button__BIE EQU CYREG_PRT3_BIE
A_Button__BIT_MASK EQU CYREG_PRT3_BIT_MASK
A_Button__BYP EQU CYREG_PRT3_BYP
A_Button__CTL EQU CYREG_PRT3_CTL
A_Button__DM0 EQU CYREG_PRT3_DM0
A_Button__DM1 EQU CYREG_PRT3_DM1
A_Button__DM2 EQU CYREG_PRT3_DM2
A_Button__DR EQU CYREG_PRT3_DR
A_Button__INP_DIS EQU CYREG_PRT3_INP_DIS
A_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
A_Button__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
A_Button__LCD_EN EQU CYREG_PRT3_LCD_EN
A_Button__MASK EQU 0x40
A_Button__PORT EQU 3
A_Button__PRT EQU CYREG_PRT3_PRT
A_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
A_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
A_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
A_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
A_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
A_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
A_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
A_Button__PS EQU CYREG_PRT3_PS
A_Button__SHIFT EQU 6
A_Button__SLW EQU CYREG_PRT3_SLW

; B_Button
B_Button__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
B_Button__0__MASK EQU 0x10
B_Button__0__PC EQU CYREG_PRT3_PC4
B_Button__0__PORT EQU 3
B_Button__0__SHIFT EQU 4
B_Button__AG EQU CYREG_PRT3_AG
B_Button__AMUX EQU CYREG_PRT3_AMUX
B_Button__BIE EQU CYREG_PRT3_BIE
B_Button__BIT_MASK EQU CYREG_PRT3_BIT_MASK
B_Button__BYP EQU CYREG_PRT3_BYP
B_Button__CTL EQU CYREG_PRT3_CTL
B_Button__DM0 EQU CYREG_PRT3_DM0
B_Button__DM1 EQU CYREG_PRT3_DM1
B_Button__DM2 EQU CYREG_PRT3_DM2
B_Button__DR EQU CYREG_PRT3_DR
B_Button__INP_DIS EQU CYREG_PRT3_INP_DIS
B_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
B_Button__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
B_Button__LCD_EN EQU CYREG_PRT3_LCD_EN
B_Button__MASK EQU 0x10
B_Button__PORT EQU 3
B_Button__PRT EQU CYREG_PRT3_PRT
B_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
B_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
B_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
B_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
B_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
B_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
B_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
B_Button__PS EQU CYREG_PRT3_PS
B_Button__SHIFT EQU 4
B_Button__SLW EQU CYREG_PRT3_SLW

; DEBUG_LED
DEBUG_LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
DEBUG_LED__0__MASK EQU 0x02
DEBUG_LED__0__PC EQU CYREG_PRT2_PC1
DEBUG_LED__0__PORT EQU 2
DEBUG_LED__0__SHIFT EQU 1
DEBUG_LED__AG EQU CYREG_PRT2_AG
DEBUG_LED__AMUX EQU CYREG_PRT2_AMUX
DEBUG_LED__BIE EQU CYREG_PRT2_BIE
DEBUG_LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DEBUG_LED__BYP EQU CYREG_PRT2_BYP
DEBUG_LED__CTL EQU CYREG_PRT2_CTL
DEBUG_LED__DM0 EQU CYREG_PRT2_DM0
DEBUG_LED__DM1 EQU CYREG_PRT2_DM1
DEBUG_LED__DM2 EQU CYREG_PRT2_DM2
DEBUG_LED__DR EQU CYREG_PRT2_DR
DEBUG_LED__INP_DIS EQU CYREG_PRT2_INP_DIS
DEBUG_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DEBUG_LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DEBUG_LED__LCD_EN EQU CYREG_PRT2_LCD_EN
DEBUG_LED__MASK EQU 0x02
DEBUG_LED__PORT EQU 2
DEBUG_LED__PRT EQU CYREG_PRT2_PRT
DEBUG_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DEBUG_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DEBUG_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DEBUG_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DEBUG_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DEBUG_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DEBUG_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DEBUG_LED__PS EQU CYREG_PRT2_PS
DEBUG_LED__SHIFT EQU 1
DEBUG_LED__SLW EQU CYREG_PRT2_SLW

; DEBUG_UART_BUART
DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
DEBUG_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
DEBUG_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
DEBUG_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
DEBUG_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
DEBUG_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
DEBUG_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
DEBUG_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
DEBUG_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
DEBUG_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
DEBUG_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
DEBUG_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
DEBUG_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
DEBUG_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
DEBUG_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
DEBUG_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
DEBUG_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
DEBUG_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
DEBUG_UART_BUART_sRX_RxSts__3__POS EQU 3
DEBUG_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
DEBUG_UART_BUART_sRX_RxSts__4__POS EQU 4
DEBUG_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
DEBUG_UART_BUART_sRX_RxSts__5__POS EQU 5
DEBUG_UART_BUART_sRX_RxSts__MASK EQU 0x38
DEBUG_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
DEBUG_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
DEBUG_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
DEBUG_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
DEBUG_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
DEBUG_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
DEBUG_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
DEBUG_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
DEBUG_UART_BUART_sTX_TxSts__0__POS EQU 0
DEBUG_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
DEBUG_UART_BUART_sTX_TxSts__1__POS EQU 1
DEBUG_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
DEBUG_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
DEBUG_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
DEBUG_UART_BUART_sTX_TxSts__2__POS EQU 2
DEBUG_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
DEBUG_UART_BUART_sTX_TxSts__3__POS EQU 3
DEBUG_UART_BUART_sTX_TxSts__MASK EQU 0x0F
DEBUG_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
DEBUG_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
DEBUG_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB04_ST

; DEBUG_UART_IntClock
DEBUG_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
DEBUG_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
DEBUG_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
DEBUG_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DEBUG_UART_IntClock__INDEX EQU 0x01
DEBUG_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DEBUG_UART_IntClock__PM_ACT_MSK EQU 0x02
DEBUG_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DEBUG_UART_IntClock__PM_STBY_MSK EQU 0x02

; L_Button
L_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
L_Button__0__MASK EQU 0x08
L_Button__0__PC EQU CYREG_PRT0_PC3
L_Button__0__PORT EQU 0
L_Button__0__SHIFT EQU 3
L_Button__AG EQU CYREG_PRT0_AG
L_Button__AMUX EQU CYREG_PRT0_AMUX
L_Button__BIE EQU CYREG_PRT0_BIE
L_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
L_Button__BYP EQU CYREG_PRT0_BYP
L_Button__CTL EQU CYREG_PRT0_CTL
L_Button__DM0 EQU CYREG_PRT0_DM0
L_Button__DM1 EQU CYREG_PRT0_DM1
L_Button__DM2 EQU CYREG_PRT0_DM2
L_Button__DR EQU CYREG_PRT0_DR
L_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
L_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
L_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
L_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
L_Button__MASK EQU 0x08
L_Button__PORT EQU 0
L_Button__PRT EQU CYREG_PRT0_PRT
L_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
L_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
L_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
L_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
L_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
L_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
L_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
L_Button__PS EQU CYREG_PRT0_PS
L_Button__SHIFT EQU 3
L_Button__SLW EQU CYREG_PRT0_SLW

; R_Button
R_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
R_Button__0__MASK EQU 0x20
R_Button__0__PC EQU CYREG_PRT0_PC5
R_Button__0__PORT EQU 0
R_Button__0__SHIFT EQU 5
R_Button__AG EQU CYREG_PRT0_AG
R_Button__AMUX EQU CYREG_PRT0_AMUX
R_Button__BIE EQU CYREG_PRT0_BIE
R_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
R_Button__BYP EQU CYREG_PRT0_BYP
R_Button__CTL EQU CYREG_PRT0_CTL
R_Button__DM0 EQU CYREG_PRT0_DM0
R_Button__DM1 EQU CYREG_PRT0_DM1
R_Button__DM2 EQU CYREG_PRT0_DM2
R_Button__DR EQU CYREG_PRT0_DR
R_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
R_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
R_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
R_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
R_Button__MASK EQU 0x20
R_Button__PORT EQU 0
R_Button__PRT EQU CYREG_PRT0_PRT
R_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
R_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
R_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
R_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
R_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
R_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
R_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
R_Button__PS EQU CYREG_PRT0_PS
R_Button__SHIFT EQU 5
R_Button__SLW EQU CYREG_PRT0_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Select_Button
Select_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Select_Button__0__MASK EQU 0x80
Select_Button__0__PC EQU CYREG_PRT0_PC7
Select_Button__0__PORT EQU 0
Select_Button__0__SHIFT EQU 7
Select_Button__AG EQU CYREG_PRT0_AG
Select_Button__AMUX EQU CYREG_PRT0_AMUX
Select_Button__BIE EQU CYREG_PRT0_BIE
Select_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Select_Button__BYP EQU CYREG_PRT0_BYP
Select_Button__CTL EQU CYREG_PRT0_CTL
Select_Button__DM0 EQU CYREG_PRT0_DM0
Select_Button__DM1 EQU CYREG_PRT0_DM1
Select_Button__DM2 EQU CYREG_PRT0_DM2
Select_Button__DR EQU CYREG_PRT0_DR
Select_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Select_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Select_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Select_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Select_Button__MASK EQU 0x80
Select_Button__PORT EQU 0
Select_Button__PRT EQU CYREG_PRT0_PRT
Select_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Select_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Select_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Select_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Select_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Select_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Select_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Select_Button__PS EQU CYREG_PRT0_PS
Select_Button__SHIFT EQU 7
Select_Button__SLW EQU CYREG_PRT0_SLW

; Start_Button
Start_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Start_Button__0__MASK EQU 0x04
Start_Button__0__PC EQU CYREG_PRT0_PC2
Start_Button__0__PORT EQU 0
Start_Button__0__SHIFT EQU 2
Start_Button__AG EQU CYREG_PRT0_AG
Start_Button__AMUX EQU CYREG_PRT0_AMUX
Start_Button__BIE EQU CYREG_PRT0_BIE
Start_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Start_Button__BYP EQU CYREG_PRT0_BYP
Start_Button__CTL EQU CYREG_PRT0_CTL
Start_Button__DM0 EQU CYREG_PRT0_DM0
Start_Button__DM1 EQU CYREG_PRT0_DM1
Start_Button__DM2 EQU CYREG_PRT0_DM2
Start_Button__DR EQU CYREG_PRT0_DR
Start_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Start_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Start_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Start_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Start_Button__MASK EQU 0x04
Start_Button__PORT EQU 0
Start_Button__PRT EQU CYREG_PRT0_PRT
Start_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Start_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Start_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Start_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Start_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Start_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Start_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Start_Button__PS EQU CYREG_PRT0_PS
Start_Button__SHIFT EQU 2
Start_Button__SLW EQU CYREG_PRT0_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; USBFS_1
USBFS_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_arb_int__INTC_MASK EQU 0x400000
USBFS_1_arb_int__INTC_NUMBER EQU 22
USBFS_1_arb_int__INTC_PRIOR_NUM EQU 7
USBFS_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBFS_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_bus_reset__INTC_MASK EQU 0x800000
USBFS_1_bus_reset__INTC_NUMBER EQU 23
USBFS_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBFS_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBFS_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBFS_1_Dm__0__MASK EQU 0x80
USBFS_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_1_Dm__0__PORT EQU 15
USBFS_1_Dm__0__SHIFT EQU 7
USBFS_1_Dm__AG EQU CYREG_PRT15_AG
USBFS_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_1_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_1_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_1_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_1_Dm__DR EQU CYREG_PRT15_DR
USBFS_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_1_Dm__MASK EQU 0x80
USBFS_1_Dm__PORT EQU 15
USBFS_1_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_1_Dm__PS EQU CYREG_PRT15_PS
USBFS_1_Dm__SHIFT EQU 7
USBFS_1_Dm__SLW EQU CYREG_PRT15_SLW
USBFS_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBFS_1_Dp__0__MASK EQU 0x40
USBFS_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_1_Dp__0__PORT EQU 15
USBFS_1_Dp__0__SHIFT EQU 6
USBFS_1_Dp__AG EQU CYREG_PRT15_AG
USBFS_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_1_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_1_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_1_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_1_Dp__DR EQU CYREG_PRT15_DR
USBFS_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_1_Dp__MASK EQU 0x40
USBFS_1_Dp__PORT EQU 15
USBFS_1_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_1_Dp__PS EQU CYREG_PRT15_PS
USBFS_1_Dp__SHIFT EQU 6
USBFS_1_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBFS_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_dp_int__INTC_MASK EQU 0x1000
USBFS_1_dp_int__INTC_NUMBER EQU 12
USBFS_1_dp_int__INTC_PRIOR_NUM EQU 7
USBFS_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBFS_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_ep_0__INTC_MASK EQU 0x1000000
USBFS_1_ep_0__INTC_NUMBER EQU 24
USBFS_1_ep_0__INTC_PRIOR_NUM EQU 7
USBFS_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBFS_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_ep_1__INTC_MASK EQU 0x02
USBFS_1_ep_1__INTC_NUMBER EQU 1
USBFS_1_ep_1__INTC_PRIOR_NUM EQU 7
USBFS_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBFS_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_1_USB__CR0 EQU CYREG_USB_CR0
USBFS_1_USB__CR1 EQU CYREG_USB_CR1
USBFS_1_USB__CWA EQU CYREG_USB_CWA
USBFS_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_1_USB__PM_ACT_MSK EQU 0x01
USBFS_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_1_USB__PM_STBY_MSK EQU 0x01
USBFS_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_1_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_1_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBFS_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; X_Axis
X_Axis__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
X_Axis__0__MASK EQU 0x01
X_Axis__0__PC EQU CYREG_PRT0_PC0
X_Axis__0__PORT EQU 0
X_Axis__0__SHIFT EQU 0
X_Axis__AG EQU CYREG_PRT0_AG
X_Axis__AMUX EQU CYREG_PRT0_AMUX
X_Axis__BIE EQU CYREG_PRT0_BIE
X_Axis__BIT_MASK EQU CYREG_PRT0_BIT_MASK
X_Axis__BYP EQU CYREG_PRT0_BYP
X_Axis__CTL EQU CYREG_PRT0_CTL
X_Axis__DM0 EQU CYREG_PRT0_DM0
X_Axis__DM1 EQU CYREG_PRT0_DM1
X_Axis__DM2 EQU CYREG_PRT0_DM2
X_Axis__DR EQU CYREG_PRT0_DR
X_Axis__INP_DIS EQU CYREG_PRT0_INP_DIS
X_Axis__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
X_Axis__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
X_Axis__LCD_EN EQU CYREG_PRT0_LCD_EN
X_Axis__MASK EQU 0x01
X_Axis__PORT EQU 0
X_Axis__PRT EQU CYREG_PRT0_PRT
X_Axis__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
X_Axis__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
X_Axis__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
X_Axis__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
X_Axis__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
X_Axis__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
X_Axis__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
X_Axis__PS EQU CYREG_PRT0_PS
X_Axis__SHIFT EQU 0
X_Axis__SLW EQU CYREG_PRT0_SLW

; X_Button
X_Button__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
X_Button__0__MASK EQU 0x20
X_Button__0__PC EQU CYREG_PRT3_PC5
X_Button__0__PORT EQU 3
X_Button__0__SHIFT EQU 5
X_Button__AG EQU CYREG_PRT3_AG
X_Button__AMUX EQU CYREG_PRT3_AMUX
X_Button__BIE EQU CYREG_PRT3_BIE
X_Button__BIT_MASK EQU CYREG_PRT3_BIT_MASK
X_Button__BYP EQU CYREG_PRT3_BYP
X_Button__CTL EQU CYREG_PRT3_CTL
X_Button__DM0 EQU CYREG_PRT3_DM0
X_Button__DM1 EQU CYREG_PRT3_DM1
X_Button__DM2 EQU CYREG_PRT3_DM2
X_Button__DR EQU CYREG_PRT3_DR
X_Button__INP_DIS EQU CYREG_PRT3_INP_DIS
X_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
X_Button__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
X_Button__LCD_EN EQU CYREG_PRT3_LCD_EN
X_Button__MASK EQU 0x20
X_Button__PORT EQU 3
X_Button__PRT EQU CYREG_PRT3_PRT
X_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
X_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
X_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
X_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
X_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
X_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
X_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
X_Button__PS EQU CYREG_PRT3_PS
X_Button__SHIFT EQU 5
X_Button__SLW EQU CYREG_PRT3_SLW

; Y_Axis
Y_Axis__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Y_Axis__0__MASK EQU 0x02
Y_Axis__0__PC EQU CYREG_PRT0_PC1
Y_Axis__0__PORT EQU 0
Y_Axis__0__SHIFT EQU 1
Y_Axis__AG EQU CYREG_PRT0_AG
Y_Axis__AMUX EQU CYREG_PRT0_AMUX
Y_Axis__BIE EQU CYREG_PRT0_BIE
Y_Axis__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Y_Axis__BYP EQU CYREG_PRT0_BYP
Y_Axis__CTL EQU CYREG_PRT0_CTL
Y_Axis__DM0 EQU CYREG_PRT0_DM0
Y_Axis__DM1 EQU CYREG_PRT0_DM1
Y_Axis__DM2 EQU CYREG_PRT0_DM2
Y_Axis__DR EQU CYREG_PRT0_DR
Y_Axis__INP_DIS EQU CYREG_PRT0_INP_DIS
Y_Axis__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Y_Axis__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Y_Axis__LCD_EN EQU CYREG_PRT0_LCD_EN
Y_Axis__MASK EQU 0x02
Y_Axis__PORT EQU 0
Y_Axis__PRT EQU CYREG_PRT0_PRT
Y_Axis__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Y_Axis__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Y_Axis__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Y_Axis__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Y_Axis__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Y_Axis__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Y_Axis__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Y_Axis__PS EQU CYREG_PRT0_PS
Y_Axis__SHIFT EQU 1
Y_Axis__SLW EQU CYREG_PRT0_SLW

; Y_Button
Y_Button__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Y_Button__0__MASK EQU 0x80
Y_Button__0__PC EQU CYREG_PRT3_PC7
Y_Button__0__PORT EQU 3
Y_Button__0__SHIFT EQU 7
Y_Button__AG EQU CYREG_PRT3_AG
Y_Button__AMUX EQU CYREG_PRT3_AMUX
Y_Button__BIE EQU CYREG_PRT3_BIE
Y_Button__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Y_Button__BYP EQU CYREG_PRT3_BYP
Y_Button__CTL EQU CYREG_PRT3_CTL
Y_Button__DM0 EQU CYREG_PRT3_DM0
Y_Button__DM1 EQU CYREG_PRT3_DM1
Y_Button__DM2 EQU CYREG_PRT3_DM2
Y_Button__DR EQU CYREG_PRT3_DR
Y_Button__INP_DIS EQU CYREG_PRT3_INP_DIS
Y_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Y_Button__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Y_Button__LCD_EN EQU CYREG_PRT3_LCD_EN
Y_Button__MASK EQU 0x80
Y_Button__PORT EQU 3
Y_Button__PRT EQU CYREG_PRT3_PRT
Y_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Y_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Y_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Y_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Y_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Y_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Y_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Y_Button__PS EQU CYREG_PRT3_PS
Y_Button__SHIFT EQU 7
Y_Button__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
