<profile>

<section name = "Vivado HLS Report for 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s'" level="0">
<item name = "Date">Tue Jul 30 11:19:38 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.78 ns, 2.100 ns, 0.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1027, 1027, 2.853 us, 2.853 us, 1027, 1027, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReLUActLoop">1025, 1025, 3, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 192, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 210, -</column>
<column name="Register">-, -, 85, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_331_p2">+, 0, 0, 11, 11, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op28">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op56">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1494_1_fu_382_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln1494_2_fu_395_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln1494_3_fu_408_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln1494_4_fu_421_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln1494_5_fu_434_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln1494_6_fu_447_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln1494_7_fu_460_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln1494_fu_369_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln41_fu_325_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="res_V_data_0_V_din">select, 0, 0, 8, 1, 8</column>
<column name="res_V_data_1_V_din">select, 0, 0, 8, 1, 8</column>
<column name="res_V_data_2_V_din">select, 0, 0, 8, 1, 8</column>
<column name="res_V_data_3_V_din">select, 0, 0, 8, 1, 8</column>
<column name="res_V_data_4_V_din">select, 0, 0, 8, 1, 8</column>
<column name="res_V_data_5_V_din">select, 0, 0, 8, 1, 8</column>
<column name="res_V_data_6_V_din">select, 0, 0, 8, 1, 8</column>
<column name="res_V_data_7_V_din">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="i_0_reg_314">9, 2, 11, 22</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_7_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_0_reg_314">11, 0, 11, 0</column>
<column name="icmp_ln41_reg_473">1, 0, 1, 0</column>
<column name="icmp_ln41_reg_473_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_data_V_0_reg_482">8, 0, 8, 0</column>
<column name="tmp_data_V_1_reg_488">8, 0, 8, 0</column>
<column name="tmp_data_V_2_reg_494">8, 0, 8, 0</column>
<column name="tmp_data_V_3_reg_500">8, 0, 8, 0</column>
<column name="tmp_data_V_4_reg_506">8, 0, 8, 0</column>
<column name="tmp_data_V_5_reg_512">8, 0, 8, 0</column>
<column name="tmp_data_V_6_reg_518">8, 0, 8, 0</column>
<column name="tmp_data_V_7_reg_524">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,8u&gt;,ReLU_config25&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,8u&gt;,ReLU_config25&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,8u&gt;,ReLU_config25&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,8u&gt;,ReLU_config25&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,8u&gt;,ReLU_config25&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,8u&gt;,ReLU_config25&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,8u&gt;,ReLU_config25&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,8u&gt;,ReLU_config25&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,8u&gt;,ReLU_config25&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,8u&gt;,ReLU_config25&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 8, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 8, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 8, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 8, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_4_V_dout">in, 8, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_empty_n">in, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_read">out, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_5_V_dout">in, 8, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_empty_n">in, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_read">out, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_6_V_dout">in, 8, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_6_V_empty_n">in, 1, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_6_V_read">out, 1, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_7_V_dout">in, 8, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_7_V_empty_n">in, 1, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_7_V_read">out, 1, ap_fifo, data_V_data_7_V, pointer</column>
<column name="res_V_data_0_V_din">out, 8, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 8, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 8, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 8, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 8, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 8, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_6_V_din">out, 8, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_full_n">in, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_write">out, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_7_V_din">out, 8, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_full_n">in, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_write">out, 1, ap_fifo, res_V_data_7_V, pointer</column>
</table>
</item>
</section>
</profile>
