Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Sep 10 00:32:40 2024
| Host         : SaverZY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hx75_key_7seg_timing_summary_routed.rpt -pb hx75_key_7seg_timing_summary_routed.pb -rpx hx75_key_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : hx75_key_7seg
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     83          
TIMING-18  Warning           Missing input or output delay   16          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (119)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (205)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (119)
--------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: U1/clk_500khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1/key_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (205)
--------------------------------------------------
 There are 205 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.845        0.000                      0                   77        0.147        0.000                      0                   77        9.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.845        0.000                      0                   77        0.147        0.000                      0                   77        9.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.845ns  (required time - arrival time)
  Source:                 U3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.589ns (21.284%)  route 2.178ns (78.716%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 24.443 - 20.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445     4.711    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.379     5.090 f  U3/counter_reg[11]/Q
                         net (fo=2, routed)           0.892     5.981    U3/counter_reg_n_0_[11]
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.086 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.649     6.735    U3/counter[16]_i_3_n_0
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.105     6.840 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.638     7.478    U3/counter[16]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.337    24.443    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[10]/C
                         clock pessimism              0.267    24.711    
                         clock uncertainty           -0.035    24.675    
    SLICE_X3Y79          FDRE (Setup_fdre_C_R)       -0.352    24.323    U3/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         24.323    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 16.845    

Slack (MET) :             16.845ns  (required time - arrival time)
  Source:                 U3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.589ns (21.284%)  route 2.178ns (78.716%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 24.443 - 20.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445     4.711    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.379     5.090 f  U3/counter_reg[11]/Q
                         net (fo=2, routed)           0.892     5.981    U3/counter_reg_n_0_[11]
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.086 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.649     6.735    U3/counter[16]_i_3_n_0
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.105     6.840 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.638     7.478    U3/counter[16]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.337    24.443    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[11]/C
                         clock pessimism              0.267    24.711    
                         clock uncertainty           -0.035    24.675    
    SLICE_X3Y79          FDRE (Setup_fdre_C_R)       -0.352    24.323    U3/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         24.323    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 16.845    

Slack (MET) :             16.845ns  (required time - arrival time)
  Source:                 U3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.589ns (21.284%)  route 2.178ns (78.716%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 24.443 - 20.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445     4.711    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.379     5.090 f  U3/counter_reg[11]/Q
                         net (fo=2, routed)           0.892     5.981    U3/counter_reg_n_0_[11]
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.086 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.649     6.735    U3/counter[16]_i_3_n_0
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.105     6.840 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.638     7.478    U3/counter[16]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.337    24.443    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[12]/C
                         clock pessimism              0.267    24.711    
                         clock uncertainty           -0.035    24.675    
    SLICE_X3Y79          FDRE (Setup_fdre_C_R)       -0.352    24.323    U3/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         24.323    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 16.845    

Slack (MET) :             16.845ns  (required time - arrival time)
  Source:                 U3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.589ns (21.284%)  route 2.178ns (78.716%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 24.443 - 20.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445     4.711    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.379     5.090 f  U3/counter_reg[11]/Q
                         net (fo=2, routed)           0.892     5.981    U3/counter_reg_n_0_[11]
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.086 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.649     6.735    U3/counter[16]_i_3_n_0
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.105     6.840 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.638     7.478    U3/counter[16]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.337    24.443    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[9]/C
                         clock pessimism              0.267    24.711    
                         clock uncertainty           -0.035    24.675    
    SLICE_X3Y79          FDRE (Setup_fdre_C_R)       -0.352    24.323    U3/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.323    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 16.845    

Slack (MET) :             16.901ns  (required time - arrival time)
  Source:                 U3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.589ns (21.914%)  route 2.099ns (78.086%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 24.444 - 20.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445     4.711    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.379     5.090 f  U3/counter_reg[11]/Q
                         net (fo=2, routed)           0.892     5.981    U3/counter_reg_n_0_[11]
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.086 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.649     6.735    U3/counter[16]_i_3_n_0
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.105     6.840 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.558     7.398    U3/counter[16]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  U3/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.338    24.444    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  U3/counter_reg[13]/C
                         clock pessimism              0.242    24.687    
                         clock uncertainty           -0.035    24.651    
    SLICE_X3Y80          FDRE (Setup_fdre_C_R)       -0.352    24.299    U3/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         24.299    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 16.901    

Slack (MET) :             16.901ns  (required time - arrival time)
  Source:                 U3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.589ns (21.914%)  route 2.099ns (78.086%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 24.444 - 20.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445     4.711    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.379     5.090 f  U3/counter_reg[11]/Q
                         net (fo=2, routed)           0.892     5.981    U3/counter_reg_n_0_[11]
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.086 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.649     6.735    U3/counter[16]_i_3_n_0
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.105     6.840 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.558     7.398    U3/counter[16]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  U3/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.338    24.444    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  U3/counter_reg[14]/C
                         clock pessimism              0.242    24.687    
                         clock uncertainty           -0.035    24.651    
    SLICE_X3Y80          FDRE (Setup_fdre_C_R)       -0.352    24.299    U3/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         24.299    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 16.901    

Slack (MET) :             16.901ns  (required time - arrival time)
  Source:                 U3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.589ns (21.914%)  route 2.099ns (78.086%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 24.444 - 20.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445     4.711    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.379     5.090 f  U3/counter_reg[11]/Q
                         net (fo=2, routed)           0.892     5.981    U3/counter_reg_n_0_[11]
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.086 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.649     6.735    U3/counter[16]_i_3_n_0
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.105     6.840 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.558     7.398    U3/counter[16]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  U3/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.338    24.444    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  U3/counter_reg[15]/C
                         clock pessimism              0.242    24.687    
                         clock uncertainty           -0.035    24.651    
    SLICE_X3Y80          FDRE (Setup_fdre_C_R)       -0.352    24.299    U3/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         24.299    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 16.901    

Slack (MET) :             16.901ns  (required time - arrival time)
  Source:                 U3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.589ns (21.914%)  route 2.099ns (78.086%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 24.444 - 20.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445     4.711    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.379     5.090 f  U3/counter_reg[11]/Q
                         net (fo=2, routed)           0.892     5.981    U3/counter_reg_n_0_[11]
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.086 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.649     6.735    U3/counter[16]_i_3_n_0
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.105     6.840 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.558     7.398    U3/counter[16]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  U3/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.338    24.444    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  U3/counter_reg[16]/C
                         clock pessimism              0.242    24.687    
                         clock uncertainty           -0.035    24.651    
    SLICE_X3Y80          FDRE (Setup_fdre_C_R)       -0.352    24.299    U3/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         24.299    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 16.901    

Slack (MET) :             16.935ns  (required time - arrival time)
  Source:                 U3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.589ns (22.218%)  route 2.062ns (77.782%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 24.441 - 20.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445     4.711    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.379     5.090 f  U3/counter_reg[11]/Q
                         net (fo=2, routed)           0.892     5.981    U3/counter_reg_n_0_[11]
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.086 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.649     6.735    U3/counter[16]_i_3_n_0
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.105     6.840 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.522     7.362    U3/counter[16]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.335    24.441    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[5]/C
                         clock pessimism              0.242    24.684    
                         clock uncertainty           -0.035    24.648    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.352    24.296    U3/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         24.296    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                 16.935    

Slack (MET) :             16.935ns  (required time - arrival time)
  Source:                 U3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.589ns (22.218%)  route 2.062ns (77.782%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 24.441 - 20.000 ) 
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445     4.711    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.379     5.090 f  U3/counter_reg[11]/Q
                         net (fo=2, routed)           0.892     5.981    U3/counter_reg_n_0_[11]
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.086 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.649     6.735    U3/counter[16]_i_3_n_0
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.105     6.840 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.522     7.362    U3/counter[16]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.335    24.441    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[6]/C
                         clock pessimism              0.242    24.684    
                         clock uncertainty           -0.035    24.648    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.352    24.296    U3/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         24.296    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                 16.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.178%)  route 0.095ns (33.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.596     1.574    U1/sys_clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.715 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.095     1.810    U1/count_reg_n_0_[0]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.855 r  U1/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.855    U1/p_0_in[5]
    SLICE_X6Y83          FDRE                                         r  U1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.089    U1/sys_clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  U1/count_reg[5]/C
                         clock pessimism             -0.502     1.587    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.121     1.708    U1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.806%)  route 0.106ns (36.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.596     1.574    U1/sys_clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  U1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.715 r  U1/count_reg[1]/Q
                         net (fo=7, routed)           0.106     1.820    U1/count_reg[1]
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  U1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.865    U1/p_0_in[4]
    SLICE_X6Y83          FDRE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.089    U1/sys_clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  U1/count_reg[4]/C
                         clock pessimism             -0.502     1.587    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.121     1.708    U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.371%)  route 0.108ns (36.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.596     1.574    U1/sys_clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  U1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.715 r  U1/count_reg[1]/Q
                         net (fo=7, routed)           0.108     1.822    U1/count_reg[1]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.045     1.867 r  U1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.867    U1/p_0_in[3]
    SLICE_X6Y83          FDRE                                         r  U1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.089    U1/sys_clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  U1/count_reg[3]/C
                         clock pessimism             -0.502     1.587    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.120     1.707    U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.209ns (67.526%)  route 0.101ns (32.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.596     1.574    U1/sys_clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.738 f  U1/count_reg[4]/Q
                         net (fo=7, routed)           0.101     1.838    U1/count_reg[4]
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.883 r  U1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    U1/p_0_in[1]
    SLICE_X7Y83          FDRE                                         r  U1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.089    U1/sys_clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  U1/count_reg[1]/C
                         clock pessimism             -0.502     1.587    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.092     1.679    U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.209ns (67.027%)  route 0.103ns (32.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.596     1.574    U1/sys_clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.738 f  U1/count_reg[5]/Q
                         net (fo=7, routed)           0.103     1.841    U1/count_reg[5]
    SLICE_X7Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.886 r  U1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    U1/p_0_in[0]
    SLICE_X7Y83          FDRE                                         r  U1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.089    U1/sys_clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  U1/count_reg[0]/C
                         clock pessimism             -0.502     1.587    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.092     1.679    U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.878%)  route 0.104ns (33.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.596     1.574    U1/sys_clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.738 f  U1/count_reg[4]/Q
                         net (fo=7, routed)           0.104     1.841    U1/count_reg[4]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.045     1.886 r  U1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.886    U1/p_0_in[2]
    SLICE_X7Y83          FDRE                                         r  U1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.089    U1/sys_clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  U1/count_reg[2]/C
                         clock pessimism             -0.502     1.587    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.092     1.679    U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/clk_500khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.812%)  route 0.104ns (33.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.596     1.574    U1/sys_clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.738 r  U1/count_reg[5]/Q
                         net (fo=7, routed)           0.104     1.842    U1/count_reg[5]
    SLICE_X7Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.887 r  U1/clk_500khz_i_1/O
                         net (fo=1, routed)           0.000     1.887    U1/clk_500khz_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  U1/clk_500khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.089    U1/sys_clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  U1/clk_500khz_reg/C
                         clock pessimism             -0.502     1.587    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.091     1.678    U1/clk_500khz_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.326%)  route 0.174ns (45.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  U3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.734 f  U3/counter_reg[0]/Q
                         net (fo=3, routed)           0.174     1.908    U3/counter_reg_n_0_[0]
    SLICE_X2Y78          LUT1 (Prop_lut1_I0_O)        0.043     1.951 r  U3/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.951    U3/counter[0]
    SLICE_X2Y78          FDRE                                         r  U3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     2.087    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  U3/counter_reg[0]/C
                         clock pessimism             -0.517     1.570    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.133     1.703    U3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.516%)  route 0.114ns (31.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  U3/counter_reg[8]/Q
                         net (fo=2, routed)           0.114     1.825    U3/counter_reg_n_0_[8]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.933 r  U3/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.933    U3/data0[8]
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     2.087    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[8]/C
                         clock pessimism             -0.517     1.570    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105     1.675    U3/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.571    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.712 r  U3/counter_reg[12]/Q
                         net (fo=2, routed)           0.115     1.826    U3/counter_reg_n_0_[12]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.934 r  U3/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.934    U3/data0[12]
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.864     2.088    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[12]/C
                         clock pessimism             -0.517     1.571    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.105     1.676    U3/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y83    U1/clk_500khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y83    U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y83    U1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y83    U1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y83    U1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y83    U1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y83    U1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y78    U3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y79    U3/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/clk_500khz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/clk_500khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y83    U1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y83    U1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/clk_500khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/clk_500khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y83    U1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y83    U1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y83    U1/count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/col_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 3.761ns (52.439%)  route 3.411ns (47.561%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE                         0.000     0.000 r  U1/col_reg[1]_lopt_replica/C
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U1/col_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.411     3.844    lopt_1
    R3                   OBUF (Prop_obuf_I_O)         3.328     7.171 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.171    col[1]
    R3                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.152ns  (logic 3.708ns (51.845%)  route 3.444ns (48.155%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE                         0.000     0.000 r  U1/col_reg[0]_lopt_replica/C
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.444     3.823    lopt
    V2                   OBUF (Prop_obuf_I_O)         3.329     7.152 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.152    col[0]
    V2                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            U1/col_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 1.678ns (24.178%)  route 5.262ns (75.822%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  row_IBUF[2]_inst/O
                         net (fo=7, routed)           3.716     5.174    U1/row_IBUF[2]
    SLICE_X7Y89          LUT4 (Prop_lut4_I2_O)        0.105     5.279 r  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           1.058     6.336    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I2_O)        0.115     6.451 r  U1/col[1]_i_1/O
                         net (fo=2, routed)           0.489     6.940    U1/col[1]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  U1/col_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.896ns  (logic 3.722ns (53.979%)  route 3.174ns (46.021%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE                         0.000     0.000 r  U1/col_reg[3]_lopt_replica/C
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.174     3.553    lopt_3
    W2                   OBUF (Prop_obuf_I_O)         3.343     6.896 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.896    col[3]
    W2                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            U1/col_reg[0]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.869ns  (logic 1.668ns (24.283%)  route 5.201ns (75.717%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  row_IBUF[2]_inst/O
                         net (fo=7, routed)           3.716     5.174    U1/row_IBUF[2]
    SLICE_X7Y89          LUT4 (Prop_lut4_I2_O)        0.105     5.279 f  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.791     6.069    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I1_O)        0.105     6.174 r  U1/col[3]_i_1/O
                         net (fo=8, routed)           0.695     6.869    U1/col[3]_i_1_n_0
    SLICE_X9Y88          FDRE                                         r  U1/col_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            U1/col_reg[3]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.869ns  (logic 1.668ns (24.283%)  route 5.201ns (75.717%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  row_IBUF[2]_inst/O
                         net (fo=7, routed)           3.716     5.174    U1/row_IBUF[2]
    SLICE_X7Y89          LUT4 (Prop_lut4_I2_O)        0.105     5.279 f  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.791     6.069    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I1_O)        0.105     6.174 r  U1/col[3]_i_1/O
                         net (fo=8, routed)           0.695     6.869    U1/col[3]_i_1_n_0
    SLICE_X9Y88          FDRE                                         r  U1/col_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            U1/col_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.824ns  (logic 1.668ns (24.444%)  route 5.156ns (75.556%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  row_IBUF[2]_inst/O
                         net (fo=7, routed)           3.716     5.174    U1/row_IBUF[2]
    SLICE_X7Y89          LUT4 (Prop_lut4_I2_O)        0.105     5.279 r  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           1.058     6.336    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I2_O)        0.105     6.441 r  U1/col[2]_i_1/O
                         net (fo=2, routed)           0.383     6.824    U1/col[2]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  U1/col_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            U1/col_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.722ns  (logic 1.668ns (24.815%)  route 5.054ns (75.185%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  row_IBUF[2]_inst/O
                         net (fo=7, routed)           3.716     5.174    U1/row_IBUF[2]
    SLICE_X7Y89          LUT4 (Prop_lut4_I2_O)        0.105     5.279 r  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.677     5.956    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.105     6.061 r  U1/col[3]_i_2/O
                         net (fo=2, routed)           0.661     6.722    U1/col[3]_i_2_n_0
    SLICE_X6Y86          FDRE                                         r  U1/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            U1/col_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.703ns  (logic 1.668ns (24.885%)  route 5.035ns (75.115%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  row_IBUF[2]_inst/O
                         net (fo=7, routed)           3.716     5.174    U1/row_IBUF[2]
    SLICE_X7Y89          LUT4 (Prop_lut4_I2_O)        0.105     5.279 r  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           1.058     6.336    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I2_O)        0.105     6.441 r  U1/col[2]_i_1/O
                         net (fo=2, routed)           0.262     6.703    U1/col[2]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  U1/col_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            U1/col_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.679ns  (logic 1.668ns (24.976%)  route 5.011ns (75.024%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  row_IBUF[2]_inst/O
                         net (fo=7, routed)           3.716     5.174    U1/row_IBUF[2]
    SLICE_X7Y89          LUT4 (Prop_lut4_I2_O)        0.105     5.279 r  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.677     5.956    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.105     6.061 r  U1/col[3]_i_2/O
                         net (fo=2, routed)           0.618     6.679    U1/col[3]_i_2_n_0
    SLICE_X9Y88          FDRE                                         r  U1/col_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/segdisp_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/end_station_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.191ns (61.167%)  route 0.121ns (38.833%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  U2/segdisp_state_reg[1]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/segdisp_state_reg[1]/Q
                         net (fo=27, routed)          0.121     0.267    U2/segdisp_state[1]
    SLICE_X0Y80          LUT6 (Prop_lut6_I4_O)        0.045     0.312 r  U2/end_station[12]_i_1/O
                         net (fo=1, routed)           0.000     0.312    U2/end_station[12]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  U2/end_station_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/segdisp_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/pay_money_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.191ns (61.131%)  route 0.121ns (38.869%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  U2/segdisp_state_reg[1]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/segdisp_state_reg[1]/Q
                         net (fo=27, routed)          0.121     0.267    U2/segdisp_state[1]
    SLICE_X0Y80          LUT6 (Prop_lut6_I4_O)        0.045     0.312 r  U2/pay_money[12]_i_1/O
                         net (fo=1, routed)           0.000     0.312    U2/pay_money[12]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  U2/pay_money_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.148ns (46.409%)  route 0.171ns (53.591%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE                         0.000     0.000 r  U1/col_reg[3]/C
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  U1/col_reg[3]/Q
                         net (fo=1, routed)           0.171     0.319    U1/col_reg[3]_0[3]
    SLICE_X7Y86          FDRE                                         r  U1/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/segdisp_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/segdisp_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.191ns (56.612%)  route 0.146ns (43.388%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  U2/segdisp_state_reg[3]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  U2/segdisp_state_reg[3]/Q
                         net (fo=23, routed)          0.146     0.292    U2/Q[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  U2/segdisp_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.337    U2/segdisp_state[1]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  U2/segdisp_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.209ns (60.942%)  route 0.134ns (39.058%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[3]/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.134     0.298    U1/FSM_onehot_state_reg_n_0_[3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.343 r  U1/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     0.343    U1/FSM_onehot_state[5]_i_2_n_0
    SLICE_X6Y89          FDRE                                         r  U1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.164ns (47.116%)  route 0.184ns (52.884%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE                         0.000     0.000 r  U1/col_reg[1]/C
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/col_reg[1]/Q
                         net (fo=1, routed)           0.184     0.348    U1/col_reg[3]_0[1]
    SLICE_X7Y86          FDRE                                         r  U1/col_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.210ns (57.302%)  route 0.156ns (42.698%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[0]/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.156     0.320    U1/FSM_onehot_state_reg_n_0_[0]
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.046     0.366 r  U1/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    U1/FSM_onehot_state[1]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  U1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.164ns (42.463%)  route 0.222ns (57.537%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE                         0.000     0.000 r  U1/col_reg[2]/C
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/col_reg[2]/Q
                         net (fo=1, routed)           0.222     0.386    U1/col_reg[3]_0[2]
    SLICE_X7Y86          FDRE                                         r  U1/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/key_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.780%)  route 0.187ns (47.220%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE                         0.000     0.000 r  U1/key_flag_reg/C
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/key_flag_reg/Q
                         net (fo=3, routed)           0.187     0.351    U1/key_valid
    SLICE_X6Y88          LUT4 (Prop_lut4_I3_O)        0.045     0.396 r  U1/key_flag_i_1/O
                         net (fo=1, routed)           0.000     0.396    U1/key_flag_i_1_n_0
    SLICE_X6Y88          FDRE                                         r  U1/key_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/segdisp_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/segdisp_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.188ns (47.242%)  route 0.210ns (52.758%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  U2/segdisp_state_reg[0]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/segdisp_state_reg[0]/Q
                         net (fo=28, routed)          0.210     0.356    U1/segdisp_state_reg[0][0]
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.042     0.398 r  U1/segdisp_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.398    U2/segdisp_state_reg[0]_0[0]
    SLICE_X1Y80          FDRE                                         r  U2/segdisp_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/seg_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.792ns  (logic 3.718ns (64.198%)  route 2.074ns (35.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.446     4.712    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.433     5.145 r  U3/seg_value_reg[6]/Q
                         net (fo=1, routed)           2.074     7.218    seg_value_OBUF[6]
    T18                  OBUF (Prop_obuf_I_O)         3.285    10.504 r  seg_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.504    seg_value[6]
    T18                                                               r  seg_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.742ns  (logic 3.664ns (63.803%)  route 2.078ns (36.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.448     4.714    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.379     5.093 r  U3/seg_value_reg[5]/Q
                         net (fo=1, routed)           2.078     7.171    seg_value_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         3.285    10.456 r  seg_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.456    seg_value[5]
    R18                                                               r  seg_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.678ns  (logic 3.763ns (66.263%)  route 1.916ns (33.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.446     4.712    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.433     5.145 r  U3/seg_value_reg[1]/Q
                         net (fo=1, routed)           1.916     7.060    seg_value_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.330    10.390 r  seg_value_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.390    seg_value[1]
    U17                                                               r  seg_value[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.722ns (65.990%)  route 1.918ns (34.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.446     4.712    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.433     5.145 r  U3/seg_value_reg[4]/Q
                         net (fo=1, routed)           1.918     7.063    seg_value_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         3.289    10.351 r  seg_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.351    seg_value[4]
    R14                                                               r  seg_value[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.627ns  (logic 3.724ns (66.182%)  route 1.903ns (33.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.448     4.714    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.379     5.093 r  U3/seg_value_reg[0]/Q
                         net (fo=1, routed)           1.903     6.996    seg_value_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         3.345    10.341 r  seg_value_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.341    seg_value[0]
    AB18                                                              r  seg_value[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.609ns  (logic 3.703ns (66.013%)  route 1.906ns (33.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.448     4.714    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.379     5.093 r  U3/seg_value_reg[2]/Q
                         net (fo=1, routed)           1.906     6.999    seg_value_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.324    10.323 r  seg_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.323    seg_value[2]
    U18                                                               r  seg_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.583ns  (logic 3.673ns (65.790%)  route 1.910ns (34.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.447     4.713    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  U3/seg_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.379     5.092 r  U3/seg_value_reg[3]/Q
                         net (fo=1, routed)           1.910     7.001    seg_value_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         3.294    10.295 r  seg_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.295    seg_value[3]
    P14                                                               r  seg_value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.485ns  (logic 3.725ns (67.915%)  route 1.760ns (32.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.442     4.708    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDSE                                         r  U3/seg_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.379     5.087 r  U3/seg_sel_reg[0]/Q
                         net (fo=1, routed)           1.760     6.846    seg_sel_OBUF[0]
    AA18                 OBUF (Prop_obuf_I_O)         3.346    10.193 r  seg_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.193    seg_sel[0]
    AA18                                                              r  seg_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.452ns  (logic 3.715ns (68.143%)  route 1.737ns (31.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.442     4.708    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDSE                                         r  U3/seg_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.379     5.087 r  U3/seg_sel_reg[1]/Q
                         net (fo=1, routed)           1.737     6.823    seg_sel_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         3.336    10.159 r  seg_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.159    seg_sel[1]
    W17                                                               r  seg_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.419ns  (logic 3.728ns (68.805%)  route 1.690ns (31.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.442     4.708    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y77          FDSE                                         r  U3/seg_sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.379     5.087 r  U3/seg_sel_reg[3]/Q
                         net (fo=1, routed)           1.690     6.777    seg_sel_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         3.349    10.126 r  seg_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.126    seg_sel[3]
    AB20                                                              r  seg_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/seg_sel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.445ns (78.988%)  route 0.384ns (21.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.568    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  U3/seg_sel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  U3/seg_sel_reg[7]/Q
                         net (fo=1, routed)           0.384     2.093    seg_sel_OBUF[7]
    Y19                  OBUF (Prop_obuf_I_O)         1.304     3.397 r  seg_sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.397    seg_sel[7]
    Y19                                                               r  seg_sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.469ns (79.016%)  route 0.390ns (20.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y77          FDSE                                         r  U3/seg_sel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.128     1.698 r  U3/seg_sel_reg[5]/Q
                         net (fo=1, routed)           0.390     2.088    seg_sel_OBUF[5]
    V19                  OBUF (Prop_obuf_I_O)         1.341     3.428 r  seg_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.428    seg_sel[5]
    V19                                                               r  seg_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.447ns (76.979%)  route 0.433ns (23.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y77          FDSE                                         r  U3/seg_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.141     1.711 r  U3/seg_sel_reg[4]/Q
                         net (fo=1, routed)           0.433     2.144    seg_sel_OBUF[4]
    AA19                 OBUF (Prop_obuf_I_O)         1.306     3.450 r  seg_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.450    seg_sel[4]
    AA19                                                              r  seg_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.430ns (75.035%)  route 0.476ns (24.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y77          FDSE                                         r  U3/seg_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.141     1.711 r  U3/seg_sel_reg[2]/Q
                         net (fo=1, routed)           0.476     2.187    seg_sel_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         1.289     3.476 r  seg_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.476    seg_sel[2]
    V17                                                               r  seg_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.476ns (76.686%)  route 0.449ns (23.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y77          FDSE                                         r  U3/seg_sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.128     1.698 r  U3/seg_sel_reg[6]/Q
                         net (fo=1, routed)           0.449     2.147    seg_sel_OBUF[6]
    V18                  OBUF (Prop_obuf_I_O)         1.348     3.495 r  seg_sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.495    seg_sel[6]
    V18                                                               r  seg_sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.432ns (73.630%)  route 0.513ns (26.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDSE                                         r  U3/seg_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.141     1.711 r  U3/seg_sel_reg[1]/Q
                         net (fo=1, routed)           0.513     2.224    seg_sel_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         1.291     3.514 r  seg_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.514    seg_sel[1]
    W17                                                               r  seg_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.445ns (74.125%)  route 0.504ns (25.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y77          FDSE                                         r  U3/seg_sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.141     1.711 r  U3/seg_sel_reg[3]/Q
                         net (fo=1, routed)           0.504     2.215    seg_sel_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         1.304     3.519 r  seg_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.519    seg_sel[3]
    AB20                                                              r  seg_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.442ns (73.088%)  route 0.531ns (26.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDSE                                         r  U3/seg_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.141     1.711 r  U3/seg_sel_reg[0]/Q
                         net (fo=1, routed)           0.531     2.242    seg_sel_OBUF[0]
    AA18                 OBUF (Prop_obuf_I_O)         1.301     3.542 r  seg_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.542    seg_sel[0]
    AA18                                                              r  seg_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.390ns (69.367%)  route 0.614ns (30.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.573    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  U3/seg_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.714 r  U3/seg_value_reg[3]/Q
                         net (fo=1, routed)           0.614     2.328    seg_value_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         1.249     3.577 r  seg_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.577    seg_value[3]
    P14                                                               r  seg_value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.408ns (70.115%)  route 0.600ns (29.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.572    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.736 r  U3/seg_value_reg[4]/Q
                         net (fo=1, routed)           0.600     2.336    seg_value_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         1.244     3.580 r  seg_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.580    seg_value[4]
    R14                                                               r  seg_value[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/start_station_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.376ns  (logic 0.697ns (29.335%)  route 1.679ns (70.665%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  U2/start_station_reg[9]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.353     0.353 r  U2/start_station_reg[9]/Q
                         net (fo=1, routed)           0.903     1.256    U2/data1[1]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.239     1.495 r  U2/seg_value[1]_i_2/O
                         net (fo=1, routed)           0.776     2.271    U2/seg_value[1]_i_2_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I4_O)        0.105     2.376 r  U2/seg_value[1]_i_1/O
                         net (fo=1, routed)           0.000     2.376    U3/D[1]
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.338     4.444    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[1]/C

Slack:                    inf
  Source:                 U2/pay_money_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.337ns  (logic 0.742ns (31.753%)  route 1.595ns (68.247%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  U2/pay_money_reg[5]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.402     0.402 r  U2/pay_money_reg[5]/Q
                         net (fo=1, routed)           0.665     1.067    U2/pay_money_reg_n_0_[5]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.235     1.302 r  U2/seg_value[5]_i_3/O
                         net (fo=1, routed)           0.930     2.232    U2/seg_value[5]_i_3_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.105     2.337 r  U2/seg_value[5]_i_1/O
                         net (fo=1, routed)           0.000     2.337    U3/D[5]
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.340     4.446    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[5]/C

Slack:                    inf
  Source:                 U2/end_station_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.107ns  (logic 0.647ns (30.701%)  route 1.460ns (69.299%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE                         0.000     0.000 r  U2/end_station_reg[4]/C
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_reg[4]/Q
                         net (fo=2, routed)           0.671     1.108    U2/end_station_reg_n_0_[4]
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.105     1.213 r  U2/seg_value[4]_i_2/O
                         net (fo=1, routed)           0.789     2.002    U2/seg_value[4]_i_2_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I4_O)        0.105     2.107 r  U2/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     2.107    U3/D[4]
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.338     4.444    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[4]/C

Slack:                    inf
  Source:                 U2/start_station_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.048ns  (logic 0.594ns (29.003%)  route 1.454ns (70.997%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  U2/start_station_reg[11]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/start_station_reg[11]/Q
                         net (fo=1, routed)           0.670     1.054    U2/data1[3]
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.105     1.159 r  U2/seg_value[3]_i_2/O
                         net (fo=1, routed)           0.785     1.943    U2/seg_value[3]_i_2_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I4_O)        0.105     2.048 r  U2/seg_value[3]_i_1/O
                         net (fo=1, routed)           0.000     2.048    U3/D[3]
    SLICE_X0Y81          FDRE                                         r  U3/seg_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.339     4.445    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  U3/seg_value_reg[3]/C

Slack:                    inf
  Source:                 U2/end_station_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.038ns  (logic 0.594ns (29.147%)  route 1.444ns (70.853%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  U2/end_station_reg[10]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_reg[10]/Q
                         net (fo=1, routed)           0.792     1.176    U2/data3[2]
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.105     1.281 r  U2/seg_value[2]_i_3/O
                         net (fo=1, routed)           0.652     1.933    U2/seg_value[2]_i_3_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.105     2.038 r  U2/seg_value[2]_i_1/O
                         net (fo=1, routed)           0.000     2.038    U3/D[2]
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.340     4.446    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[2]/C

Slack:                    inf
  Source:                 U2/start_station_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.956ns  (logic 0.647ns (33.084%)  route 1.309ns (66.916%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  U2/start_station_reg[0]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/start_station_reg[0]/Q
                         net (fo=1, routed)           0.653     1.090    U2/start_station_reg_n_0_[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.105     1.195 r  U2/seg_value[0]_i_2/O
                         net (fo=1, routed)           0.656     1.851    U2/seg_value[0]_i_2_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.105     1.956 r  U2/seg_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.956    U3/D[0]
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.340     4.446    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[0]/C

Slack:                    inf
  Source:                 U2/pay_money_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.841ns  (logic 0.739ns (40.145%)  route 1.102ns (59.855%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  U2/pay_money_reg[6]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.402     0.402 r  U2/pay_money_reg[6]/Q
                         net (fo=1, routed)           0.580     0.982    U2/pay_money_reg_n_0_[6]
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.232     1.214 r  U2/seg_value[6]_i_4/O
                         net (fo=1, routed)           0.522     1.736    U2/seg_value[6]_i_4_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.105     1.841 r  U2/seg_value[6]_i_2/O
                         net (fo=1, routed)           0.000     1.841    U3/D[6]
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.338     4.444    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/recharge_money_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.191ns (78.539%)  route 0.052ns (21.461%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  U2/recharge_money_reg[13]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/recharge_money_reg[13]/Q
                         net (fo=1, routed)           0.052     0.198    U2/data7[5]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.045     0.243 r  U2/seg_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.243    U3/D[5]
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.867     2.091    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[5]/C

Slack:                    inf
  Source:                 U2/recharge_money_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.191ns (69.231%)  route 0.085ns (30.769%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  U2/recharge_money_reg[10]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/recharge_money_reg[10]/Q
                         net (fo=1, routed)           0.085     0.231    U2/data7[2]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.045     0.276 r  U2/seg_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.276    U3/D[2]
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.867     2.091    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[2]/C

Slack:                    inf
  Source:                 U2/recharge_money_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.191ns (56.919%)  route 0.145ns (43.081%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  U2/recharge_money_reg[6]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/recharge_money_reg[6]/Q
                         net (fo=1, routed)           0.145     0.291    U2/recharge_money_reg_n_0_[6]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045     0.336 r  U2/seg_value[6]_i_2/O
                         net (fo=1, routed)           0.000     0.336    U3/D[6]
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.089    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[6]/C

Slack:                    inf
  Source:                 U2/recharge_money_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.191ns (49.537%)  route 0.195ns (50.463%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  U2/recharge_money_reg[1]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/recharge_money_reg[1]/Q
                         net (fo=1, routed)           0.195     0.341    U2/recharge_money_reg_n_0_[1]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045     0.386 r  U2/seg_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.386    U3/D[1]
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.089    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[1]/C

Slack:                    inf
  Source:                 U2/recharge_money_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.191ns (48.830%)  route 0.200ns (51.170%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  U2/recharge_money_reg[11]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/recharge_money_reg[11]/Q
                         net (fo=1, routed)           0.200     0.346    U2/data7[3]
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.045     0.391 r  U2/seg_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.391    U3/D[3]
    SLICE_X0Y81          FDRE                                         r  U3/seg_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     2.090    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  U3/seg_value_reg[3]/C

Slack:                    inf
  Source:                 U2/recharge_money_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.191ns (48.741%)  route 0.201ns (51.259%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  U2/recharge_money_reg[0]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/recharge_money_reg[0]/Q
                         net (fo=1, routed)           0.201     0.347    U2/recharge_money_reg_n_0_[0]
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.045     0.392 r  U2/seg_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.392    U3/D[0]
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.867     2.091    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  U3/seg_value_reg[0]/C

Slack:                    inf
  Source:                 U2/recharge_money_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.191ns (46.812%)  route 0.217ns (53.188%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  U2/recharge_money_reg[4]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/recharge_money_reg[4]/Q
                         net (fo=2, routed)           0.217     0.363    U2/recharge_money_reg_n_0_[4]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045     0.408 r  U2/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.408    U3/D[4]
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.089    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  U3/seg_value_reg[4]/C





