================================================================================ 
Commit: 3dce9d45b4d2b0ed5754c82fc85b0e8f29cb7af4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:52:54 2020 -0700 
-------------------------------------------------------------------------------- 
Update files for RKL 1422

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
RocketLakeFspBinPkg/Include/FirmwareVersionInfo.h
RocketLakeFspBinPkg/RocketLakeFspPcds.dsc

================================================================================ 
Commit: ab1302299e5341e167359ab6b9fcfae4d8aa5be8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:12:07 2020 -0700 
-------------------------------------------------------------------------------- 
Updated RKLS_B0 production patchID 0x0c

Hsd-es-id: N/A

Original commit date: Tue Oct 13 11:27:48 2020 -0700
Change-Id: I4420df1a9e7819ddbd4d83dfd0005942c6934a1a
Original commit hash: 5bb898efa3c914b9d34935f2db475cabbc49abd9

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 924ee027853fbf58c8ff6bfe399ed11d6b0e0f16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:12:01 2020 -0700 
-------------------------------------------------------------------------------- 
Update FSP/RC version

Hsd-es-id: N/A
[
Original commit date: Tue Oct 13 10:46:30 2020 -0700
Change-Id: Ia6b61b4b16c71b57e8195435927445a448fae89b
Original commit hash: 551cb33302afa37acae498d14ed947fff28eae3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiPkgPcd.dsc
RocketLakeFspPkg/RocketLakeFspPkg.dsc

================================================================================ 
Commit: 3a8cbaadef6d4359b60fe8ba9bfe97c8ab62197b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:11:55 2020 -0700 
-------------------------------------------------------------------------------- 
Acpi: fix regression caused on KW patch

the PctAcpiDataBase is NULL is not fatal error, restore the
origin logical to just check the PctAcpiDataBase pointer then
use it other than assert.

Hsd-es-id: 16011932000
[
Original commit date: Tue Oct 13 18:21:11 2020 +0800
Change-Id: I9aeb7b69d85288393ef4bd5fd1ac1e02ea965fef
Original commit hash: 1e0b9e13232dc140b0a834ca826f01b9ad81c3a8

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AdvancedAcpiDxe/GenSsdtLib.c

================================================================================ 
Commit: 3cd4cd13add08865d22a4983ce575a7d61fed1f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:11:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Tue Oct 13 05:20:26 2020 -0700
Change-Id: I18b00ed7b88fb2809a459075305a3402cc904ccf
Original commit hash: ba4d9392569e3296d1a8cdae27d7723a8c835668

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f80744034fa62f3c909526b3c11aac4b495bea50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:11:39 2020 -0700 
-------------------------------------------------------------------------------- 
Fix KW failures from v1404

Port KW fixes from TGL/ADL

Hsd-es-id: N/A
[
Original commit date: Fri Oct 2 16:05:43 2020 -0700
Change-Id: Ib937149cb074382be6521cc7cba7cc9be745eb7b
Original commit hash: 7de4de6cf6ce845ed5e11fe472fa708bbf0d7678

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
RocketLakeBoardPkg/Acpi/AdvancedAcpiDxe/GenSsdtLib.c

================================================================================ 
Commit: 8d81eae7a33f995fb74fa3f6b9d6b9d85ad2f2a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:11:32 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 12 16:37:27 2020 +0000
Original commit date: Mon Oct 12 16:37:27 2020 +0000
Original commit hash: 9f002092b3ac56e0aa2ab20a518ef2cabd4b8a08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 901aaf14156aebf7170b77e385a7c3004cf44193 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:11:24 2020 -0700 
-------------------------------------------------------------------------------- 
[RKLS][MRC] Enable Turn around training in MRC for 1R1R

Description:
- Changes in MRC for enable Turn around training, will run only in 1R1R mode.
  This is current set of changes (phase I), more changes are expected in follow up release
  Result shows better performance:
  RD2RD_DD (0xC  -> 0x8)
  RD2RD_DD (0xA  -> 0x8)
  RD2RD_DD (0x8  -> 0x6)
  RD2RD_DD (0x10 -> 0xC)
- Change default values for RDEQ, RDAPT and WRDSEQT to enable in BIOS setup option.

Hsd-es-id: NA
Original commit date: Fri Oct 9 15:04:06 2020 -0700
Change-Id: I92a638e578d30251610f1a3e23034d6c596f592a
Original commit hash: 87eca79eb6323fab5d03282f47e809775a6f77d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MEMORY/MrcSetup.c
RocketLakeBoardPkg/RocketLakeSBoards/Include/RocketLakeSBoardConfigPatchTable.h
RocketLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: b0bca991c8f5311eadbc2b64f1ba2b4cc69dd220 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:11:14 2020 -0700 
-------------------------------------------------------------------------------- 
RKL [RKL-PCH] New RKL Platform VR file.

Updated VCCSA for 8+1 and 6+1 sku

Hsd-es-id: 16011794964
[
Original commit date: Fri Oct 9 16:12:08 2020 +0530
Change-Id: I0255eb22a7ad262278da62967cecde16a77dd761
Original commit hash: bebad240feebaa5618ae6bfa315234eba933b375

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 2e5864f2e82083f0f528e86e22f1d7c1627bf46f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:11:07 2020 -0700 
-------------------------------------------------------------------------------- 
Updated CML Q0 ucode to 0xE2

Hsd-es-id: NA

Original commit date: Fri Oct 9 16:00:32 2020 -0700
Change-Id: I44df789f3b458f9c046ae466fda24af434b0642a
Original commit hash: 9b35de6774094ffeef33af27cc83c9e06f519d0a

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 6aba0cb3b7e3cd6746cbbfeec193ecf2197adbb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:11:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Mon Oct 12 02:45:23 2020 -0700
Change-Id: If47a739be4eb8b1b7ef1868975343a2a4c877183
Original commit hash: dc7c8a9bf90b3895ee9a51c4da70f5e217133f45

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 678a3d41c8f4729747bd304b741d2dd8c039ab47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:10:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Sun Oct 11 01:08:25 2020 -0700
Change-Id: Ia3702c9e87017a6c1c3f25dfba99f35378a56fbe
Original commit hash: ccb280074b38a4e25769ef5b0bb145c3706e9729

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 27fcd45fdd99438c419df21372eceb28f676aea9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:10:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Sat Oct 10 04:41:39 2020 -0700
Change-Id: I48a079f221b933bb82ac3e89faf9d21c91c941ae
Original commit hash: 9334baa94f30ae606409600780d4a5a84f330f91

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 11b5a0df14e57cb9f726e10a366f14ea96b0cc11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:10:41 2020 -0700 
-------------------------------------------------------------------------------- 
Fix some check about boundary and NULL pointer.

1. correct the logical in DxeHdaNhltLib.c for the false alarm
2. check the TargetPatchItem->ConfigPatchTable in DxeBoardConfigLib.c
3. check the MicrocodeFmpPrivate->VersionInfo in MicrocodeUpdate.c
4. check the PchSetup in MicrocodeUpdate.c
5. check the FspMultiPhaseParams in FspWrapperHobProcessLib.c
6. check the CycleRouterNum in PeiPchPolicyUpdate.c
7. check the PmcCrashLog and remove the AllocateZeroPool to fix the
memory leak in PlatformInitAdvancedPostMem.c
8. check the ITbtPolicy in TbtPolicyInitDxe.c

Hsd-es-id: 22011138786
[
Original commit date: Mon Jul 20 11:09:48 2020 +0800
Change-Id: I0d003d6f22d8840391a901064ace3b2b661e7bea
Original commit hash: 0dd7d7f3124e7b0809a68cde488bf3bf964a82a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/Library/DxeHdaNhltLib/DxeHdaNhltLib.c
RocketLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
RocketLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c

================================================================================ 
Commit: 2285ccb94742ebba501a2ba3afaa9259d49804bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:10:37 2020 -0700 
-------------------------------------------------------------------------------- 
* Fix External_FSP_Binary_GCC build failure

-Enlarge FSP-M size for FSP GCC build.

Hsd-es-id:16011639327
Original commit date: Thu Sep 24 16:38:41 2020 +0800
Change-Id: Ib577d22fdaecb0e16f9d5a574ac35498f93a04d3
Original commit hash: 1ecade30c68945d6f89fca8db282333e3c704359

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeFspPkg/RocketLakeFspPkg.fdf

================================================================================ 
Commit: c23fcc63215ee040102ed3245ce1b4978fbbca30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:10:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Fri Oct 9 01:46:54 2020 -0700
Change-Id: I9e0a5aea6ce711851b372ea49d0f22a2f220975b
Original commit hash: 6b72b85f749451d9eb3b1ffbca53861b74f490d2

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fee81ae162aee897c92aeaa10d0641999bab45ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:10:24 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 8 21:56:16 2020 +0000
Original commit date: Thu Oct 8 21:56:16 2020 +0000
Original commit hash: 88cac17e286d22d313676e15ac5b6103c7bd7ecb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d19dc52eac0e9cb3108063b96e1dcfe425b03aae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:10:20 2020 -0700 
-------------------------------------------------------------------------------- 
[RKLS] Add BIOS Menu option (or Policy) to enable PCIE Link Tuning Support on customer platforms

Impacted Platforms: RKL

Hsd-es-id: 14012517472
[
Original commit date: Thu Sep 17 11:59:26 2020 +0530
Change-Id: I4c9f41e753181b422bf2820a504498bbfa916697
Original commit hash: dfd9f17f471e0b6e61c806eb8682426f6cbcd805

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.inf
RocketLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
RocketLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: aaf228271b21931d50226c88cef2752d72e78fea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:10:16 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] Removing unnecessarily executible files from MiniBIOS

Hsd-es-id: N/A
[
Original commit date: Thu Oct 8 14:38:12 2020 +0300
Change-Id: I2f28a866a4f8990d57adfa87d74ad2fc10f30230
Original commit hash: e0b29679f4f40402330211f337d96ceb79513b49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/SRC16/CpuRc16.mak

================================================================================ 
Commit: d6b6b9e5160ea3818a611880bca0421e530ec264 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:10:13 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 8 21:22:42 2020 +0000
Original commit date: Thu Oct 8 21:22:42 2020 +0000
Original commit hash: 0e0e35784789d5f7a86d8cacc29615d8b5adf5de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbb71e85cdb6519f4d5da035049037a21fd21433 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:10:09 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] Updating CLTM registers definitions in MRC

Compiling MRC with UP_SERVER_FLAG was failing due to wrong registers definitions.
This change updates the registers definitions to the correct ones.

Hsd-es-id: N/A
[
Original commit date: Mon Sep 21 21:21:53 2020 +0300
Change-Id: Ibe3165b9252b50bf8a89a3af17d463553dc81e68
Original commit hash: 5d05621b1ccf75b3054d8faf920bc209331608d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModesUpServer.c

================================================================================ 
Commit: 2c5f10bbb58e3d28135adf8caed24798696025b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:10:04 2020 -0700 
-------------------------------------------------------------------------------- 
MeExtMeasurement:[RKL] CSME Configuration Event Bit changes according to the updated FAS

Changed CSME Configuration Event related bits and did necessary code

Original commit date: Thu Oct 8 13:59:12 2020 +0530
Change-Id: Icf1c5dfcc3589306a5faecb76da2c90e3364ae64
Original commit hash: ae06a00e4f0f0e70043c0928f377b3b98977da9f

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
RocketLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.h
RocketLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: f065457fb4c936c18672ee2c93b80bb8f6abc5a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:09:59 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pcie: Disable CLKREQ mapping for disabled root port

When root port is disabled BIOS needs to unmap the CLKREQ in case there
is a device connected which drives the CLKREQ low which will cause the
clock to continue running and block low power states.

Hsd-es-id: 1507738327
Original commit date: Mon Sep 28 13:01:12 2020 +0200
Change-Id: I9c205d02a0d23755aa4ad1b9e4ed7790182c5bbd
Original commit hash: 32b63b94f68b6c719c633e4de810e16fc609d20e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: f10651163405a5ea37bafd9b625118a29fcc5316 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:09:54 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Updating Hot Plug help text for RKL CPU

Hsd-es-id: 16011445947
[
Original commit date: Tue Oct 6 11:14:46 2020 +0530
Change-Id: Ia3fd62c7572c4cd150378490fba67ae900eb9bcd
Original commit hash: cf89402a27ee7c488a83e7aeca311c7b2daf3859

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
RocketLakeFspPkg/Upd/FspsUpd.dsc
RocketLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr

================================================================================ 
Commit: dceed7bbe8fa383101cc62281b2cde3e0b8f49c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:09:48 2020 -0700 
-------------------------------------------------------------------------------- 
CNV: Fix EDK build error

Fix EDK build error.

Hsd-es-id: N/A
[
Original commit date: Thu Oct 8 17:33:05 2020 +0530
Change-Id: Ifa34b005c9218b1dc41113d7ae620453cec8409d
Original commit hash: 478d0e0f6323b7ee04e83cea9b9c72567f3a59e6

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf

================================================================================ 
Commit: bad19724a3068c0339580ba583bfc18869584a7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:09:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Thu Oct 8 05:43:29 2020 -0700
Change-Id: I2c3bfe7933ff6332bd70b4ef5b3a98a63839771d
Original commit hash: 8dea735e37d5e6e7409d578aa8529358338cc8ca

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f3bd48932dfddd641ffbcae86e33bf2619ee8f20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:09:39 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg/RocketLakePlatSamplePkg: Remove Non-POR feature (VTIO) from Client BIOS

[Impacted_Platforms]: All RKL Platforms

Hsd-es-id: 22011453585
[
Original commit date: Mon Oct 5 09:30:34 2020 -0700
Change-Id: I56cbda82f7a80ec0db433f98c40d1822cbdd9567
Original commit hash: c4b456f342a4dd7c01d380d903b4f00e403a9f87

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
RocketLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
RocketLakeBoardPkg/BoardPkg.dsc
RocketLakeBoardPkg/BoardPkg.fdf
RocketLakeBoardPkg/BoardPkgConfig.dsc
RocketLakeBoardPkg/BoardPkgConfigDefault.dsc
RocketLakeBoardPkg/Include/PlatformNvsAreaDef.h
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/PlatformPkg.dec
RocketLakePlatSamplePkg/Setup/PlatformSetup.c
RocketLakePlatSamplePkg/Setup/PlatformSetup.hfr
RocketLakePlatSamplePkg/Setup/PlatformSetup.uni
RocketLakePlatSamplePkg/Setup/SetupCallbackExList.h
RocketLakePlatSamplePkg/Setup/SetupId.h
RocketLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
RocketLakePlatSamplePkg/Vtio/Dxe/VtioDxe.h
RocketLakePlatSamplePkg/Vtio/Dxe/VtioDxe.inf

================================================================================ 
Commit: 8e530bce6e77ad22f95d9ff43e0753690460a9aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:09:32 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SerialIo/Uart: PCH Serial IO UART have no message

Issue: UART checks for hidden mode were done through SPARE register
       This soulution did not work for desktop based products.
Solution: Restore previous method of checking Hidden mode through GPPRVRW7

[
Hsd-es-id: 1508379802
Original commit date: Wed Sep 30 16:42:14 2020 -0700
Change-Id: I4c4fba883716f1610657cec52dc6c924c980785e
Original commit hash: 548c4bee98238d086280b7d645cfb58ab33b6491

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SerialIoUartRegs.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: f6599702924b9bfe915f266f7599ff83bcecca37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:09:26 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Added SECTION UI name for all PPAM binaries to help BIOS Plugin Tool

Added SECTION UI name for all PPAM binaries in FDF file
to help BIOS Plugin Tool functionality.

Hsd-es-id: 16011889106
[
Original commit date: Tue Oct 6 19:51:29 2020 +0530
Change-Id: Ie934d0f3c354fcb6320fc52725bc676599596b4b
Original commit hash: 8109d1c6555d3cefadcc2f1a6b3650dbd907788c

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e4bfbe28de667f7271dcda94f881d4deb5127d89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:09:20 2020 -0700 
-------------------------------------------------------------------------------- 
DGR:[RKL] Changed BIOS code to use Inclusive Language

Changed BIOS code to use Inclusive Language for DGR.
The terms Blacklist and Whitelist are changed to Deniedlist
and Allowedlist respectively.

Hsd-es-id: 16011889846
[
Original commit date: Wed Oct 7 00:19:07 2020 +0530
Change-Id: I9c23e6cea6b604386eb0c0948890bcc13bd2d6c5
Original commit hash: e4434b4a13f78e6926ecf771c096bcf3abc53775

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
RocketLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
RocketLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h

================================================================================ 
Commit: ea3a8bfae583cbe02f0ebfdee9d554cea6218703 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:09:13 2020 -0700 
-------------------------------------------------------------------------------- 
DGR:[RKL] Added Post code for SMM user mode exception handler

Added Post code for SMM user mode exception handler.

Hsd-es-id: 16011889149
[
Original commit date: Tue Oct 6 17:54:48 2020 +0530
Change-Id: I9000b69533331aa7414f928aa88f49d5f332be4d
Original commit hash: eed18176a800f51215ee5e2b5ca5b3f92172b526

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: 0a959b4425cba5c0ab2715b8de06759afe20e377 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:09:08 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL/ME] Support RPMC Status API and reference code

Resolution: Add RPMC Status API.
Impacted: All RKL projects.

Original commit date: Tue Sep 29 14:32:05 2020 +0800
Change-Id: I30331dd4efcc75b1dbc12df91cde03fe8da939e7
Original commit hash: 88a4a6785b79b18eb4b31fcf5a6daa814fab111e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: 6273040dfee4a4ce3869fb360cadd4c789d19d7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:09:03 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] BIOS to change the CNV_MFUART_2_TXD pin configuration

Change GPP_J7 to GPI when CNVi is not present.

Hsd-es-id: 14012447886
Original commit date: Mon Sep 14 11:35:59 2020 +0800
Change-Id: I5d1e2e6b21e37ea6102ec40c551bfd33b952f045
Original commit hash: 41d95916d39eff95def257b7980d15ae72b438d5

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.dec
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/GpioTableRklSPostMem.h
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: 2c40e9324486fa249e1db965d088fd10622104f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:08:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Wed Oct 7 04:25:52 2020 -0700
Change-Id: I1d6680990cc678fdc3869b801039fecc895631a7
Original commit hash: 545eef011c7119246abc76d0d6c586b805605175

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 514fa0d4dca0ff45dbe2f182b5a359b84c2e4821 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:08:52 2020 -0700 
-------------------------------------------------------------------------------- 
[Tool/BpmGen] Add latest version of BpmGen2 tool

Hsd-es-id: 14012289756
[
Original commit date: Fri Sep 25 22:25:11 2020 -0700
Change-Id: I88c4deb23cea8fc8301086d140521635e95455f5
Original commit hash: 926b86c53f937c39d218fc60a0402c1feada412c

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Tools/BpmGen2/BpmGen2 User Guide.pdf
RocketLakePlatSamplePkg/Tools/BpmGen2/BpmGen2.exe
RocketLakePlatSamplePkg/Tools/BpmGen2/BpmGen2GUI User Guide.pdf
RocketLakePlatSamplePkg/Tools/BpmGen2/ippcp.dll
RocketLakePlatSamplePkg/Tools/BpmGen2/ippcpg9.dll
RocketLakePlatSamplePkg/Tools/BpmGen2/ippcph9.dll
RocketLakePlatSamplePkg/Tools/BpmGen2/ippcpp8.dll
RocketLakePlatSamplePkg/Tools/BpmGen2/ippcps8.dll
RocketLakePlatSamplePkg/Tools/BpmGen2/ippcpw7.dll

================================================================================ 
Commit: bbdb74b9380a8cdc0c507891a28fa192e13525b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:08:46 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Power Loss Notification (PLN) feature for SSD

sync solution from TGL

Hsd-es-id: 1508294864
[
Original commit date: Mon Sep 14 17:21:10 2020 +0800
Change-Id: Icc77be9e14cc68a693c05bc89d780a3fd673b83c
Original commit hash: 76424e933528df0be3744a027ef975fc98138cb3

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.dec
RocketLakeBoardPkg/BoardPkg.dsc
RocketLakeBoardPkg/BoardPkg.fdf
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
RocketLakePlatSamplePkg/Features/Nvme/PowerLossNotifyDxe/PowerLossNotify.c
RocketLakePlatSamplePkg/Features/Nvme/PowerLossNotifyDxe/PowerLossNotify.h
RocketLakePlatSamplePkg/Features/Nvme/PowerLossNotifyDxe/PowerLossNotifyDxe.inf
RocketLakePlatSamplePkg/Include/Library/EcCommands.h
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Setup/PlatformSetup.hfr
RocketLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: bfd602ea43158f1ca56cd85d73861bd97b7351a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:08:39 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakePlatSamplePkg: [RKL] SA PCIe Speed value can not be changed in setup menu

Resolution: When we plug graphic card in PEG and change PCIe Speed of corresponding port.
            Then dump PCI, we can find that is no work of this change.
            The Issue only observed on External Build BIOS.

Hsd-es-id: 1508392718
Original commit date: Wed Sep 30 16:37:43 2020 +0800
Change-Id: I388e882de7dfe9df2a47cfa584b46a7bac1b8ede
Original commit hash: 3a4698249e9c844c252578523215e08500868207

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: b4f5d674b56650b8591ce5761218caa9d40d83d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:08:32 2020 -0700 
-------------------------------------------------------------------------------- 
[RKLS] Default IotgPllSscEn does not match RVP FSP default

Hsd-es-id: 22011378541
[
Original commit date: Tue Sep 8 11:38:18 2020 +0530
Change-Id: Ia5b588f77028ca4dfdafd82e416713b76b42fd4f
Original commit hash: 39f6c0ab470bad911e8eae90f4532574e0f22a32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
RocketLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
RocketLakeFspPkg/Upd/FspmUpd.dsc
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
RocketLakePlatSamplePkg/Setup/PchSetup.hfr
RocketLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 6dbfe6d18e615b5e536701234dc62b32881ce9c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:08:21 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL][ DMI] BIOS to implement CPU DMI register based on latest BWG 1.3

Hsd-es-id: 16011795064
[
Original commit date: Fri Aug 28 18:49:28 2020 +0530
Change-Id: If47fd2d2a90c9af0ea303d34b148f7274f8d1a6e
Original commit hash: 1bd6812ebbd43be52cde65a48f34f317cf91e79e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 1c825fd126119936adee65064f0058c5d0484bf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:08:15 2020 -0700 
-------------------------------------------------------------------------------- 
FspPkg/BuildFv.sh: fix the FSP GCC build stuck at post code 0C09

1. the official GCC5 compiler is GCC5.5, it's hard to get the GCC5.4
from the mainstream ubuntu market, add the GCC5.5 support.
2. the GCC build script miss copy the RocketLakeFspPcds.dsc to
fsp bin package, while it's done in BuildFv.cmd. The root cause is after
upgrade the EDK upstream, one patch add the PcdSevEsIsEnabled PCD token,
which cuase the system be stucked loop in GetSizeTableIndex(), as the
the input parameter LocalTokenNumberTableIdx is a very big number.

Hsd-es-id: 1508393268
[
Original commit date: Sun Oct 4 23:15:08 2020 +0800
Change-Id: Ia9317c52bdf52b5eeb69d898e68deac326fb1944
Original commit hash: 77172f54224c0ef68ac8e936961d8727966b0ab1

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 7720de3a26f7310b0e893cead33e2f96d220c5bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:08:11 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Support for WiFi Time Average SAR (WTAS)

Added the new setup option for Blocked List Entries

Hsd-es-id: 16011557844
[
Original commit date: Mon Oct 5 13:01:29 2020 +0530
Change-Id: I33f5ce8c772e9bba5687d6c0b2de64c073349d14
Original commit hash: db997df86ccecf5a1760c160742eba2878a5e3d9

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
RocketLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
RocketLakeBoardPkg/Include/PlatformNvsAreaDef.h
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
RocketLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
RocketLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 646cf7f29f7c58f085779c585b08bdc7dc1c0f8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:08:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Tue Oct 6 01:38:17 2020 -0700
Change-Id: I77133c069875b3971d89298dec1ed5e921a8acc1
Original commit hash: de4acd765d75992aa6952e4f8cefcbf0636eb6b7

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 386ade152846f3214234636e41eb79c1804c9fc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:07:59 2020 -0700 
-------------------------------------------------------------------------------- 
[CML-S+TGP-H]:Expected strings are missing from MRC Training debug log

Enable SA GV for CML MRC

Hsd-es-id: 16011730502
[
Original commit date: Fri Sep 11 13:59:28 2020 -0700
Change-Id: I91589e702a29c803ee9210bbb88b41958f6a1937
Original commit hash: c834a11702283a6bba3c779afc0cd1ce4d779a67

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 0fe513b627ec8a0bede57a79c476c19dfbea5f16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:07:54 2020 -0700 
-------------------------------------------------------------------------------- 
[RKLS] Addressing gaps in Cpu Pcie Flow.

Addressing the gaps in cpu pcie flow and
providing setup options to print the cpu pcie root ports config dump.

Hsd-es-id: 16011613336
Original commit date: Tue Aug 25 13:06:14 2020 +0530
Change-Id: I5111e6546743600b97b8bf4e2e77dc4fa585b0e5
Original commit hash: 38300a752c02302eb1fa4fde62c95922f3fe9073

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieInitCommon.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 9a61d996f6fb3a31e7a75dbd15b11a470c949d37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:07:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Mon Oct 5 01:58:33 2020 -0700
Change-Id: Ief6b5c5e37db4195f6e74610c67f7e9426d8bc34
Original commit hash: 5d9553fe2df9c6b8bff167175bbc0bfdecfe8400

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a20a1f7912195e3ec8f5c839aab108dae526c210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:07:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Sun Oct 4 02:53:09 2020 -0700
Change-Id: Idb477310b3201c1f7f5f40b7a526ba7af2ef1ca9
Original commit hash: 32e6d0f8673a2ee2907937570c83e0e005419e6e

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 19c22506c1a2efbb7df21cd8ae4db34525880062 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:07:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Sat Oct 3 04:29:10 2020 -0700
Change-Id: Iaf1a7a5c88cd6e90984e91a875c4be57ef9965c0
Original commit hash: 9591e1972714416c66f007105de6f2e6c7e7021c

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 499f7e84cc000de4dca97cb5030934de23ce548f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:07:38 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] Enable PCH SATA Controller Alternate ID for RAID Premium Mode as Default

Hsd-es-id: 14012019813
[
Original commit date: Wed Jul 15 14:37:42 2020 -0700
Change-Id: Ibc1e2bc5b6a60e3a4852dc56ed27e6d8fde9f40a
Original commit hash: 630264e569f1f1239a76801d3d5591d693ccf614

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeFspPkg/Upd/FspsUpd.dsc
RocketLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 1bbfba09684fedafd29e2151d315fe9dd4bc3b7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:07:33 2020 -0700 
-------------------------------------------------------------------------------- 
MeExtMeasurement: [RKL] Extend CSME Measurement when CSME FW is disabled

Extend CSME Measurement to TPM PCR 0 when CSME FW

Original commit date: Tue Aug 11 21:00:09 2020 +0530
Change-Id: I5691bb20b00a76b586b849fb2392634dc877d872
Original commit hash: 16f38031017261f0749fab9d80ccd0ce75d732f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
RocketLakePlatSamplePkg/Features/Me/Include/MeDisabledEventHob.h
RocketLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
RocketLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.h
RocketLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.inf
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
RocketLakePlatSamplePkg/PlatformPkg.dec
RocketLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: b264264417566985ea76d259fb89519d6c37273f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:07:27 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Support for WiFi Time Average SAR (WTAS)

Added new ACPI table WTAS and enabled setup options.

Hsd-es-id: 16011557844

[
Original commit date: Sun Sep 6 01:49:58 2020 +0530
Change-Id: Ibaffe209550d3cb577734d34d1d929515f5655a5
Original commit hash: 1158be5584b26603c3d5d7a911f2a25c929b60ba

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
RocketLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
RocketLakeBoardPkg/Include/PlatformNvsAreaDef.h
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
RocketLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
RocketLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 507faf6f8b572123b593d930124f218ece9a1bcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:07:20 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Gpio: Handle server GpioGlobalReset correctly

Previous change that allowed servers to set GpioGlobalReset(PadRstCfg =
0x3) introduced a regression on client projects which made the register
value to enum mapping function return incorrect reset value. This change
restores original implementation of the mapping function and introduces
new reset type GpioGlobalReset to handle server projects.

Hsd-es-id: 1508357100
Original commit date: Thu Sep 17 11:48:05 2020 +0200
Change-Id: I14399ad23592833890511f28ecb8373f7c9ea272
Original commit hash: 26d2300aa7e42b23017444d7bfcface9440aef24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioConfig.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c

================================================================================ 
Commit: 4fc8369702a4fe2d63a30d6534dcc51471f7cdc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:07:16 2020 -0700 
-------------------------------------------------------------------------------- 
[RKLS] Removing @todo which got addressed/implemented

Hsd-es-id: 16011711558
Original commit date: Thu Sep 3 10:35:41 2020 +0530
Change-Id: I70592058ac8d48be37094055ea4630eea4be768f
Original commit hash: 94019c1fff311e3a0c7f13dfe3b07063ce7703a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiPcieInitLib/PcieTrainingPhase3.c
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/CpuPcieInitCommon.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 6f7fa464b3311b8a0227dddbc2e1d1af3f81e234 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:07:11 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S][TGP-H] Only 16 threads in Windows Task Manager with i9-10900K (10C20T)

- Resolved RKL C1S somewhere harding to limit processor number 16
- Supports CML S102 up to 20

[
Hsd-es-id: 1508386258
Original commit date: Tue Sep 29 04:55:35 2020 -0700
Change-Id: I9c7e370ee956702b0714c654a9f53172d64edd09
Original commit hash: c1dcc3c3f0b7854658808724a61d99bb957ab7aa

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.act
RocketLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.h
RocketLakeBoardPkg/BoardPkgPcd.dsc
RocketLakeFspBinPkg/RocketLakeFspPcds.dsc
RocketLakeFspPkg/RocketLakeFspPcds.dsc
RocketLakeOpenBoardPkg/RocketLakeSimics/OpenBoardPkgPcd.dsc

================================================================================ 
Commit: 97b856afcd3a77e16c06d660d2fecd8ba02089cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:07:07 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakePlatSamplePkg/CapsuleUpdate: CSME Code NIST Resiliency - Rollback Recovery not getting triggered while booting back with corrupted RBE region

ME Capsule is not backed up after a successful ME Capsule update.
The algorithm to search ME Capsule need update:

EFI_FIRMWARE_MANAGEMENT_CAPSULE_IMAGE_HEADER is updated to version 3 in EDK2.
Current implementation doesn't support it, so that the image header size is
wrong. Add version check before calculating the image header size.
(Refer to: 8dcaa87b77e5e9faf8d61ba0c881fafc3af01a36)

Hsd-es-id: 16011808743
[
Original commit date: Wed Sep 30 06:41:57 2020 +0800
Change-Id: I807d7925478820e79216a8a017a2cec518ff039c
Original commit hash: 4da186da97bc71aaa35112c32a74bc3a4ad2bd91

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: 3e68ef8a406a5ebcf6fba7191e08f75393977c2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:07:02 2020 -0700 
-------------------------------------------------------------------------------- 
Add BIOS knob to enable/disable "Core ratio above 85 extension mode".

Based on this knob, BIOS will set/reset FULL_RANGE_MULTIPLIER_UNLOCK bit in OC persistent overrides data.
BIOS need to use PCODE BIOS Mailbox interface to set above bit.

Hsd-es-id: 14012548195
[
Original commit date: Tue Aug 25 16:08:05 2020 -0700
Change-Id: I9de1807c51c4511743f522cf3a2d82dc06f2bfe2
Original commit hash: 1f360683addfb9bb457477452925338c9768ba7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Fru/RklCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
RocketLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
RocketLakeFspPkg/Upd/FspmUpd.dsc
RocketLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockLib.c
RocketLakePlatSamplePkg/Include/OcSetupVariable.h
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
RocketLakePlatSamplePkg/Setup/OverClockSetup.hfr
RocketLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 511b978ba8ae75735025ea0c7d4db7dd11dcc000 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:06:56 2020 -0700 
-------------------------------------------------------------------------------- 
[RCR] RKL_S: Enable pcie root port PEP constraint configurability

1) The setup option for Storage,WLAN,LAN,GFX on PCH/PEG PCIE will add
   capability to modify PEP constraints
    No Constraint - Disabled
    D0F1 -D0F1 constraint
    D3 - D3 constraint
2) Add "other PCIE devices" option with same set of constraints for Devices
   which does not come under any of the Device type class
3) The constraint on EndPoint Devices on Root port need to be removed and
   only Root Port need to have constraint

Hsd-es-id: 22011206771
[
Original commit date: Fri Sep 18 22:27:43 2020 +0800
Change-Id: I17d3c885b7dd5bbd2fa8d2bbc30f44cbc76867d9
Original commit hash: c070f508ede623c1bac6a99e59c9fe4bb1ec2edc

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
RocketLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
RocketLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieEndpoint.asl
RocketLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Setup/AcpiSetup.hfr
RocketLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: bee47e55f39e2fb6214ed15a6c32d9f2314c6ecc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:06:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Fri Oct 2 02:45:32 2020 -0700
Change-Id: Ic46338a6245ace9b2ec1194dc8ce79b0cc81d6ba
Original commit hash: 90947fbc5dbb0c078127b29a6d3878d7b3c4e239

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b1163dd3cdc955eef3535f8ac8f9cb6aa9ecdcbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:06:45 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakePlatSamplePkg: [RKL] Expression cond() in CpuSetup have the incorrect setup default

Resolution:  CPU_SETUP.EpocFclkFreq use invalid conditional statements in the default value assignments.
             Because PlatformFlavor are not known until runtime, so any usage of EpocFclkFreq during BIOS boot will have the incorrect setup default.
             Remove existing .hfr cond() logic to ensure correct value are used.

Hsd-es-id: 1508305577
Original commit date: Tue Sep 1 18:06:13 2020 +0800
Change-Id: I544ea65eede3e94a5d6cd238728e376c730607eb
Original commit hash: 2e7949601615a5a0e6265865b0b8d83dd1248257

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
RocketLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: a4348257bfe206ac2217334f36a05b1d8bc62387 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:06:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Thu Oct 1 03:39:18 2020 -0700
Change-Id: I85185a3eff90738be1265398ae8ee7b716e50657
Original commit hash: ef6023aaaed1c9569211c28b70f10a57d0def355

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 949475cbdd5bf2792f3f1be377c45794e5d49426 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:06:36 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S+TGP-H] : Junk value observed on reading MMIO address FEDA0DD8/FEDA0B34/ in RW everything tool Part2

Putting ASPM setting back which is conrolling DMI ASPM capability

Hsd-es-id: 16011675413
Original commit date: Wed Sep 30 21:46:51 2020 +0530
Change-Id: I8ab9aebe8d037c0d349c236390ec2629c3edda1a
Original commit hash: 22a13759c9b9911141a8b1a23e7433c815390d18

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 9ae3ea9e1a8ec20fba560b2ea59c549e4fdd3f49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:06:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Wed Sep 30 04:21:11 2020 -0700
Change-Id: Ib202c1ca6737c033a43767d8d91e66ea73bc444a
Original commit hash: 93da80ec215c0004395153c113d8d9b88e7958f2

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 56a6af17176447d38125bee00057bee9c09f884f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:06:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Tue Sep 29 11:27:19 2020 -0700
Change-Id: I0c21e888ed5e4acccb4c11a5aa9c7727aafa1bd8
Original commit hash: d5d8e85d0f9b3d4a48604fcd35db1b04d568a027

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 828b6daba79c6bce70126110fa1db2fc88ed0576 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:06:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update RKLS_B0 production patchID to 0x0A

Hsd-es-id: N/A

Original commit date: Tue Sep 29 10:40:49 2020 -0700
Change-Id: Ic1bf0dea1a4cac6e47dccce250df38bc2f334655
Original commit hash: 1fdef48443ce443ea3209da43ae47a8cfa696c21

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: bab055797ab8f233503f6e8dfd76b8ae03b44aad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:06:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update FSP/RC version

Hsd-es-id: N/A
[
Original commit date: Tue Sep 29 09:52:16 2020 -0700
Change-Id: I573ce8bc846b912f7d846685660b367827e85b69
Original commit hash: 91a5cd81bc3f959d50485abf1fe706ec6cd15eb1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiPkgPcd.dsc
RocketLakeFspPkg/RocketLakeFspPkg.dsc

================================================================================ 
Commit: 366c2554427d72e7f2d77fef4edfe59cce25719f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:06:15 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S][Native][RKLS+TGPH][xcomp1][CMLS+TGPH][Automation] :"Unknown Device"  yellow bang is observed with  BIOS  RocketLake_Daily1394_00_359

Hsd-es-id: 16011826556
[
Original commit date: Tue Sep 29 09:39:22 2020 +0800
Change-Id: I685411eac2604424159945766d1c6fe68152168a
Original commit hash: 6e578171cf29437a95706e812729b88d34d00c1e

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/RocketLakeSBoards/Include/RocketLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: a10321cbbd40cd1982a34c6f4044047931251e9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:06:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TGPH] Request BIOS to add support for Visa replay

Request from debuggers to add support for Visa replay upon waking up from Sx or warm/cold reset, to facilitate debug work.
Add a knob, which, if turned ON by user, BIOS will skip programming PAD_CFG_DW0 for GPIO pins 0-17.
The intention is to leave it to Visa script to program them.
Enhancement above to be applied during (a) cold boot, and (b) S3 resume.

Hsd-es-id: 1508183944
[
Original commit date: Tue Sep 15 17:33:24 2020 -0700
Change-Id: I62c6477527e21a11cc62e1c270c6099649260790
Original commit hash: 0f5f0a3f799caba3f6590d0fa213178ff6464f8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioInit.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/PeiDxeSmmGpioLib.inf
RocketLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: 14292473f9983f0dbf2d09aafe55e1092075faec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:06:03 2020 -0700 
-------------------------------------------------------------------------------- 
[RKLS] Providing build support when PcdCpuPcieEnable is set to FALSE

Hsd-es-id: 16011584449
Original commit date: Tue Aug 11 16:02:38 2020 +0530
Change-Id: I6816dbac2dd151a7dc7bc1c153b2b8877b3d54a7
Original commit hash: 7ae7c4969f1f557e0f9863bb43493a724e1a8733

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiPcieInitLibNull/LowLevel/PcieInitLowLevelNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiPcieInitLibNull/LowLevel/PcieLowLevelNull.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiPcieInitLibNull/LowLevel/PcieTrainingLinkRecoveryNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiPcieInitLibNull/PcieTrainingPhase3Null.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiPcieInitLibNull/PeiPcieInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiPcieInitLibNull/PeiPcieInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiSaPcieDmiLibNull/PeiSaPcieDmiLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiSaPcieDmiLibNull/PeiSaPcieDmiLibNull.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMemCml.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMemFspCml.inf
RocketLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
RocketLakeFspPkg/RocketLakeFspPkg.dsc
RocketLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
RocketLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
RocketLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 9b32fb820f2fc6ff925009b8f92da160b910ce59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:05:57 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL][PORT FROM ADL] Change request to BIOS - Skip PCIe option ROM policy

Ported from Change-Id I89f770183a244b2e6b3203f8f3ef53a36a22fdd8

Hsd-es-id: 22011455536
[
Original commit date: Thu Sep 24 15:53:44 2020 +0800
Change-Id: Ia0972e982fc32dd2f2cc3be541eac20a7f02a7f0
Original commit hash: 64aaeb1184f7c96a707f18d9e506c43ba50f50f8

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Setup/TbtSetup.c
RocketLakePlatSamplePkg/Setup/TbtSetup.hfr
RocketLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 76a67c22804d986e12674ffad3748f85376f63d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:05:50 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLake: Remove XComp feature PCD and use Resiliency feature instead

RKL native bios build with no CML XComp support is not needed for all RKL
platforms except for Resiliency image. So remove this pcd and use Resiliency
feature PCD instead.

Hsd-es-id: 1508349417
Original commit date: Fri Sep 18 13:15:58 2020 +0800
Change-Id: I2264301616d3d7c798cfa99a96206396ca10b10c
Original commit hash: 7f53b3839e6dd221672bc05041c38d594fda187e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.inf
ClientOneSiliconPkg/Fru/RklCpu/Pei.dsc
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPei.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
RocketLakeBoardPkg/BiosInfo/BiosInfo.inf
RocketLakeBoardPkg/BoardPkg.dsc
RocketLakeBoardPkg/BoardPkg.fdf
RocketLakeBoardPkg/BoardPkgConfig.dsc
RocketLakeBoardPkg/BoardPkgConfigDefault.dsc
RocketLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
RocketLakeBoardPkg/prep.bat
RocketLakeFspPkg/RocketLakeFspPkg.dsc
RocketLakeFspPkg/RocketLakeFspPkg.fdf
RocketLakeFspPkg/RocketLakeFspPkgConfig.dsc
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.inf
RocketLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
RocketLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
RocketLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
RocketLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: c1e91c944ea2503a82d9801e0053c38205f8bcb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:05:42 2020 -0700 
-------------------------------------------------------------------------------- 
[RKLS] Create APIs for HwEQ condition for Gen3, Gen4 and Gen5

Hsd-es-id: NA
Original commit date: Wed Sep 9 14:44:39 2020 +0530
Change-Id: Ie55a3fc7cfeec906c608b41192125429fe822f40
Original commit hash: ace58ce5448a48003383e4b1b903a2c0a5e465ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: c3c4cfbf90da270ce9ba3ee1d5c080ce3abeb490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:05:37 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Enable IT8688 and fix the issue of edk build log incorrect

In RocketLakeBoardPkg/Library/BasePlatformHookLib, enable the IT8628.
But it will cause the edk build log incorrect.

Currently code will check whether the EC UART was inited at before.
But in some RKL RVPs the checking result is inited after first time
power on, and it cause the log incorrect.

1. Check the IIR register instead of FCR.
  IIR and FCR use same IO port, but FCR is write only, IIR is read only.
2. Add the checking of MCR and IER.
3. Set the IER to 0x00 to disable interrupt.
4. Disable FIFO and reenabled it. It can reduce the abnormal output.

Hsd-es-id: 14011779741
Original commit date: Fri Jul 24 15:09:40 2020 +0800
Change-Id: I69801b65a6e72080d2ae2d0726ffd069cee2c714
Original commit hash: 5696237d04b3be662e07e40f4a488a1cf00e9fdc

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.c
RocketLakePlatSamplePkg/Library/BaseSerialPortLib/BaseSerialPortLib.c

================================================================================ 
Commit: 24a11d139f360a87ae803993109770e48d0f43b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:05:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Mon Sep 28 12:37:32 2020 -0700
Change-Id: I53305687ef3067cd89ad0f7b5ba75091994de034
Original commit hash: 0cbcd612026a8569c868a8f075f61b606dd15f0a

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5d8c7c37b606e8289e6efd8e5d74138d74222474 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:05:28 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S/CML-S+TGP-H]: HG card  fan is not getting off in idle condition after the drivers are installed
       -- Change In GPIO
       -- Rectified the HG Flow based on the Platform

Hsd-es-id: 16011301729
[
Original commit date: Mon Jul 6 18:07:43 2020 +0530
Change-Id: I442bc444125c51f1a1fd204afb92d76e0914a725
Original commit hash: f68095099b1843f387fcd916794e1268c6d2e42e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 110c75108738ad41985cae23d6050fe9605c1a47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:05:22 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] New version of IASL.exe compiler error as Illegal forward reference ^(SLTS)
Hsd-es-id: 1508311148
Original commit date: Mon Sep 7 14:45:26 2020 +0530
Change-Id: I51ea2e3d08ed1e9c96a4b6bde25a0da97200fc7f
Original commit hash: 45d1ac08135ed3fd43bd7c8504448b14a62cf59d

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RklSAepRtd3.asl
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RklSAepTbtRtd3.asl
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RklSRvpRtd3.asl
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RklSRvpTbtRtd3.asl

================================================================================ 
Commit: 2dbb44c042088dcb8401235b8dac25fc4bf21092 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:05:16 2020 -0700 
-------------------------------------------------------------------------------- 
[Title]
[VT-d] SA RC should only clear PMR in post-mem and only when pre-boot DMA protection is not enabled

[Resolution]
Added check before programming VTdBar whether its already enabled
Moevd ClearDmaProtectionSetByBootGuard to postmem
SA RC checks if DmaControlGuarantee is enabled, before clearing PMR
DmaControlGuarantee is enabled by default

[Impacted Platform]
RKL

Hsd-es-id: 22011077091
[
Original commit date: Tue Aug 25 23:33:02 2020 +0530
Change-Id: I270d42320bd3b0430568ab0bd90305fd0357dfbb
Original commit hash: 4009b9e697701aeaa12ac7377a834eb311ea6326

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/PeiVtdInitLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
RocketLakeFspPkg/Upd/FspmUpd.dsc
RocketLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: cd3eecba012a9900aa75390d31bb963266012f99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:05:12 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakePlatSamplePkg/Setup: Enabling DMA protection options by default

ControlIommu - 1(Enable IOMMU during boot)

Hsd-es-id: 2209159656
[
Original commit date: Thu Jul 30 10:23:19 2020 +0800
Change-Id: I877ec644d113f43128a1f43dbc2ab5caff309479
Original commit hash: dc297c436151d5858a0a0bb52edb3edcae65089e

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: ed673edbe829bf09890c24993222c3064dab8cfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:05:07 2020 -0700 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp] Speed drop to Gen1 if PCIe speed set to Gen3 in BIOS menu

Corrected the programming of Pciesd register for TGP pcie controller.

Hsd-es-id: 1508367196
[
Original commit date: Thu Sep 24 11:36:40 2020 -0700
Change-Id: I0770f7e471c08d943e1e465fd7e63a415bbfc2f5
Original commit hash: 6d4b68379c0b9cfc6251ce1852b823fc6278e0ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: efa5cbdddd24e36d11ef15c41c15d3f25d97f983 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:05:02 2020 -0700 
-------------------------------------------------------------------------------- 
<ClientOneSiliconPkg:PcieRp>PCIE Port 8x redirection settings not set correctly by BIOS

We were skipping the programming for Port80 redirection because of wrong check in the condition, fixed the off by one error

Hsd-es-id: 1508258968
[
Original commit date: Tue Aug 11 14:17:21 2020 -0700
Change-Id: I83abec6c4e4683a968236f9b37c0e60acdf6c616
Original commit hash: 1e6866409a01a15e627a96f1d0e210080de0cbef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 208be21854b4410ffd018f899f03ed2f0466b8c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:04:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Sun Sep 27 10:52:29 2020 -0700
Change-Id: I681bb0a636bd141bd3255ffef5fe64b4a264ab46
Original commit hash: e1b5adcacd68f0f263b76479ac3fb0ef40bf01e2

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 423d47ff7d305140e171d061b683262826644d7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:04:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Sat Sep 26 10:19:01 2020 -0700
Change-Id: Ib3b9d193b4b141d83b56acc2c4a2e63df8aa591a
Original commit hash: c9cfe92ab8b4578e941506f52245faec4aa8a93d

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c693aace0338562d2b5190eaeb8a48199ec48ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:04:49 2020 -0700 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: xHCI programming updates

Hsd-es-id: 14012465541
[
Original commit date: Thu Sep 10 17:05:14 2020 -0700
Change-Id: If509defc58549eff4b89554af4582f21bc8ae43c
Original commit hash: 184b3c3bafd3f3dc1be49cbc39b28405f912d6dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 7675c4c5d68fbab0ceed4fd58e46cb2e09b396ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:04:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Fri Sep 25 13:20:37 2020 -0700
Change-Id: Ief0a95efd84c44d9c4eb89b58147b3615618ba19
Original commit hash: 1d7fd33343634b66631b99ed655e4e13fe399531

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 47374d9ad3c08c0d010fe8dcd4923651cf59c6cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:04:40 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakePlatSamplePkg/PlatformVTdInfoSamplePei: Install Null Root Entry Table

BIOS uses TE with a null root entry table to block VT-d engine access
to block any DMA traffic in pre-memory phase.

Hsd-es-id: 22011077072
[
Original commit date: Thu Sep 10 14:40:52 2020 +0800
Change-Id: I323b4a642092c13ca4c5a3da8e805c09a5ee30f1
Original commit hash: e0fb3a71abca75f340414bdfbcfc5eca966410bd

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
RocketLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf

================================================================================ 
Commit: d8d7e9cb0deae571dca76ea604522753c1e1a712 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:04:35 2020 -0700 
-------------------------------------------------------------------------------- 
[SCT] Fail item in DriverModelTest\AdapterInformationProtocolTest

  -Porting from ADL
  -Implement error handling of SetInfo function in AdapterInformationProtocol.

Hsd-es-id: N/A

Original commit date: Tue Sep 15 11:49:41 2020 -0700
Change-Id: I66dc50fee886896cbef47c822a46ec9f1723e564
Original commit hash: 35de08a1d78ead44a05132ec219a5d06378178c7

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.c
RocketLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c
RocketLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
RocketLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c

================================================================================ 
Commit: c7316a2c85410c4c5db833328bb7e86a62fa2a0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:04:29 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg/Library/BasePlatformHookLib: Doesn't config old SIO

The RKL RVP use MEC1428, so does not config the old SIO of following:
  National
  Winbond
  Pilot3

Keep the functions for IT8688 but not call it,
since call it will cause the log is incorrect in EDK build.

Hsd-es-id: 14011779741
Original commit date: Mon Aug 17 16:55:56 2020 -0700
Change-Id: I82bc7ef2267f610443efb9e9ab344f10a3f67d75
Original commit hash: b07c242af20bed519867c35fe04a5088477521d3

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.c
RocketLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.inf

================================================================================ 
Commit: 4b7e9e9f92eb8e0c135e0478e0224a03bd554186 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:04:18 2020 -0700 
-------------------------------------------------------------------------------- 
Lean SMM - Power Button SMI

Remove Power button SMI handler, replace it with Polling driver model OR use Power button override ensure power button functions in UEFI.

Hsd-es-id: 1507374871
Original commit date: Wed Aug 5 14:07:38 2020 +0800
Change-Id: Ife6e0320c35a00a37747bbc0f9da3194ad89762a
Original commit hash: 49e4625e6fffc664e4a130fb5f56794acaf6b9a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
RocketLakeBoardPkg/BoardPkg.dsc
RocketLakeBoardPkg/BoardPkg.fdf
RocketLakeBoardPkg/BoardPkgConfig.dsc
RocketLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm2.inf
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm2.inf

================================================================================ 
Commit: e00a32a7b3ce79d1c1719724a011f1e3b3eec4b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:04:12 2020 -0700 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: Create BIOS knob to control USB3 link compliance

USB3 compliance enabled by default.

Hsd-es-id: 22011212394
[
Original commit date: Tue Sep 15 07:30:58 2020 -0700
Change-Id: I23f5ea2afb8b423f7e6c7daac8552710a4448327
Original commit hash: 82e2150b4b29d612cee955330451a28e068e7217

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
RocketLakeFspPkg/Upd/FspsUpd.dsc
RocketLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: cb8fcac306af676e3a5a629bc75b90ef76744317 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:04:07 2020 -0700 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: Request change to BIOS settings to enter deeper Cx state with device connected

Update XHCI hscfg1 register programming.

Hsd-es-id: 14012395685
[
Original commit date: Wed Sep 2 17:02:34 2020 -0700
Change-Id: I7e520bef9a61c260a349a6d0433e7f8d69d033c3
Original commit hash: d7e8f292c6cb93dd55fd41d595942032ad78a467

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 20b5c613b87f878698a4198a7fdfc795f1ef3c3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:04:03 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] WLAN Resume Flow on RKL-S modification

Changing the state of CNVI_EN_N dynamically according to the type of WiFi/BT
module. [1: CNVd / 0: CNVi - default]

Hsd-es-id: 22011336198
Original commit date: Tue Sep 1 11:03:44 2020 +0800
Change-Id: Ifceaf2e659d90937a748cf0856131e981de15c92
Original commit hash: 22ea6eabd90ea312864824c1113778cf9b59f09c

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.dec
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/GpioTableRklSPostMem.h
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: 191e4bce41abc11971295e59e3e475d31b0d7502 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:03:57 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiEspiInitLib: Enable SPI/eSPI IO clock gating

This change enables eSPI, tSPI and SPI IO dynamic clock gating feature.
Thanks to that Vccin_AUX voltage shal remain low in S0ix flows.

Hsd-es-id: 16011639780
[
Original commit date: Mon Aug 24 14:14:28 2020 +0200
Change-Id: I81346df092c296b4ab26d75f9cc153c3b3ba1589
Original commit hash: 5fbaa8025289b31c1099d9d84621f52d8dd1077a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c

================================================================================ 
Commit: 3e47aa9128953174f399bd019d6214d19c3af71a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:03:52 2020 -0700 
-------------------------------------------------------------------------------- 
Program the Cpu PCIe registers as per BWG Rev 1.2 and BWG Rev 1.3

Set PEG Port Tpower_on to 50us

Program Tpower_on Scale (PTPOS) to  0x01 (10us)
Program Tpower_on Value (PTV) to 0x05 (5)

Hsd-es-id: 16011478668, 18011222019
[
Original commit date: Wed Aug 5 21:54:18 2020 +0530
Change-Id: Ifa4a94e1a9de1561d624ad1f1d8b5686068f115d
Original commit hash: 5c3e1d6911c803dea52de438ae98028418657e8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c

================================================================================ 
Commit: 541945cc8a3bae06b7d5203d103a12f782cfa5c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:03:45 2020 -0700 
-------------------------------------------------------------------------------- 
OverClocking: [XTU] Synch CML XTU to RKL/ADL BIOS part2

Correcting the SetupVarible name typo

Hsd-es-id: 1507895360
Original commit date: Fri Aug 28 13:24:45 2020 +0800
Change-Id: Ib0e4d5564ecd02f70cb275a6da15cfd22a6fc207
Original commit hash: a731c0f0e20cd9285d648a2e04f011405e154647

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c

================================================================================ 
Commit: 43f18eb0f9b895f75728f4ab152dd23eb0c4830b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:03:39 2020 -0700 
-------------------------------------------------------------------------------- 
RKL FSP: FSP is causing CPU exception in Silicon Init

Change Switch Stack MACRO to nasm for FspMpServiceWrapper.

Hsd-es-id: 1508330711
Original commit date: Mon Sep 7 18:59:40 2020 +0800
Change-Id: Iefbdf3b6f9c19b03a439ecffa4bdd4454b9fe0f0
Original commit hash: 7ae1bd74796e01dfef5169b796e5ab30d6aa9f49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspMpServiceWrapper.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/Ia32/FspMpServiceWrapper.nasm

================================================================================ 
Commit: fef1fc49efdde29bc9f4d8e74a1619c85a9f1002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:03:33 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] [A0][TGP-H] [OC] VccIO Override not functional

 - Default as differnce VCCIO:
   CML CPU: 950 mV
   RKL CPU: 1050 mV

[
Hsd-es-id: 22011330771
Original commit date: Thu Sep 3 11:44:20 2020 +0800
Change-Id: Ia88f02fc5b7ad0a256d9cf024999b146663ad63b
Original commit hash: 0869cbe697eb52cb7121fc0e1661d7ac9bc89974

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
RocketLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 36b2c049073ec988c353538de921c92c0adf2724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:03:27 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL_S][TGP-H][OC] Voltage PLL Trim Offset is not functional

- Resolved difference between CML and RKL.
  - Voltage PLL offset mailbox command
  - Range for CML is 0 - 63 and RKL is 0 - 15

[
Hsd-es-id: 16011711795
Original commit date: Tue Sep 8 23:19:16 2020 +0800
Change-Id: I4c821a65ff664c2e0177ab212612823d7d260a5e
Original commit hash: c17b2ed6b70499b827b4eb033e3a783e48926871

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/RklCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
RocketLakeFspPkg/Upd/FspmUpd.dsc
RocketLakePlatSamplePkg/Setup/OverClockSetup.hfr
RocketLakePlatSamplePkg/Setup/OverClockSetup.uni
RocketLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 75e220620a68f05f3e419ef265a12478fe683f56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:03:22 2020 -0700 
-------------------------------------------------------------------------------- 
[PORT FROM TGL] Residency regression in RC9 due to TCSS, when Idle is measured after CS cycle

Ported from Change-Id: Iee84c22bbbcf10b932204caac457d1496957fac4

Hsd-es-id: 22011400943
[
Original commit date: Fri Sep 18 04:25:19 2020 +0800
Change-Id: Ide3a830568ed941b1b72c87a6ce63240c3005429
Original commit hash: 1cd5cab4b6cfe16c15c83cbc44d115351f93d1d9

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: ad5e212ff051b7f8d0cda8964301a2d9415cb8c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:03:18 2020 -0700 
-------------------------------------------------------------------------------- 
DGR:[RKL] Added SPA log protocol interface support

Added SPA log protocol interface support as per
SPA phase2 implementation.

Hsd-es-id: 16011616410
[
Original commit date: Tue Aug 18 16:11:53 2020 +0530
Change-Id: I9cc7ef0e32428c2d3d173721abe5e691930893a9
Original commit hash: 206eab2e95f9be4060c8b9abc890872d3c43bab2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmSpaLogOutputProtocol.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
RocketLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
RocketLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf

================================================================================ 
Commit: fddb252ec7da1c8283fa629dbb9971258a882a3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:03:14 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg/BoardPkg DSC, FDF: Remove temporary workaround to invoke EFI Shell

There's a temporary WA implemented which was needed to invoke EfiShell.
DxeMain didn't support signature verification services initially,
so the FvApp, which is signed, was not verified and could not be dispatched.
This commit adds RSA2048Sha256 support to DxeMain so DXE dispatcher will
verify a signature of FvApp.

Hsd-es-id: 22011247117

Original commit date: Mon Aug 17 13:34:35 2020 -0700
Change-Id: I763a78d83ab29f40e64d0b3938f1609669638ec0
Original commit hash: 7c37fb5697686002ba7eec4c3d909770ec21af16

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.dsc
RocketLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: afd507b925ed84f27aa93285dbb5c6f637ea474e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:03:09 2020 -0700 
-------------------------------------------------------------------------------- 
[RKLS] TCSS: Add PD PS_ON support

PD PS_ON feature allows to notify PD about system power state Sx and S0ix entry.
This prevents USBC device to consume bus power when the system is in idle state.

Hsd-es-id: 22010535222
[
Original commit date: Thu Aug 6 14:40:34 2020 +0800
Change-Id: Ib62efbe561b7b463b7aac44a2862d2a6671a9334
Original commit hash: f9e7dca904c18b5c5988f74940507e8d0e5cb654

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RklSRvpTbtRtd3.asl
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/EcLessPd.asl
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRklSSodimmRvp.asl
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRklSUdimmRvp.asl
RocketLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
RocketLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
RocketLakeBoardPkg/BoardPkg.dec
RocketLakeBoardPkg/Include/PlatformNvsAreaDef.h
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/GpioTableRklSPostMem.h
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
RocketLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Setup/PlatformSetup.hfr
RocketLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: dffd0b675527504c4f4765916fd85173637d1180 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:03:03 2020 -0700 
-------------------------------------------------------------------------------- 
Remove CPU_ICL from RKL

Remove the #defines of CPU_ICL in RocketLake
packages.
- Retain the CPU_ICL Code blocks

Hsd-es-id: N/A
Original commit date: Thu Aug 6 23:08:52 2020 +0530
Change-Id: I555f1765bcd8ee3467963552cb25e8bdc0cd5369
Original commit hash: 0ea02e315d290782f9d762ebd83efaf5c25cc078

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 86db979caa093dcf829fc148adf5e1198e3cb6b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:02:55 2020 -0700 
-------------------------------------------------------------------------------- 
Include library instance VmgExitLib in release/rocketlake_permanent

Edk2 define new library VmgExitLib, which will be consumed by some CPU drivers
Include this library instance to avoid block at Downstream sync.

Hsd-es-id: N/A
Original commit date: Tue Aug 18 15:32:03 2020 +0800
Change-Id: I2d24f24f6f04870d9d64fe60f8afc15d622e1065
Original commit hash: 307442fc8d8bb81bc158f04a5463ebdde6b3d744

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.dsc
RocketLakeFspPkg/RocketLakeFspPcds.dsc
RocketLakeFspPkg/RocketLakeFspPkg.dsc

================================================================================ 
Commit: 3e3c249e47c8095060bb79b8aa0218b98abd1207 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:02:50 2020 -0700 
-------------------------------------------------------------------------------- 
[ACPI] Fix issue in clear logic for clearing _PR3 support in current code. The AND value should be FFFFFFFB and Not 3B

Hsd-es-id: 1508031168
Original commit date: Wed Aug 5 13:27:01 2020 +0800
Change-Id: I332e6598326471e587e4497048e693165b07cad4
Original commit hash: c323c95a9655d227ba24331111c13bdbe480e2aa

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
RocketLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl

================================================================================ 
Commit: b4a9e32d8a56ecdf5b00384ddbd3b28a7610132b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:02:46 2020 -0700 
-------------------------------------------------------------------------------- 
Update RKL-S B0 ucode to 0x8

Hsd-es-id: N/A
[
Original commit date: Wed Sep 23 10:44:51 2020 -0700
Change-Id: I029479ecec25470fbaa099b9d78242da92b3d04c
Original commit hash: 629ac397c9722a0dd850a34b955ad55db82fade0

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 02d3a9f24d943ef2a130518d619ce86b593d0525 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:02:40 2020 -0700 
-------------------------------------------------------------------------------- 
Move new setup variable to the end of the structure and increment revision

Hsd-es-id: N/A
[
Original commit date: Thu Sep 24 09:51:22 2020 -0700
Change-Id: I81365cb21bb47c7eca57f27fdc4c8b1338bdef3f
Original commit hash: 565cd980845f334f9ce43224bd2519525ebdc25f

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 695436f9c11a23fde5a8f476f98a72c9c42070c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:02:36 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg: Set PcdTcg2PhysicalPresenceFlags

Define initial TCG2 Persistent Firmware Management Flags in
BoardPkgPcd.dsc for overriding the default PCD value in the EDK2
module. The new setting removes the following:

a) TCG2_BIOS_TPM_MANAGEMENT_FLAG_PP_REQUIRED_FOR_CLEAR (BIT1)
b) TCG2_BIOS_STORAGE_MANAGEMENT_FLAG_PP_REQUIRED_FOR_ENABLE_BLOCK_SID (BIT16)
c) TCG2_BIOS_STORAGE_MANAGEMENT_FLAG_ENABLE_BLOCK_SID (BIT18)

New PcdTcg2PhysicalPresenceFlags value in BoardPkgPcd.dsc: 0x200E0
Previous PcdTcg2PhysicalPresenceFlags value from SecurityPkg.dec: 0x700E2

Hsd-es-id: 14012287216
[
Original commit date: Tue Aug 18 10:53:45 2020 -0700
Change-Id: I34ecc96a26dc6683a3f187003feec0a2c573b918
Original commit hash: 600dd5476cd786ae86ec320c174dfb89a86c670a

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 699641e994a5af55911f3a62de06e64a6c930298 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:02:32 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] EC/ME ESRT FwType should be DeviceFirmware rather than SystemFirmware

1. Change EC, ME to DeviceFirmware.
2. Keep ACM and uCode as DeviceFirmware.
3. Still keep Monolithic as SystemFirmware, but make standalone and monolithic
   ESRT exclusive after capsule update as previous platforms.
   So that we would have only one SystemFirware entry.

Hsd-es-id: 1508259904
[
Original commit date: Fri Aug 14 17:58:27 2020 +0530
Change-Id: I155b36fa8dc3738e456e73a9b4bb0496b12502c0
Original commit hash: 273af982cc25660097009c9121d2d929e7b7ebf3

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkgPcd.dsc
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf

================================================================================ 
Commit: 419d2f76e7fe398a53a213dc34b79cdaa76997ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:02:26 2020 -0700 
-------------------------------------------------------------------------------- 
Revert of HECI3 Changes - Rehide HECI3.

Feature for HECI3 has been ZBBed for RKL. HECI3 needs to be disabled

Original commit date: Wed Aug 26 10:41:51 2020 +0200
Change-Id: I661b7aef80f90bb8d93ed3f84437a3fa8a8305dc
Original commit hash: 62c33ec573bd0495fdbc01a37b34e1351d984181

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c

================================================================================ 
Commit: cb7c3bb855446fcebf65ecdff668f7cfb79c63d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:02:17 2020 -0700 
-------------------------------------------------------------------------------- 
Remove SA pcie code version  responsible
for displaying it under system agent configuration
for Rkl.

new controllers for CPU PCIe exists and no need to
update SA pcie code version

Hsd-es-id: 16011506551

Original commit date: Thu Aug 6 21:53:22 2020 +0530
Change-Id: Ie0ebadd695402abf9a0bca347bc76e9328218028
Original commit hash: 71f20e32334b8599ec2d863e720f4ccc3478522f

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Setup/SaSetup.c
RocketLakePlatSamplePkg/Setup/SaSetup.hfr
RocketLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 18d52d7476242ea5aeee47341eb6a7db2cf2119b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:02:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Thu Sep 24 13:23:30 2020 -0700
Change-Id: I1b89af1d46b581f071ca0c7417b10817e19821ed
Original commit hash: 4e583e47fd5932d42edc74070541b0af4b3e2ae0

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 193859b057680dcc5005dc727437f68b3b348249 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:02:03 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Sep 24 17:22:04 2020 +0000
Original commit date: Thu Sep 24 17:22:04 2020 +0000
Original commit hash: b255421a9d78213875370ea53020948d85b292e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3afaf0e346923621d0e9e8503b4a63d6cb8a853f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/HeciCore: [C1S] CORE BIOS DONE message must be sent for recovery mode

Reason:
The CSME moved the MCA to the Fault Tolerant Partition, and as result of that many
manufacturing configurations will become enabled in recovery mode. When the CSME
gets CORE BIOS DONE message, then the configuration will be blocked.

Change:
In case of recovery path, the BIOS must send also CORE BIOS DONE message to the CSME.

Original commit date: Fri Aug 21 11:11:57 2020 +0200
Change-Id: I9183d200295a39d1b7f26cdfaf8ac021690ff7a9
Original commit hash: d90289445a0726cc78967c54c8bbb759b4c0e163

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 4a2529a58d6b412d05699719f781e6217c75e122 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:55 2020 -0700 
-------------------------------------------------------------------------------- 
OverClocking: [RKL][OC] BIOS - Remove XTU Interface Feature

Hide XTU Interface option for requirement

Hsd-es-id: 22011429189
Original commit date: Thu Sep 17 14:08:26 2020 +0800
Change-Id: I6d388212e56e927ce3271b8ac6c33f2d24973a51
Original commit hash: 7b8f0a12f84197eaf2354778c50218553736211f

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 73ccce210a6c4bc27085b48a247f0c73645d0769 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:50 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit : Unexpected status in HSTI log due to TSEG is not locked.
- TSEG is not getting locked in MRC and the change here is to fix the same.

Hsd-es-id: 16011654548
[
Original commit date: Mon Sep 21 19:40:39 2020 +0530
Change-Id: Icf6cd9e8ff72c93ea24b4826b25cb15862cd53b1
Original commit hash: c36b5c5622e0048883320cc5c50c66974d12109c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 1448ab184853e5def27c7b060bba88a506b076a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:45 2020 -0700 
-------------------------------------------------------------------------------- 
Align FWSTS6 definitions with ME BWG specification

Resolution: Correct FWSTS6 bit 10:21 definition.
Impacted: RKL-S platform.

Hsd-es-id: 1508358856
Original commit date: Fri Sep 18 15:01:15 2020 +0800
Change-Id: I0611411997db4bc1b4edd2223deeb977d038c0b0
Original commit hash: 695a7ddff41158973a5a56ba32a8479c13fd7e78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/HeciRegs.h

================================================================================ 
Commit: 274f0dd111160576569c95d6dea7748c2e760843 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:42 2020 -0700 
-------------------------------------------------------------------------------- 
slp_s0_residency counter wrong frequency

slp_s0_redidency counter should be 122us granualarity,
so frequency should be 8197 instead of 10000.

Hsd-es-id: 22011438800
[
Original commit date: Fri Aug 21 13:27:03 2020 +0800
Change-Id: I9820e76a0abd224c809d89cc2e86f3f911379add
Original commit hash: 904c263a15cc58e57be078875e02d72b5004bc79

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c

================================================================================ 
Commit: f11f8b2fb7387ac043682b973426073017ae0536 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TCSS][RKL-S] UCMX GPIO setting are not properly defined

Report I2C address and set "Enable UCMC Device" by default.

Hsd-es-id: 1507961236
Original commit date: Fri Sep 4 18:17:33 2020 +0800
Change-Id: I20b30f828f5a32652b006a5d515aa191d88a22f6
Original commit hash: fbe09fad78ee1831ba6afe3829a962ef63a69b03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cUcmx.asl
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
RocketLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
RocketLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
RocketLakeBoardPkg/BoardPkg.dec
RocketLakeBoardPkg/Include/PlatformNvsAreaDef.h
RocketLakeBoardPkg/RocketLakeSBoards/Include/RocketLakeSBoardConfigPatchTable.h
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Setup/PlatformSetup.hfr
RocketLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 025aa76cabf9880d53326ab341c732ce2e6397f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:32 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Updating SA_SETUP revision according to the variables added

Hsd-es-id: 22011445231
[
Original commit date: Thu Sep 24 17:30:05 2020 +0530
Change-Id: Iccee37843b0a83a86c9ef3293e4e142bb4dfb368
Original commit hash: 016f80fcd477cf271240dc83728c8baedaa6068d

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 898af8c3a184a8404351d320f3ecded92f1d2d14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:29 2020 -0700 
-------------------------------------------------------------------------------- 
Continuous BSOD is observed and SUT is rebooting  continuously after Flashing BIOS  RocketLake_Daily1393_00_358

Revert "[RKL] Fix some check about boundary and NULL pointer."

This reverts commit 6caca07bbca3e9b02bbcb0ef51983f57814552af.

Hsd-es-id: 16011817541
Original commit date: Thu Sep 24 08:37:46 2020 -0700
Change-Id: Ie0804f0a23d338e853b23c137af146d91def09a6
Original commit hash: 8ea59b5f19033e227a3d478df645a7806e4695c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/Library/DxeHdaNhltLib/DxeHdaNhltLib.c
RocketLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
RocketLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c

================================================================================ 
Commit: c03bc05b6f86c9b40e69568988645741f082073f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:24 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS code to change dGPU power enable delay time and dGPU reset delay time

Remove suppressif from DelayAfterPwrEn and DelayAfterHoldReset

Hsd-es-id: 14012512005
[
Original commit date: Wed Sep 23 15:34:13 2020 -0700
Change-Id: I41e7f92c1c754ca5ca79f0b8911a50f0a3410299
Original commit hash: f1cb859d869e29f94c2c359821e7e0529dfd7cf9

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 060a8dac13b8248f77731ceaca900a7aefa92201 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:21 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PmcLib: Fix incorrect bit setting in TcoSecondToHappened() function

- Correcting "and" field for read of second TO status bit

Hsd-es-id: 16011596962
Original commit date: Fri Aug 21 09:06:51 2020 -0700
Change-Id: I5ef71449404922ce9d4d5704a869e0e67b576844
Original commit hash: a0df8eefe19cb07b45441fa745a1e61b07ec407c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: b8d871c0f220d9d9644e77a245d4938f7a6f82e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:17 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S+TGP-H] : Junk value observed on reading MMIO address FEDA0DD8/FEDA0B34/ in RW everything tool

Hsd-es-id: 16011675413
[
Original commit date: Wed Sep 2 20:22:58 2020 +0530
Change-Id: I635d3a5b737dc1e864bb5d072e2ebf495c1fb640
Original commit hash: d5e998c0ae70889c8ef85013e260256ce01878dd

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 5b27eebf4afa2c5421d9ac09bc9a6420b241285b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:13 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S][RPE]: BIOS presents SED Unlock pop-up screen on first boot of the TDS device sealed for shipping mode

Processing TCGMOR and Physical presensce commands moved after TDS call
  -When MOR bit was set The above function will connect the SATA controller to make sure all Hard disks to be connected, which was making the SED Popup to appear

Hsd-es-id: 16011189427
[
Original commit date: Thu Sep 10 16:35:16 2020 +0530
Change-Id: I09308504f4285eed3dedf67ae43096efdb4e593f
Original commit hash: ddd06aeb332fe9bf3b00c228d290f82d30fc9f07

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 8793f9bad99a758e39e5357aff08d3299289b261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:09 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] FirmwareVersionInfoHob.h is missing in FSP 2194

1. Update BuildFv.cmd/sh to copy FirmwareVersionInfo.h into FspBinPkg
2. Modify Intel\RocketLakeFspBinPkg\DoxygenInternalOnly\DoxygenFspIntegrationGuide.txt, FIRMWARE_VERSION_INFO related GUID and structures.

Hsd-es-id: 14012457615
Original commit date: Thu Sep 10 17:21:20 2020 +0800
Change-Id: I93d10845e9c008d55b0ab8bde769157fcbf4d41a
Original commit hash: 14508aa3f90700cc1f467bd40c6cec873423ffc9

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeFspPkg/BuildFv.cmd
RocketLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 07d072997f112f423a43457dffd0e8b8dcd0733f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:05 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] [A0][TGP-H] [OC] Platform Voltage Overrides: VccSA Override not functional; please remove related options in Setup

- Suppress VCCSA from BIOS Setup as RKL S board design not supported.

[
Hsd-es-id: 22011330367
Original commit date: Fri Sep 18 12:24:03 2020 +0800
Change-Id: Icdaeeedc6cda28490079f2c72cf35c73c6cf1e65
Original commit hash: 54a4c01097aa0adf322e908b4d4bb7ee9d61801e

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 85d89249ab282caeb9630aaabf3cec4dffa73f0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:01:01 2020 -0700 
-------------------------------------------------------------------------------- 
PeiCnviLib: BT not getting enumerated after Warm Reset
BT initialization flow updated.

Hsd-es-id: 14012500710
[
Original commit date: Wed Sep 16 07:34:57 2020 -0700
Change-Id: Icdf3fb482e7e947e1641ce2b836ff9cb177d59f6
Original commit hash: 2692a6c06ab6ac36d9abd440d2998966385a1d07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbHostControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: c2e9d490da02e69d62d0276793e5ca896c201fa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:00:54 2020 -0700 
-------------------------------------------------------------------------------- 
Update RKL-S A0 ucode to 0x2A

Hsd-es-id: N/A
[
Original commit date: Wed Sep 23 10:43:07 2020 -0700
Change-Id: I53580e3ea69dc575e0b2035766f7eaebdface35f
Original commit hash: ebf4c1289441667416542784e7da4fc64f609e2b

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 7f36d4848a411726cdf1086e4b8c52164a537d53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:00:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Wed Sep 23 10:55:37 2020 -0700
Change-Id: I81df7151826229aa04e900fa02fc8256dbd8d1c4
Original commit hash: a3029affbcf442722ce50d194ddc19e04440e158

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3e0e3c8956237d6b0a709243a678b41eb9654bf9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:00:47 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: Change default NF for CNVI_CLKREQ functionality for GPP_D_6

Native Functionality for CNVI_CLKREQ should be NF2 not NF3 for GPP_D_6

Hsd-es-id: 1508286431
[
Original commit date: Tue Aug 25 10:56:41 2020 +0200
Change-Id: I7da9af706303c0b2ec875a8ced190cd966bd5996
Original commit hash: 43fc7264f547fc91d6561d4d247352c99294b94b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 44b1e912f6f12ac41b8d31130f91c9d9e6ac0612 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:00:43 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg/BoardPkg Pcd,CondifDefault,Config.dsc prep batch: Enable Special Pool feature

Hsd-es-id: 2202772324
[
Original commit date: Tue Aug 18 16:31:48 2020 -0700
Change-Id: I262fed80699af430fae38f815f5ab00eaa9593c8
Original commit hash: 2f569c8ecf5b4c7c846a26b102711146edb8b475

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkgConfig.dsc
RocketLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: d578f6c6db720fe0cbe60d92c779c8ca4bb8528c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:00:39 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Setup/MeSetup.c: Fix issue about call DEBUG()

Since DEBUG() only support max 12 format parameters, so change one
DEBUG() with 15 format parameters to two DEBUG() calls.

This change can fix the ASSERT failed if use
PeiDxeDebugLibReportStatusCode as DebugLib.

Hsd-es-id: 1508274346
[
Original commit date: Wed Aug 19 16:01:43 2020 +0800
Change-Id: Icddeca0f93b271325a3ed8923aa34323251d2ed2
Original commit hash: db71d4c11447d070ad0f755a3e2da0fbe15f4194

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 7474fc327a5a51d4afaa4b5182d837639aa3c1d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:00:36 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Enable DEBUG_VERBOSE in debug level PCD

PcdFixedDebugPrintErrorLevel pcd value was disabling DEBUG_VERBOSE
and other DEBUG types. This pcd just control print of debug log only,
and it doesn't improve FV size, so no point of keeping this value.
Hence removing this pcd.

Hsd-es-id: 16011705616
[
Original commit date: Thu Sep 3 13:53:25 2020 +0530
Change-Id: I7c6ce3dc852102e66b5a264d2714d713c41fed5b
Original commit hash: f331d4b009edbb41ed08ad317244a9a765b0bcdf

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 4ac98d2d8458870a1bfdd09e22561ea7305673f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:00:32 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakePlatSamplePkg: BIOS knob naming convention change PTT(fTPM) to PTT

Hsd-es-id: 22011439952
[
Original commit date: Fri Sep 18 17:09:08 2020 -0700
Change-Id: Id3f4f2693c5ba633c5640394f6a02b0d6de8de8f
Original commit hash: 3305201ec15b4b837627a9fccb1e77ba7c729ba1

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c
RocketLakePlatSamplePkg/Setup/SecuritySetup.c

================================================================================ 
Commit: da4626d3ca4f3a563fed6b419aa0839a6ffb0f4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:00:29 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] UHB - PPAG revision not updated

Updating revision Id of PPAG object to 1 when
UHB is supported.

Hsd-es-id: 16011727004

[
Original commit date: Sat Sep 5 21:48:46 2020 +0530
Change-Id: Ia836c82f0862e0c0372f7adae1654e77230310d0
Original commit hash: 844fc321966588e44bdffc89350aadf53831540e

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl

================================================================================ 
Commit: 798994a2ddc489c40fa12eed0908eb71a400a972 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:00:23 2020 -0700 
-------------------------------------------------------------------------------- 
NVMe storage cannot be boot to OS after disable ME with TG mode enable

Cherrypicking ddf4f09072d5756e52d868f73cb41e3c2dd13f7b
Changed the code to handle the case when we dont get a successful reply from CSME to GetSoftStrpConfigMsg

Hsd-es-id: 1507956879
Original commit date: Fri Jun 5 17:20:57 2020 -0700
Change-Id: I33e40b75ebb421c080d48e20d6ea04d42978aa7b
Original commit hash: e57817140bc4564d0c177ed37215e8bff4b99e16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c

================================================================================ 
Commit: d682503766416bf5e0b792116501872be8122aba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:00:19 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S+TGP-H]:PS2 mouse is not working

Adding the time out of waitting EC data.
increase from 5ms to 25ms.

Hsd-es-id: 1508215792
[
Original commit date: Tue Sep 15 17:30:56 2020 +0800
Change-Id: I06f52471b547accccef089707d3903b4a0fed117
Original commit hash: 1caadc51eda3f1ea875f8da4116475ddc658f4bd

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h

================================================================================ 
Commit: 0b902d949872bd5c57cef341cadece88016fe6a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:00:16 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 23 16:01:25 2020 +0000
Original commit date: Wed Sep 23 16:01:25 2020 +0000
Original commit hash: 6502f5bc8d3c791e209b7b5083c4be3493b3d482

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: faaa3718b609a9de2c38f61d893d249f7db856be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:00:12 2020 -0700 
-------------------------------------------------------------------------------- 
RKL-S: Support OC Fab3 board

Enable the difference from Fab2 board:
  1.BOARD_ID was mapped to GPP_H(10:17) on FAB2 boards where GPP_H_12 and GPP_H_15 are strap pins.
    To avoid false trigger on strap pins, changed the BOARD ID on FAB3 to un-used pins of GPP_R bank.
  2.DP/HDMI Config are changed.
  3.Board ID [7:6] is re-purposed to BOM_ID [1:0] bits:
      BOM_ID  - "00" - ICC MODE -- DEFAULT
      BOM_ID  - "01" - DCC MODE
Update initialization sequence of SIO serial port.

Hsd-es-id: 14012244208

Original commit date: Mon Aug 10 16:47:07 2020 +0800
Change-Id: I6d3de2e666ae941973aa4eed4011d18d2b26794e
Original commit hash: afcf754c492c651d1153dd8a98eab5a6ab2d90f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/PlatformBoardId.h
RocketLakeBoardPkg/Include/PlatformBoardId.h
RocketLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.c
RocketLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/GpioTableRklSPostMem.h
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: ed1050d755084f9da91f5c34e861356f1eb09a65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:00:07 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Fix some check about boundary and NULL pointer.

1. correct the logical in DxeHdaNhltLib.c for the false alarm
2. check the TargetPatchItem->ConfigPatchTable in DxeBoardConfigLib.c
3. check the MicrocodeFmpPrivate->VersionInfo in MicrocodeUpdate.c
4. check the PchSetup in MicrocodeUpdate.c
5. check the FspMultiPhaseParams in FspWrapperHobProcessLib.c
6. check the CycleRouterNum in PeiPchPolicyUpdate.c
7. check the PmcCrashLog and remove the AllocateZeroPool to fix the
memory leak in PlatformInitAdvancedPostMem.c
8. check the ITbtPolicy in TbtPolicyInitDxe.c

Hsd-es-id: 22011138786
[
Original commit date: Mon Jul 20 11:09:48 2020 +0800
Change-Id: Ia41a370f3f8c90d90711d370f1d177cda54c1368
Original commit hash: 6caca07bbca3e9b02bbcb0ef51983f57814552af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/Library/DxeHdaNhltLib/DxeHdaNhltLib.c
RocketLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
RocketLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c
RocketLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c

================================================================================ 
Commit: 93d146b098bf54132cfb171fad2f28422a69a6bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 11:00:03 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS W/A for cAVS S0ix support

Problem:

There is a issue found on cAVS 2.x that Audio DSP subsystem (or cAVS IP) may not de-assert
pgcb_clk_req in some boundary condition, and PMC will NOT able to shutdown the main
CRO and hence preventing entering S0i3.4.  In addition, there is another bug found in
TGL that cAVS IP may not de-assert xtal_clk_req in some boundary condition, and PMC will
NOT able to shutdown the XTAL clock and hence preventing entering S0i3.x.

Impact:
There is a substantial power impact as the system typically has > 90% of S0i3.4 state in Connected Standby.

W/A:
The proposed W/A is for BIOS to set the PTDC.IPGIW register field to 64 us in order to avoid the boundary condition to be sensitized

Solution:
Program PTDC.IPGIW to 64us.

Hsd-es-id: 22011128513
[
Original commit date: Mon Aug 3 12:11:54 2020 +0200
Change-Id: I6f45af74ff4abb1c86e5cd9fd51ff398bc1260ef
Original commit hash: c76cc0ce28bd2ca28f1140657511d42ec56d8747

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/HdaRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c

================================================================================ 
Commit: 81a46e03983d97c3aa8afc9c3e4b519fe53dcdb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:59 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg/FmpDeviceLibuCode: Enable TopSwap before update

Enable TopSwap bit before update Microcode when BiosGuard disabled.
When the BiosGuard enabled, the .bsgl script will control TopSwap status.

Hsd-es-id: 16011607634
Original commit date: Wed Aug 19 13:45:26 2020 +0800
Change-Id: I65be570a7dc27aa79852a38c312765007a9a8ea2
Original commit hash: 51de1bb0b158a4ffe02f331b2dc6ae9caed43b4d

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.h

================================================================================ 
Commit: 4d6a1dd3c5c708772e8e0dab767ec3e2b06e3437 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 23 15:44:10 2020 +0000
Original commit date: Wed Sep 23 15:44:10 2020 +0000
Original commit hash: 3661310c6e5c615e80af62c917a0953f61fa32fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3707bd20da8d9725d3a45a24ab4880068dac3457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:52 2020 -0700 
-------------------------------------------------------------------------------- 
Disable GNA for CML-S + TGP-H

GNA is not POR for Xcomp1 combination

Hsd-es-id: 1508333992
[
Original commit date: Mon Sep 14 15:09:46 2020 -0700
Change-Id: Ibd494ade4ae6135f515a7dc23edc704bb83dade3
Original commit hash: 2ed99f779cab7f1f396779de747a813ae9a11a51

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/RocketLakeSBoards/Include/RocketLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 6eba4aea7e69ceffa45e2f5e447f5b9805864a90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:49 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S81] [TGPH]  Favored Core not working on ES2 part

- Due to iASL had added octal support as
  for writing as 0x1234, iASL will interpret the integer as hexadecimal
  for writing as 1234, iASL will interpret the integer as decimal
  for writing as 01234, iASL will interpret the integer as octal
- Issue on 08 and 09 will be interpreted as 00 in octal and report wrong as \_SB.PR00 when _PSD method calling.
    AP_SCOPE_PPC_PCT_PSS_METHOD(08)
	AP_SCOPE_PPC_PCT_PSS_METHOD(09)

[
Hsd-es-id: 16011520758
Original commit date: Wed Sep 2 18:17:44 2020 +0800
Change-Id: I0956e7c6cbe1ad73664763502c2ea658cf13feeb
Original commit hash: 5108ab19885df0ff195607552b3688de395f217d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Tst.asl

================================================================================ 
Commit: c0c8781535ba58ce5d8fe7ef942b01ba3cf38880 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:45 2020 -0700 
-------------------------------------------------------------------------------- 
[RKLS][MRC] Fixes for Enable boot with Asymmetric DIMMs.

Description:
System fail to boot when using asymmetric DIMMS, as
CH0-DIMM0 unpopulated while DIMM1 do populated and CH1-both DIMMS are populated.
With cases like this, failed to boot and MRC stucks.

Investigation:
debug investigation shows that MRC kick CPGC for second channel only while wait for test done on both CPGCs.
Its happens after run training for RANK0 (ChSubChMaskEnable will be enable for CH1 only)
MRC should restore original value ChSubChMaskEnable before train next Rank.

Changes:
- Save ChSubChMaskEnable general value and restore it before any new RANK train.

Hsd-es-id: 16011751098, 22011291713, 1508237270, 16011611860

Original commit date: Tue Sep 15 16:36:42 2020 +0300
Change-Id: I99ddb91d714cb32db1b17a6f8e91db674098a2e2
Original commit hash: b76250b2625e5a7f5a1050039ab565ec7c52fbd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 75d7eb6cd7289441d16a52a5949d9c6777cf3df0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:41 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] Add microcode patch for B0 Stepping

Increased PcdFlashMicrocodeFvSize in FlashMapIncludeRes.fdf from 0x30000 to 0x40000 to pass resiliency build
Decreased PcdFlashFvPreMemorySize from 0xC0000 to 0xB0000 to compensate for this change

Increased PcdFlashMicrocodeFvSize by 0x20000 in SIZE_140_FlashMapInclude.fdf on line 96, decreased PcdFlashFvPreMemorySize by 0x20000 on line 108 to compensate
Increased PcdFlashMicrocodeFvSize by 0x10000 in SIZE_140_FlashMapInclude.fdf on line 165, decreased PcdFlashFvPreMemorySize by 0x10000 on line 177 to compensate
This was for the FSP Wrapper debug and release builds, respectively

Increased PcdFlashMicrocodeFvSize by 0x20000 in SIZE_140_FlashMapIncludeEdk.fdf, decreased PcdFlashFvPreMemorySize by 0x20000 to compensate
This was for the Edk build

Hsd-es-id: N/A
Original commit date: Fri Aug 28 14:25:42 2020 -0700
Change-Id: If488a5111b19aff73bba8596435c979131a30271
Original commit hash: 5af643ea1431deae9f60527c2d6ca777d2d0b4d9

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf
RocketLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapInclude.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapIncludeEdk.fdf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf

================================================================================ 
Commit: 2687393954a1067349fc5e91d3ac27758c5fb109 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Tue Sep 22 11:45:44 2020 -0700
Change-Id: If72dcb3ac9dc52f9bfd8a5da7c1fcaca330dd0df
Original commit hash: a6699c564319f4b99905487caece0f82c1e3ff11

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d6692afe9847e62b6187e678dcd51f04aac482d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:34 2020 -0700 
-------------------------------------------------------------------------------- 
Resolving TC build errors caused by check-in "RTD3 flow for PEG need to be implemented for CML CPU"
(https://git-amr-7.devtools.intel.com/gerrit/99034 and SHA ID: c5fde3e5a029d741a49d04638d84b67beb8cdf8f)

Hsd-es-id: 16011594343
[
Original commit date: Tue Sep 22 09:04:36 2020 +0530
Change-Id: I0eeaa6498b3b7d38c4403faf16c8402f5ccaa100
Original commit hash: b4ba78d400e7de0b609b171a78bb55c650d1803c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 73535d8806dc1e430e3b9cb20acc1bd1db54222e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Mon Sep 21 13:12:47 2020 -0700
Change-Id: Ia46837ae86384cd51f27fc2a6c00ff08929bc208
Original commit hash: ff167b6387e135fbe94b9ebb3374468df230dc0a

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: db61cfea6ae8a8fd184191ce2f6d2615bb078bd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Sun Sep 20 09:41:22 2020 -0700
Change-Id: Id8e0cf9b853c0af6ec1450b64ba274d152e64904
Original commit hash: 019ee125be18e8d612e7470d594ed83f2dea0ade

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4c79cbe12f6ba8316ebacb1d4751191a473c4c22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Sat Sep 19 11:35:56 2020 -0700
Change-Id: Idce33e1a48ff4b44456995614e38e868392051d3
Original commit hash: f18cbfa885ef3c5b0802792b7d377c21b8ad30fc

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b70d7ca7c79de3133d0dc9163eef2794bbab852c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:20 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "Updated RKLS_A0 production patchID 0x28" to 0x24

This reverts commit 2430a59f5b6d6270c838ee99d5872f82846d1080.

Hsd-es-id: N/A
Original commit date: Fri Sep 18 16:47:21 2020 -0700
Change-Id: Iaefe244b672a14c4cc66a4b3869793947f353f4f
Original commit hash: 720b8c3e5c4c8bdb078af6b5cad80e7c7a91548c

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b8222d393d302f0bc2777c273058a145272696c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Fri Sep 18 12:12:44 2020 -0700
Change-Id: I42bcbbf9065ff55e3f353f9d14582feccebafc7c
Original commit hash: 9fa2cf9a11acc8e9168595825dbcf00fb95e5910

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 78d04fe485c11307abaacc9e6cba7f8299e15c72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Thu Sep 17 15:32:50 2020 -0700
Change-Id: Ide0445c803912d924fb5af9d49a46e63ee315a6e
Original commit hash: 2717f97f92c3b1374fcfb43f8f6a160961f41633

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b2e233f058c131b7bafbe6f5ca12e1adcfa6a89b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:08 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Thu Sep 17 14:41:02 2020 -0700
Change-Id: Ia170247895426b6ebfd6b9083948ae9814ce90a5
Original commit hash: fa3a5cdcfb3fc0ef28288e2a5dfaa3d29c1824e3

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bfcbea12c969c51040f2f6367202f3badd3eb360 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:04 2020 -0700 
-------------------------------------------------------------------------------- 
Updated RKLS_A0 production patchID 0x28

Hsd-es-id: N/A

Original commit date: Thu Sep 17 10:38:17 2020 -0700
Change-Id: Ibae7967bfed071290cb8ac9cb74710ebfb89e7da
Original commit hash: 2430a59f5b6d6270c838ee99d5872f82846d1080

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0cd7dd371854491673c1956cec8a24d717bc5cd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:59:01 2020 -0700 
-------------------------------------------------------------------------------- 
[CML-S+TGP-H][Regression] : SUT is getting BSOD after enabling DTBT RTD3 Enable option in BIOS

Hsd-es-id: 16011730330
[
Original commit date: Tue Sep 15 10:59:59 2020 +0530
Change-Id: I2cf4fffa211175f85a13204eaf98da29e84ee3d3
Original commit hash: 192b5c74b24b8d2ebb517b46fa025b477a6ec120

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RklSRvpTbtRtd3.asl

================================================================================ 
Commit: 3d6afe2fb802711d89caf86e2f1112e178cce15e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:58:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Tue Sep 15 11:43:48 2020 -0700
Change-Id: Ifa0cea813893d238c1e5ce6604248e821b2f9b9c
Original commit hash: 74a6f52de38687d32926dfbfb6c2231822d1b2ca

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 47f1de6f3ee8043b81dc98296476bf6f25ad50f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:58:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Mon Sep 14 09:27:45 2020 -0700
Change-Id: Ibf636fd5ecb060500e175dd723e3a895b3e6d318
Original commit hash: 8771b5c57b07ac3c417c72fe96640ae3b924fb8f

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9a2dc956606c8f1204f70895f59430946f74c669 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:58:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Sun Sep 13 11:04:36 2020 -0700
Change-Id: I7b1c7ad09f3910ae1f63d1e16d928c6aa322f1d8
Original commit hash: b66c01d62ebe90b2b8de4cfde3fb718a459fd592

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bd28fea7629fef603b0b16801a33dfe71cf77847 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:58:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Sat Sep 12 12:12:30 2020 -0700
Change-Id: Ib8d8e8d6e17f7c3e507a94a4b635bb06d4b2045e
Original commit hash: cc15206cbbea41be4c4883b54f5ba98ea17bb8fe

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 232dc0d5aa70ad590db55eacc22886dcae8e48eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:58:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Fri Sep 11 12:40:25 2020 -0700
Change-Id: I41c0f704fc6fb92c37b12f54e4053dbd6c5b1723
Original commit hash: 6e9624560aacbd3d9c6cc8f30f47d250cab30ef1

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 39ad54f1c6a93fa1eff19782ed401a7b3b78f160 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:58:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Thu Sep 10 10:35:20 2020 -0700
Change-Id: I62f6800d5b83b96a5a6c1b8a6c27a4f5b9e55411
Original commit hash: f7515773a2caa895a3c2a6c676cb431563e198c3

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 909b4d941a3d205ee502d59584c945f32594547f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 20 10:58:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Wed Sep 9 10:40:40 2020 -0700
Change-Id: Ic3669e6a76f55bf5d0be04eea5016a44be48eb05
Original commit hash: 86eeceba283c520c97aa3293274217312694537f

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env
