

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_3_x0'
================================================================
* Date:           Sun Sep 18 09:14:41 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    85761|    85761|  0.286 ms|  0.286 ms|  85761|  85761|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L2_out_3_x0_loop_1_C_drain_IO_L2_out_3_x0_loop_2_C_drain_IO_L2_out_3_x0_loop_3  |    85760|    85760|        67|          -|          -|  1280|        no|
        | + C_drain_IO_L2_out_3_x0_loop_4_C_drain_IO_L2_out_3_x0_loop_5                               |       64|       64|         2|          1|          1|    64|       yes|
        | + C_drain_IO_L2_out_3_x0_loop_6_C_drain_IO_L2_out_3_x0_loop_7                               |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 5 4 
4 --> 3 
5 --> 2 
6 --> 5 7 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x0296, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x0295, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x0252, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x0296, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x0295, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x0252, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%br_ln17332 = br void" [./dut.cpp:17332]   --->   Operation 14 'br' 'br_ln17332' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten27 = phi i11 0, void, i11 %add_ln890_12, void %.loopexit"   --->   Operation 15 'phi' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i8 0, void, i8 %select_ln890, void %.loopexit"   --->   Operation 16 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c3_V = phi i4 3, void, i4 %add_ln691, void %.loopexit"   --->   Operation 17 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.73ns)   --->   "%add_ln890_12 = add i11 %indvar_flatten27, i11 1"   --->   Operation 18 'add' 'add_ln890_12' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.61ns)   --->   "%icmp_ln890 = icmp_eq  i11 %indvar_flatten27, i11 1280"   --->   Operation 19 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split13, void"   --->   Operation 20 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_3_x0_loop_1_C_drain_IO_L2_out_3_x0_loop_2_C_drain_IO_L2_out_3_x0_loop_3_str"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.58ns)   --->   "%icmp_ln890_330 = icmp_eq  i8 %indvar_flatten15, i8 80"   --->   Operation 23 'icmp' 'icmp_ln890_330' <Predicate = (!icmp_ln890)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln17333)   --->   "%xor_ln17332 = xor i1 %icmp_ln890_330, i1 1" [./dut.cpp:17332]   --->   Operation 24 'xor' 'xor_ln17332' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.65ns)   --->   "%icmp_ln89035 = icmp_eq  i4 %c3_V, i4 8"   --->   Operation 25 'icmp' 'icmp_ln89035' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln17333)   --->   "%and_ln17332 = and i1 %icmp_ln89035, i1 %xor_ln17332" [./dut.cpp:17332]   --->   Operation 26 'and' 'and_ln17332' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_3_x0_loop_2_C_drain_IO_L2_out_3_x0_loop_3_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln17333)   --->   "%or_ln17333 = or i1 %and_ln17332, i1 %icmp_ln890_330" [./dut.cpp:17333]   --->   Operation 28 'or' 'or_ln17333' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln17333 = select i1 %or_ln17333, i4 3, i4 %c3_V" [./dut.cpp:17333]   --->   Operation 29 'select' 'select_ln17333' <Predicate = (!icmp_ln890)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_60"   --->   Operation 30 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %select_ln17333, i4 3"   --->   Operation 31 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln17339 = br i1 %icmp_ln870, void %.preheader.preheader.preheader, void %.preheader1.preheader.preheader" [./dut.cpp:17339]   --->   Operation 32 'br' 'br_ln17339' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader.preheader"   --->   Operation 33 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !icmp_ln870)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1.preheader"   --->   Operation 34 'br' 'br_ln890' <Predicate = (!icmp_ln890 & icmp_ln870)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln17370 = ret" [./dut.cpp:17370]   --->   Operation 35 'ret' 'ret_ln17370' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i7 %add_ln890_10, void %.preheader, i7 0, void %.preheader.preheader.preheader"   --->   Operation 36 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln890_10 = add i7 %indvar_flatten7, i7 1"   --->   Operation 37 'add' 'add_ln890_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.59ns)   --->   "%icmp_ln890_332 = icmp_eq  i7 %indvar_flatten7, i7 64"   --->   Operation 38 'icmp' 'icmp_ln890_332' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_332, void %.preheader, void %.loopexit.loopexit"   --->   Operation 39 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_3_x0_loop_6_C_drain_IO_L2_out_3_x0_loop_7_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_332)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_332)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln17356 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1068" [./dut.cpp:17356]   --->   Operation 42 'specpipeline' 'specpipeline_ln17356' <Predicate = (!icmp_ln890_332)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln17356 = specloopname void @_ssdm_op_SpecLoopName, void @empty_362" [./dut.cpp:17356]   --->   Operation 43 'specloopname' 'specloopname_ln17356' <Predicate = (!icmp_ln890_332)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.21ns)   --->   "%tmp_68 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x0296" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'tmp_68' <Predicate = (!icmp_ln890_332)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 45 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x0295, i128 %tmp_68" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'write' 'write_ln174' <Predicate = (!icmp_ln890_332)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln890_332)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %select_ln17333, i4 1"   --->   Operation 49 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln890_11 = add i8 %indvar_flatten15, i8 1"   --->   Operation 50 'add' 'add_ln890_11' <Predicate = (!icmp_ln890_330)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln890 = select i1 %icmp_ln890_330, i8 1, i8 %add_ln890_11"   --->   Operation 51 'select' 'select_ln890' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.70>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %add_ln890, void %.preheader1, i7 0, void %.preheader1.preheader.preheader"   --->   Operation 53 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten, i7 1"   --->   Operation 54 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.59ns)   --->   "%icmp_ln890_331 = icmp_eq  i7 %indvar_flatten, i7 64"   --->   Operation 55 'icmp' 'icmp_ln890_331' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_331, void %.preheader1, void %.loopexit.loopexit39"   --->   Operation 56 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.43>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_3_x0_loop_4_C_drain_IO_L2_out_3_x0_loop_5_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_331)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_331)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln17342 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1068" [./dut.cpp:17342]   --->   Operation 59 'specpipeline' 'specpipeline_ln17342' <Predicate = (!icmp_ln890_331)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln17342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_361" [./dut.cpp:17342]   --->   Operation 60 'specloopname' 'specloopname_ln17342' <Predicate = (!icmp_ln890_331)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.21ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x0252" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 'tmp' <Predicate = (!icmp_ln890_331)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 62 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x0295, i128 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = (!icmp_ln890_331)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln890_331)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten27') with incoming values : ('add_ln890_12') [12]  (0.387 ns)

 <State 2>: 1.79ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691') [14]  (0 ns)
	'icmp' operation ('icmp_ln89035') [23]  (0.656 ns)
	'and' operation ('and_ln17332', ./dut.cpp:17332) [24]  (0 ns)
	'or' operation ('or_ln17333', ./dut.cpp:17333) [26]  (0 ns)
	'select' operation ('select_ln17333', ./dut.cpp:17333) [27]  (0.351 ns)
	'icmp' operation ('icmp_ln870') [29]  (0.656 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 0.706ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7') with incoming values : ('add_ln890_10') [34]  (0 ns)
	'add' operation ('add_ln890_10') [35]  (0.706 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_C_drain_IO_L2_out_4_x0296' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [43]  (1.22 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L2_out_3_x0295' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [44]  (1.22 ns)

 <State 5>: 1.01ns
The critical path consists of the following:
	'add' operation ('add_ln890_11') [67]  (0.705 ns)
	'select' operation ('select_ln890') [68]  (0.303 ns)

 <State 6>: 0.706ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('add_ln890') [51]  (0 ns)
	'add' operation ('add_ln890') [52]  (0.706 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_C_drain_IO_L1_out_3_0_x0252' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [60]  (1.22 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L2_out_3_x0295' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [61]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
