
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.44+71 (git sha1 6b9321250, aarch64-linux-gnu-g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Parsing `globals.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: globals.v
Parsing Verilog input from `globals.v' to AST representation.
Successfully finished Verilog frontend.

-- Parsing `pll.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: pll.v
Parsing Verilog input from `pll.v' to AST representation.
Storing AST representation for module `$abstract\pll'.
Successfully finished Verilog frontend.

-- Parsing `blink.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: blink.v
Parsing Verilog input from `blink.v' to AST representation.
Storing AST representation for module `$abstract\blink'.
Successfully finished Verilog frontend.

-- Parsing `spi.v' using frontend ` -vlog2k' --

4. Executing Verilog-2005 frontend: spi.v
Parsing Verilog input from `spi.v' to AST representation.
Storing AST representation for module `$abstract\spi'.
Successfully finished Verilog frontend.

-- Parsing `stepdir.v' using frontend ` -vlog2k' --

5. Executing Verilog-2005 frontend: stepdir.v
Parsing Verilog input from `stepdir.v' to AST representation.
Storing AST representation for module `$abstract\stepdir'.
Successfully finished Verilog frontend.

-- Parsing `pwmout.v' using frontend ` -vlog2k' --

6. Executing Verilog-2005 frontend: pwmout.v
Parsing Verilog input from `pwmout.v' to AST representation.
Storing AST representation for module `$abstract\pwmout'.
Successfully finished Verilog frontend.

-- Parsing `pwmin.v' using frontend ` -vlog2k' --

7. Executing Verilog-2005 frontend: pwmin.v
Parsing Verilog input from `pwmin.v' to AST representation.
Storing AST representation for module `$abstract\pwmin'.
Successfully finished Verilog frontend.

-- Parsing `debouncer.v' using frontend ` -vlog2k' --

8. Executing Verilog-2005 frontend: debouncer.v
Parsing Verilog input from `debouncer.v' to AST representation.
Storing AST representation for module `$abstract\debouncer'.
Successfully finished Verilog frontend.

-- Parsing `toggle.v' using frontend ` -vlog2k' --

9. Executing Verilog-2005 frontend: toggle.v
Parsing Verilog input from `toggle.v' to AST representation.
Storing AST representation for module `$abstract\toggle'.
Successfully finished Verilog frontend.

-- Parsing `pwmmod.v' using frontend ` -vlog2k' --

10. Executing Verilog-2005 frontend: pwmmod.v
Parsing Verilog input from `pwmmod.v' to AST representation.
Storing AST representation for module `$abstract\pwmmod'.
Successfully finished Verilog frontend.

-- Parsing `rio.v' using frontend ` -vlog2k' --

11. Executing Verilog-2005 frontend: rio.v
Parsing Verilog input from `rio.v' to AST representation.
Storing AST representation for module `$abstract\rio'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -dsp -top rio -json rio.json' --

12. Executing SYNTH_ICE40 pass.

12.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

12.2. Executing HIERARCHY pass (managing design hierarchy).

12.3. Executing AST frontend in derive mode using pre-parsed AST for module `\rio'.
Generating RTLIL representation for module `\rio'.

12.3.1. Analyzing design hierarchy..
Top module:  \rio
Parameter \RESET_CNT = 2981200

12.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\pwmin'.
Parameter \RESET_CNT = 2981200
Generating RTLIL representation for module `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000'.
Parameter \DIVIDER = 745300

12.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\pwmout'.
Parameter \DIVIDER = 745300
Generating RTLIL representation for module `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100'.

12.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\stepdir'.
Generating RTLIL representation for module `\stepdir'.
Parameter \BUFFER_SIZE = 16'0000000010101000
Parameter \MSGID = 1953067639

12.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\spi'.
Parameter \BUFFER_SIZE = 16'0000000010101000
Parameter \MSGID = 1953067639
Generating RTLIL representation for module `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi'.
Parameter \DIVIDER = 14906000

12.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\blink'.
Parameter \DIVIDER = 14906000
Generating RTLIL representation for module `$paramod\blink\DIVIDER=s32'00000000111000110111001010010000'.

12.3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\pll'.
Generating RTLIL representation for module `\pll'.

12.3.8. Analyzing design hierarchy..
Top module:  \rio
Used module:     $paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000
Used module:     $paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100
Used module:     \stepdir
Used module:     $paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi
Used module:     $paramod\blink\DIVIDER=s32'00000000111000110111001010010000
Used module:     \pll

12.3.9. Analyzing design hierarchy..
Top module:  \rio
Used module:     $paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000
Used module:     $paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100
Used module:     \stepdir
Used module:     $paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi
Used module:     $paramod\blink\DIVIDER=s32'00000000111000110111001010010000
Used module:     \pll
Removing unused module `$abstract\rio'.
Removing unused module `$abstract\pwmmod'.
Removing unused module `$abstract\toggle'.
Removing unused module `$abstract\debouncer'.
Removing unused module `$abstract\pwmin'.
Removing unused module `$abstract\pwmout'.
Removing unused module `$abstract\stepdir'.
Removing unused module `$abstract\spi'.
Removing unused module `$abstract\blink'.
Removing unused module `$abstract\pll'.
Removed 10 unused modules.
Mapping positional arguments of cell rio.mypll (pll).

12.4. Executing PROC pass (convert processes to netlists).

12.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$242 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$235 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$231 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$224 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$221 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$218 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$215 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$212 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$204 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$197 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$193 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$186 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$183 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$180 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$177 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$174 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$blink.v:12$465 in module $paramod\blink\DIVIDER=s32'00000000111000110111001010010000.
Marked 2 switch rules as full_case in process $proc$spi.v:47$461 in module $paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.
Marked 1 switch rules as full_case in process $proc$spi.v:28$456 in module $paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.
Marked 2 switch rules as full_case in process $proc$stepdir.v:18$435 in module stepdir.
Marked 3 switch rules as full_case in process $proc$pwmout.v:20$423 in module $paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.
Marked 2 switch rules as full_case in process $proc$pwmin.v:16$416 in module $paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.
Marked 1 switch rules as full_case in process $proc$rio.v:103$390 in module rio.
Marked 2 switch rules as full_case in process $proc$rio.v:86$386 in module rio.
Removed a total of 0 dead cases.

12.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 13 redundant assignments.
Promoted 42 assignments to connections.

12.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$245'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$241'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$234'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$230'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$220'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$217'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$214'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$211'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$209'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$207'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$203'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$196'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$192'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$185'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$182'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$179'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$176'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$173'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$171'.
  Set init value: \Q = 1'0
Found init rule in `$paramod\blink\DIVIDER=s32'00000000111000110111001010010000.$proc$blink.v:10$470'.
  Set init value: \counter = 25'0000000000000000000000000
Found init rule in `$paramod\blink\DIVIDER=s32'00000000111000110111001010010000.$proc$blink.v:8$469'.
  Set init value: \rled = 1'0
Found init rule in `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:0$463'.
  Set init value: \sync = 1'0
Found init rule in `\stepdir.$proc$stepdir.v:15$448'.
  Set init value: \positionMem = 0
Found init rule in `\stepdir.$proc$stepdir.v:14$447'.
  Set init value: \velocityAbs = 0
Found init rule in `\stepdir.$proc$stepdir.v:13$446'.
  Set init value: \jointCounter = 0
Found init rule in `\stepdir.$proc$stepdir.v:0$445'.
  Set init value: \step = 1'0
Found init rule in `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:17$433'.
  Set init value: \pulse = 1'0
Found init rule in `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:16$432'.
  Set init value: \dtyAbs = 0
Found init rule in `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:14$431'.
  Set init value: \counter = 21'000000000000000000000
Found init rule in `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:0$430'.
  Set init value: \dir = 1'0
Found init rule in `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:10$421'.
  Set init value: \width_cnt = 0
Found init rule in `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:0$420'.
  Set init value: \width = 0
Found init rule in `\rio.$proc$rio.v:84$412'.
  Set init value: \timeout_counter = 23'00000000000000000000000
Found init rule in `\rio.$proc$rio.v:68$410'.
  Set init value: \INTERFACE_TIMEOUT = 1'0

12.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$242'.
Found async reset \R in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$231'.
Found async reset \S in `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$221'.
Found async reset \R in `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$215'.
Found async reset \S in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$204'.
Found async reset \R in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$193'.
Found async reset \S in `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$183'.
Found async reset \R in `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$177'.

12.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~43 debug messages>

12.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$245'.
Creating decoders for process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$242'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$241'.
Creating decoders for process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$235'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$234'.
Creating decoders for process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$231'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$230'.
Creating decoders for process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$223'.
Creating decoders for process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$221'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$220'.
Creating decoders for process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$218'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$217'.
Creating decoders for process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$215'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$214'.
Creating decoders for process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$212'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$211'.
Creating decoders for process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$210'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$209'.
Creating decoders for process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$208'.
Creating decoders for process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$207'.
Creating decoders for process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$204'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$203'.
Creating decoders for process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$197'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$196'.
Creating decoders for process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$193'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$192'.
Creating decoders for process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$186'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$185'.
Creating decoders for process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$183'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$182'.
Creating decoders for process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$180'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$179'.
Creating decoders for process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$177'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$176'.
Creating decoders for process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$174'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$173'.
Creating decoders for process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$172'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$171'.
Creating decoders for process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$170'.
Creating decoders for process `$paramod\blink\DIVIDER=s32'00000000111000110111001010010000.$proc$blink.v:10$470'.
Creating decoders for process `$paramod\blink\DIVIDER=s32'00000000111000110111001010010000.$proc$blink.v:8$469'.
Creating decoders for process `$paramod\blink\DIVIDER=s32'00000000111000110111001010010000.$proc$blink.v:12$465'.
     1/2: $0\counter[24:0]
     2/2: $0\rled[0:0]
Creating decoders for process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:0$463'.
Creating decoders for process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:47$461'.
     1/1: $0\byte_data_sent[167:0]
Creating decoders for process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:38$459'.
     1/2: $0\sync[0:0]
     2/2: $0\byte_data_received[167:0]
Creating decoders for process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:28$456'.
     1/2: $0\byte_data_receive[167:0]
     2/2: $0\bitcnt[15:0]
Creating decoders for process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:19$452'.
Creating decoders for process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:16$449'.
Creating decoders for process `\stepdir.$proc$stepdir.v:15$448'.
Creating decoders for process `\stepdir.$proc$stepdir.v:14$447'.
Creating decoders for process `\stepdir.$proc$stepdir.v:13$446'.
Creating decoders for process `\stepdir.$proc$stepdir.v:0$445'.
Creating decoders for process `\stepdir.$proc$stepdir.v:18$435'.
     1/4: $0\velocityAbs[31:0]
     2/4: $0\jointCounter[31:0]
     3/4: $0\positionMem[31:0]
     4/4: $0\step[0:0]
Creating decoders for process `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:17$433'.
Creating decoders for process `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:16$432'.
Creating decoders for process `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:14$431'.
Creating decoders for process `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:0$430'.
Creating decoders for process `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:20$423'.
     1/4: $0\dir[0:0]
     2/4: $0\dtyAbs[31:0]
     3/4: $0\pulse[0:0]
     4/4: $0\counter[20:0]
Creating decoders for process `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:10$421'.
Creating decoders for process `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:0$420'.
Creating decoders for process `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:16$416'.
     1/3: $0\width_cnt[31:0]
     2/3: $0\valid[0:0]
     3/3: $0\width[31:0]
Creating decoders for process `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:12$413'.
Creating decoders for process `\rio.$proc$rio.v:84$412'.
Creating decoders for process `\rio.$proc$rio.v:69$411'.
Creating decoders for process `\rio.$proc$rio.v:68$410'.
Creating decoders for process `\rio.$proc$rio.v:103$390'.
     1/1: $0\header_tx[31:0]
Creating decoders for process `\rio.$proc$rio.v:86$386'.
     1/2: $0\timeout_counter[22:0]
     2/2: $0\INTERFACE_TIMEOUT[0:0]
Creating decoders for process `\rio.$proc$rio.v:80$384'.

12.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\rio.\ESTOP' from process `\rio.$proc$rio.v:69$411'.

12.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$242'.
  created $adff cell `$procdff$632' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$235'.
  created $dff cell `$procdff$633' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$231'.
  created $adff cell `$procdff$636' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$224'.
  created $dff cell `$procdff$637' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$221'.
  created $adff cell `$procdff$640' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$218'.
  created $dff cell `$procdff$641' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$215'.
  created $adff cell `$procdff$644' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$212'.
  created $dff cell `$procdff$645' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$210'.
  created $dff cell `$procdff$646' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$208'.
  created $dff cell `$procdff$647' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$204'.
  created $adff cell `$procdff$650' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$197'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$193'.
  created $adff cell `$procdff$654' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$186'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$183'.
  created $adff cell `$procdff$658' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$180'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$177'.
  created $adff cell `$procdff$662' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$174'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$172'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$170'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `$paramod\blink\DIVIDER=s32'00000000111000110111001010010000.\counter' using process `$paramod\blink\DIVIDER=s32'00000000111000110111001010010000.$proc$blink.v:12$465'.
  created $dff cell `$procdff$666' with positive edge clock.
Creating register for signal `$paramod\blink\DIVIDER=s32'00000000111000110111001010010000.\rled' using process `$paramod\blink\DIVIDER=s32'00000000111000110111001010010000.$proc$blink.v:12$465'.
  created $dff cell `$procdff$667' with positive edge clock.
Creating register for signal `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.\byte_data_sent' using process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:47$461'.
  created $dff cell `$procdff$668' with positive edge clock.
Creating register for signal `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.\sync' using process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:38$459'.
  created $dff cell `$procdff$669' with positive edge clock.
Creating register for signal `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.\byte_data_received' using process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:38$459'.
  created $dff cell `$procdff$670' with positive edge clock.
Creating register for signal `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.\bitcnt' using process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:28$456'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.\byte_data_receive' using process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:28$456'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.\SSELr' using process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:19$452'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.\SCKr' using process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:16$449'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `\stepdir.\step' using process `\stepdir.$proc$stepdir.v:18$435'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `\stepdir.\jointCounter' using process `\stepdir.$proc$stepdir.v:18$435'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `\stepdir.\velocityAbs' using process `\stepdir.$proc$stepdir.v:18$435'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\stepdir.\positionMem' using process `\stepdir.$proc$stepdir.v:18$435'.
  created $dff cell `$procdff$678' with positive edge clock.
Creating register for signal `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.\dir' using process `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:20$423'.
  created $dff cell `$procdff$679' with positive edge clock.
Creating register for signal `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.\counter' using process `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:20$423'.
  created $dff cell `$procdff$680' with positive edge clock.
Creating register for signal `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.\dtyAbs' using process `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:20$423'.
  created $dff cell `$procdff$681' with positive edge clock.
Creating register for signal `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.\pulse' using process `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:20$423'.
  created $dff cell `$procdff$682' with positive edge clock.
Creating register for signal `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.\width' using process `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:16$416'.
  created $dff cell `$procdff$683' with positive edge clock.
Creating register for signal `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.\valid' using process `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:16$416'.
  created $dff cell `$procdff$684' with positive edge clock.
Creating register for signal `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.\width_cnt' using process `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:16$416'.
  created $dff cell `$procdff$685' with positive edge clock.
Creating register for signal `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.\SIGr' using process `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:12$413'.
  created $dff cell `$procdff$686' with positive edge clock.
Creating register for signal `\rio.\header_tx' using process `\rio.$proc$rio.v:103$390'.
  created $dff cell `$procdff$687' with positive edge clock.
Creating register for signal `\rio.\INTERFACE_TIMEOUT' using process `\rio.$proc$rio.v:86$386'.
  created $dff cell `$procdff$688' with positive edge clock.
Creating register for signal `\rio.\timeout_counter' using process `\rio.$proc$rio.v:86$386'.
  created $dff cell `$procdff$689' with positive edge clock.
Creating register for signal `\rio.\INTERFACE_SYNCr' using process `\rio.$proc$rio.v:80$384'.
  created $dff cell `$procdff$690' with positive edge clock.

12.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

12.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$245'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$242'.
Removing empty process `SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$242'.
Removing empty process `SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$241'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$235'.
Removing empty process `SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$235'.
Removing empty process `SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$234'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$231'.
Removing empty process `SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$231'.
Removing empty process `SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$230'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$224'.
Removing empty process `SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$224'.
Removing empty process `SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$223'.
Removing empty process `SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$221'.
Removing empty process `SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$220'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$218'.
Removing empty process `SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$218'.
Removing empty process `SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$217'.
Removing empty process `SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$215'.
Removing empty process `SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$214'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$212'.
Removing empty process `SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$212'.
Removing empty process `SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$211'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$210'.
Removing empty process `SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$210'.
Removing empty process `SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$209'.
Removing empty process `SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$208'.
Removing empty process `SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$207'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$204'.
Removing empty process `SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$204'.
Removing empty process `SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$203'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$197'.
Removing empty process `SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$197'.
Removing empty process `SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$196'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$193'.
Removing empty process `SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$193'.
Removing empty process `SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$192'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$186'.
Removing empty process `SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$186'.
Removing empty process `SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$185'.
Removing empty process `SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$183'.
Removing empty process `SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$182'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$180'.
Removing empty process `SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$180'.
Removing empty process `SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$179'.
Removing empty process `SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$177'.
Removing empty process `SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$176'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$174'.
Removing empty process `SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$174'.
Removing empty process `SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$173'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$172'.
Removing empty process `SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$172'.
Removing empty process `SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$171'.
Removing empty process `SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$170'.
Removing empty process `$paramod\blink\DIVIDER=s32'00000000111000110111001010010000.$proc$blink.v:10$470'.
Removing empty process `$paramod\blink\DIVIDER=s32'00000000111000110111001010010000.$proc$blink.v:8$469'.
Found and cleaned up 1 empty switch in `$paramod\blink\DIVIDER=s32'00000000111000110111001010010000.$proc$blink.v:12$465'.
Removing empty process `$paramod\blink\DIVIDER=s32'00000000111000110111001010010000.$proc$blink.v:12$465'.
Removing empty process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:0$463'.
Found and cleaned up 4 empty switches in `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:47$461'.
Removing empty process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:47$461'.
Found and cleaned up 2 empty switches in `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:38$459'.
Removing empty process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:38$459'.
Found and cleaned up 2 empty switches in `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:28$456'.
Removing empty process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:28$456'.
Removing empty process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:19$452'.
Removing empty process `$paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.$proc$spi.v:16$449'.
Removing empty process `stepdir.$proc$stepdir.v:15$448'.
Removing empty process `stepdir.$proc$stepdir.v:14$447'.
Removing empty process `stepdir.$proc$stepdir.v:13$446'.
Removing empty process `stepdir.$proc$stepdir.v:0$445'.
Found and cleaned up 5 empty switches in `\stepdir.$proc$stepdir.v:18$435'.
Removing empty process `stepdir.$proc$stepdir.v:18$435'.
Removing empty process `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:17$433'.
Removing empty process `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:16$432'.
Removing empty process `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:14$431'.
Removing empty process `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:0$430'.
Found and cleaned up 5 empty switches in `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:20$423'.
Removing empty process `$paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.$proc$pwmout.v:20$423'.
Removing empty process `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:10$421'.
Removing empty process `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:0$420'.
Found and cleaned up 3 empty switches in `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:16$416'.
Removing empty process `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:16$416'.
Removing empty process `$paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.$proc$pwmin.v:12$413'.
Removing empty process `rio.$proc$rio.v:84$412'.
Removing empty process `rio.$proc$rio.v:69$411'.
Removing empty process `rio.$proc$rio.v:68$410'.
Found and cleaned up 1 empty switch in `\rio.$proc$rio.v:103$390'.
Removing empty process `rio.$proc$rio.v:103$390'.
Found and cleaned up 2 empty switches in `\rio.$proc$rio.v:86$386'.
Removing empty process `rio.$proc$rio.v:86$386'.
Removing empty process `rio.$proc$rio.v:80$384'.
Cleaned up 43 empty switches.

12.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll.
Optimizing module $paramod\blink\DIVIDER=s32'00000000111000110111001010010000.
<suppressed ~1 debug messages>
Optimizing module $paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.
<suppressed ~3 debug messages>
Optimizing module stepdir.
<suppressed ~2 debug messages>
Optimizing module $paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.
<suppressed ~1 debug messages>
Optimizing module $paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.
Optimizing module rio.
<suppressed ~3 debug messages>

12.5. Executing FLATTEN pass (flatten design).
Deleting now unused module pll.
Deleting now unused module $paramod\blink\DIVIDER=s32'00000000111000110111001010010000.
Deleting now unused module $paramod$291f7960198507ec1186f814a8d1a1d1e55cf6f6\spi.
Deleting now unused module stepdir.
Deleting now unused module $paramod\pwmout\DIVIDER=s32'00000000000010110101111101010100.
Deleting now unused module $paramod\pwmin\RESET_CNT=s32'00000000001011010111110101010000.
<suppressed ~8 debug messages>

12.6. Executing TRIBUF pass.

12.7. Executing DEMINOUT pass (demote inout ports to input or output).

12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..
Removed 3 unused cells and 154 unused wires.
<suppressed ~5 debug messages>

12.10. Executing CHECK pass (checking for obvious problems).
Checking module rio...
Found and reported 0 problems.

12.11. Executing OPT pass (performing simple optimizations).

12.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

12.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

12.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rio.
Performed a total of 0 changes.

12.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 1 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 2 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 3 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 4 on $procdff$687 ($dff) from module rio.
Setting constant 1-bit at position 5 on $procdff$687 ($dff) from module rio.
Setting constant 1-bit at position 6 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 7 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 8 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 9 on $procdff$687 ($dff) from module rio.
Setting constant 1-bit at position 10 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 11 on $procdff$687 ($dff) from module rio.
Setting constant 1-bit at position 12 on $procdff$687 ($dff) from module rio.
Setting constant 1-bit at position 13 on $procdff$687 ($dff) from module rio.
Setting constant 1-bit at position 14 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 15 on $procdff$687 ($dff) from module rio.
Setting constant 1-bit at position 16 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 17 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 18 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 19 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 20 on $procdff$687 ($dff) from module rio.
Setting constant 1-bit at position 21 on $procdff$687 ($dff) from module rio.
Setting constant 1-bit at position 22 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 23 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 24 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 25 on $procdff$687 ($dff) from module rio.
Setting constant 1-bit at position 26 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 27 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 28 on $procdff$687 ($dff) from module rio.
Setting constant 1-bit at position 29 on $procdff$687 ($dff) from module rio.
Setting constant 1-bit at position 30 on $procdff$687 ($dff) from module rio.
Setting constant 0-bit at position 31 on $procdff$687 ($dff) from module rio.

12.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..
Removed 0 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

12.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.11.9. Rerunning OPT passes. (Maybe there is more to do..)

12.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

12.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rio.
Performed a total of 0 changes.

12.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.11.13. Executing OPT_DFF pass (perform DFF optimizations).

12.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.11.16. Finished OPT passes. (There is nothing left to do.)

12.12. Executing FSM pass (extract and optimize FSM).

12.12.1. Executing FSM_DETECT pass (finding FSMs in design).

12.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

12.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

12.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

12.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

12.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

12.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

12.13. Executing OPT pass (performing simple optimizations).

12.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

12.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rio.
Performed a total of 0 changes.

12.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$689 ($dff) from module rio (D = $procmux$619_Y, Q = \timeout_counter, rval = 23'00000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$699 ($sdff) from module rio (D = $add$rio.v:91$389_Y [22:0], Q = \timeout_counter).
Adding EN signal on $procdff$688 ($dff) from module rio (D = $procmux$625_Y, Q = \INTERFACE_TIMEOUT).
Adding EN signal on $flatten\stepdir5.$procdff$678 ($dff) from module rio (D = $flatten\stepdir5.$procmux$557_Y, Q = \stepdir5.positionMem).
Adding EN signal on $flatten\stepdir5.$procdff$675 ($dff) from module rio (D = $flatten\stepdir5.$not$stepdir.v:27$442_Y, Q = \stepdir5.step).
Adding EN signal on $flatten\stepdir4.$procdff$678 ($dff) from module rio (D = $flatten\stepdir4.$procmux$557_Y, Q = \stepdir4.positionMem).
Adding EN signal on $flatten\stepdir4.$procdff$675 ($dff) from module rio (D = $flatten\stepdir4.$not$stepdir.v:27$442_Y, Q = \stepdir4.step).
Adding EN signal on $flatten\stepdir3.$procdff$678 ($dff) from module rio (D = $flatten\stepdir3.$procmux$557_Y, Q = \stepdir3.positionMem).
Adding EN signal on $flatten\stepdir3.$procdff$675 ($dff) from module rio (D = $flatten\stepdir3.$not$stepdir.v:27$442_Y, Q = \stepdir3.step).
Adding EN signal on $flatten\spi1.$procdff$672 ($dff) from module rio (D = { \spi1.byte_data_receive [166:0] \PININ_SPI1_MOSI }, Q = \spi1.byte_data_receive).
Adding SRST signal on $flatten\spi1.$procdff$671 ($dff) from module rio (D = $flatten\spi1.$procmux$544_Y, Q = \spi1.bitcnt, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$725 ($sdff) from module rio (D = $flatten\spi1.$add$spi.v:33$458_Y, Q = \spi1.bitcnt).
Adding EN signal on $flatten\spi1.$procdff$670 ($dff) from module rio (D = \spi1.byte_data_receive, Q = \spi1.byte_data_received).
Adding SRST signal on $flatten\spi1.$procdff$669 ($dff) from module rio (D = $flatten\spi1.$procmux$531_Y, Q = \spi1.sync, rval = 1'0).
Adding EN signal on $flatten\spi1.$procdff$668 ($dff) from module rio (D = $flatten\spi1.$procmux$527_Y, Q = \spi1.byte_data_sent).
Adding SRST signal on $auto$ff.cc:266:slice$731 ($dffe) from module rio (D = $flatten\spi1.$procmux$524_Y [167:136], Q = \spi1.byte_data_sent [167:136], rval = 1635017060).
Adding SRST signal on $flatten\pwmout16.$procdff$682 ($dff) from module rio (D = $flatten\pwmout16.$procmux$581_Y, Q = \pwmout16.pulse, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$740 ($sdff) from module rio (D = $flatten\pwmout16.$procmux$581_Y, Q = \pwmout16.pulse).
Adding EN signal on $flatten\pwmout16.$procdff$680 ($dff) from module rio (D = $flatten\pwmout16.$procmux$587_Y, Q = \pwmout16.counter).
Adding SRST signal on $auto$ff.cc:266:slice$748 ($dffe) from module rio (D = $flatten\pwmout16.$add$pwmout.v:29$427_Y [20:0], Q = \pwmout16.counter, rval = 21'000000000000000000000).
Adding EN signal on $flatten\pwmin17.$procdff$685 ($dff) from module rio (D = $flatten\pwmin17.$procmux$594_Y, Q = \pwmin17.width_cnt).
Adding SRST signal on $auto$ff.cc:266:slice$750 ($dffe) from module rio (D = $flatten\pwmin17.$add$pwmin.v:19$417_Y, Q = \pwmin17.width_cnt, rval = 0).
Adding SRST signal on $flatten\pwmin17.$procdff$684 ($dff) from module rio (D = $flatten\pwmin17.$procmux$602_Y, Q = \pwmin17.valid, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$754 ($sdff) from module rio (D = 1'0, Q = \pwmin17.valid).
Adding EN signal on $flatten\pwmin17.$procdff$683 ($dff) from module rio (D = $flatten\pwmin17.$0\width[31:0], Q = \pwmin17.width).
Adding EN signal on $flatten\blink0.$procdff$667 ($dff) from module rio (D = $flatten\blink0.$not$blink.v:15$467_Y, Q = \blink0.rled).
Adding SRST signal on $flatten\blink0.$procdff$666 ($dff) from module rio (D = $flatten\blink0.$sub$blink.v:17$468_Y [24:0], Q = \blink0.counter, rval = 25'0111000110111001010010000).

12.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..
Removed 37 unused cells and 37 unused wires.
<suppressed ~38 debug messages>

12.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.
<suppressed ~3 debug messages>

12.13.9. Rerunning OPT passes. (Maybe there is more to do..)

12.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

12.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rio.
Performed a total of 0 changes.

12.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

12.13.13. Executing OPT_DFF pass (perform DFF optimizations).

12.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

12.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.13.16. Rerunning OPT passes. (Maybe there is more to do..)

12.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

12.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rio.
Performed a total of 0 changes.

12.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.13.20. Executing OPT_DFF pass (perform DFF optimizations).

12.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.13.23. Finished OPT passes. (There is nothing left to do.)

12.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell rio.$eq$rio.v:81$385 ($eq).
Removed top 10 bits (of 32) from port B of cell rio.$lt$rio.v:90$388 ($lt).
Removed top 31 bits (of 32) from port B of cell rio.$add$rio.v:91$389 ($add).
Removed top 9 bits (of 32) from port Y of cell rio.$add$rio.v:91$389 ($add).
Removed top 31 bits (of 32) from port B of cell rio.$flatten\blink0.$sub$blink.v:17$468 ($sub).
Removed top 7 bits (of 32) from port Y of cell rio.$flatten\blink0.$sub$blink.v:17$468 ($sub).
Removed top 32 bits (of 168) from FF cell rio.$auto$ff.cc:266:slice$727 ($dffe).
Removed top 32 bits (of 168) from mux cell rio.$flatten\spi1.$procmux$527 ($mux).
Removed top 1 bits (of 32) from port B of cell rio.$flatten\spi1.$eq$spi.v:41$460 ($eq).
Removed top 15 bits (of 16) from port B of cell rio.$flatten\spi1.$add$spi.v:33$458 ($add).
Removed top 1 bits (of 2) from port B of cell rio.$flatten\spi1.$eq$spi.v:22$455 ($eq).
Removed top 1 bits (of 2) from port B of cell rio.$flatten\spi1.$eq$spi.v:17$450 ($eq).
Removed top 30 bits (of 32) from port B of cell rio.$flatten\stepdir3.$sub$stepdir.v:33$444 ($sub).
Removed top 30 bits (of 32) from port B of cell rio.$flatten\stepdir3.$add$stepdir.v:31$443 ($add).
Removed top 31 bits (of 32) from port B of cell rio.$flatten\stepdir3.$add$stepdir.v:24$437 ($add).
Removed top 31 bits (of 32) from port B of cell rio.$flatten\stepdir3.$gt$stepdir.v:12$434 ($gt).
Removed top 30 bits (of 32) from port B of cell rio.$flatten\stepdir4.$sub$stepdir.v:33$444 ($sub).
Removed top 30 bits (of 32) from port B of cell rio.$flatten\stepdir4.$add$stepdir.v:31$443 ($add).
Removed top 31 bits (of 32) from port B of cell rio.$flatten\stepdir4.$add$stepdir.v:24$437 ($add).
Removed top 31 bits (of 32) from port B of cell rio.$flatten\stepdir4.$gt$stepdir.v:12$434 ($gt).
Removed top 30 bits (of 32) from port B of cell rio.$flatten\stepdir5.$sub$stepdir.v:33$444 ($sub).
Removed top 30 bits (of 32) from port B of cell rio.$flatten\stepdir5.$add$stepdir.v:31$443 ($add).
Removed top 31 bits (of 32) from port B of cell rio.$flatten\stepdir5.$add$stepdir.v:24$437 ($add).
Removed top 31 bits (of 32) from port B of cell rio.$flatten\stepdir5.$gt$stepdir.v:12$434 ($gt).
Removed top 1 bits (of 21) from port B of cell rio.$flatten\pwmout16.$eq$pwmout.v:30$428 ($eq).
Removed top 31 bits (of 32) from port B of cell rio.$flatten\pwmout16.$add$pwmout.v:29$427 ($add).
Removed top 11 bits (of 32) from port Y of cell rio.$flatten\pwmout16.$add$pwmout.v:29$427 ($add).
Removed top 31 bits (of 32) from port B of cell rio.$flatten\pwmout16.$gt$pwmout.v:21$424 ($gt).
Removed top 10 bits (of 32) from port B of cell rio.$flatten\pwmin17.$gt$pwmin.v:25$419 ($gt).
Removed top 31 bits (of 32) from port B of cell rio.$flatten\pwmin17.$add$pwmin.v:19$417 ($add).
Removed top 1 bits (of 2) from port B of cell rio.$flatten\pwmin17.$eq$pwmin.v:13$414 ($eq).
Removed top 9 bits (of 32) from wire rio.$add$rio.v:91$389_Y.
Removed top 11 bits (of 32) from wire rio.$flatten\pwmout16.$add$pwmout.v:29$427_Y.
Removed top 32 bits (of 168) from wire rio.$flatten\spi1.$procmux$527_Y.
Removed top 32 bits (of 168) from wire rio.rx_data.
Removed top 32 bits (of 168) from wire rio.tx_data.

12.15. Executing PEEPOPT pass (run peephole optimizers).

12.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

12.17. Executing SHARE pass (SAT-based resource sharing).

12.18. Executing TECHMAP pass (map to technology primitives).

12.18.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

12.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~114 debug messages>

12.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.21. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

12.22. Executing WREDUCE pass (reducing word size of cells).

12.23. Executing TECHMAP pass (map to technology primitives).

12.23.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

12.23.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

12.23.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

12.24. Executing OPT_EXPR pass (perform const folding).

12.25. Executing WREDUCE pass (reducing word size of cells).

12.26. Executing ICE40_DSP pass (map multipliers).

12.27. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module rio:
  creating $macc model for $add$rio.v:91$389 ($add).
  creating $macc model for $flatten\blink0.$sub$blink.v:17$468 ($sub).
  creating $macc model for $flatten\pwmin17.$add$pwmin.v:19$417 ($add).
  creating $macc model for $flatten\pwmout16.$add$pwmout.v:29$427 ($add).
  creating $macc model for $flatten\pwmout16.$neg$pwmout.v:25$425 ($neg).
  creating $macc model for $flatten\spi1.$add$spi.v:33$458 ($add).
  creating $macc model for $flatten\stepdir3.$add$stepdir.v:24$437 ($add).
  creating $macc model for $flatten\stepdir3.$add$stepdir.v:31$443 ($add).
  creating $macc model for $flatten\stepdir3.$neg$stepdir.v:22$436 ($neg).
  creating $macc model for $flatten\stepdir3.$sub$stepdir.v:33$444 ($sub).
  creating $macc model for $flatten\stepdir4.$add$stepdir.v:24$437 ($add).
  creating $macc model for $flatten\stepdir4.$add$stepdir.v:31$443 ($add).
  creating $macc model for $flatten\stepdir4.$neg$stepdir.v:22$436 ($neg).
  creating $macc model for $flatten\stepdir4.$sub$stepdir.v:33$444 ($sub).
  creating $macc model for $flatten\stepdir5.$add$stepdir.v:24$437 ($add).
  creating $macc model for $flatten\stepdir5.$add$stepdir.v:31$443 ($add).
  creating $macc model for $flatten\stepdir5.$neg$stepdir.v:22$436 ($neg).
  creating $macc model for $flatten\stepdir5.$sub$stepdir.v:33$444 ($sub).
  creating $alu model for $macc $flatten\stepdir5.$sub$stepdir.v:33$444.
  creating $alu model for $macc $flatten\stepdir5.$neg$stepdir.v:22$436.
  creating $alu model for $macc $flatten\stepdir5.$add$stepdir.v:31$443.
  creating $alu model for $macc $flatten\stepdir5.$add$stepdir.v:24$437.
  creating $alu model for $macc $flatten\stepdir4.$sub$stepdir.v:33$444.
  creating $alu model for $macc $flatten\stepdir4.$neg$stepdir.v:22$436.
  creating $alu model for $macc $flatten\stepdir4.$add$stepdir.v:31$443.
  creating $alu model for $macc $flatten\stepdir4.$add$stepdir.v:24$437.
  creating $alu model for $macc $flatten\stepdir3.$sub$stepdir.v:33$444.
  creating $alu model for $macc $flatten\stepdir3.$neg$stepdir.v:22$436.
  creating $alu model for $macc $flatten\stepdir3.$add$stepdir.v:31$443.
  creating $alu model for $macc $flatten\stepdir3.$add$stepdir.v:24$437.
  creating $alu model for $macc $flatten\spi1.$add$spi.v:33$458.
  creating $alu model for $macc $flatten\pwmout16.$neg$pwmout.v:25$425.
  creating $alu model for $macc $flatten\pwmout16.$add$pwmout.v:29$427.
  creating $alu model for $macc $flatten\pwmin17.$add$pwmin.v:19$417.
  creating $alu model for $macc $flatten\blink0.$sub$blink.v:17$468.
  creating $alu model for $macc $add$rio.v:91$389.
  creating $alu model for $flatten\pwmin17.$gt$pwmin.v:25$419 ($gt): new $alu
  creating $alu model for $flatten\pwmout16.$gt$pwmout.v:21$424 ($gt): new $alu
  creating $alu model for $flatten\stepdir3.$ge$stepdir.v:26$441 ($ge): new $alu
  creating $alu model for $flatten\stepdir3.$gt$stepdir.v:12$434 ($gt): new $alu
  creating $alu model for $flatten\stepdir4.$ge$stepdir.v:26$441 ($ge): new $alu
  creating $alu model for $flatten\stepdir4.$gt$stepdir.v:12$434 ($gt): new $alu
  creating $alu model for $flatten\stepdir5.$ge$stepdir.v:26$441 ($ge): new $alu
  creating $alu model for $flatten\stepdir5.$gt$stepdir.v:12$434 ($gt): new $alu
  creating $alu model for $lt$rio.v:90$388 ($lt): new $alu
  creating $alu cell for $lt$rio.v:90$388: $auto$alumacc.cc:485:replace_alu$784
  creating $alu cell for $flatten\stepdir5.$gt$stepdir.v:12$434: $auto$alumacc.cc:485:replace_alu$795
  creating $alu cell for $flatten\stepdir5.$ge$stepdir.v:26$441: $auto$alumacc.cc:485:replace_alu$802
  creating $alu cell for $flatten\stepdir4.$gt$stepdir.v:12$434: $auto$alumacc.cc:485:replace_alu$811
  creating $alu cell for $flatten\stepdir4.$ge$stepdir.v:26$441: $auto$alumacc.cc:485:replace_alu$818
  creating $alu cell for $flatten\stepdir3.$gt$stepdir.v:12$434: $auto$alumacc.cc:485:replace_alu$831
  creating $alu cell for $flatten\stepdir3.$ge$stepdir.v:26$441: $auto$alumacc.cc:485:replace_alu$838
  creating $alu cell for $flatten\pwmout16.$gt$pwmout.v:21$424: $auto$alumacc.cc:485:replace_alu$847
  creating $alu cell for $flatten\pwmin17.$gt$pwmin.v:25$419: $auto$alumacc.cc:485:replace_alu$854
  creating $alu cell for $add$rio.v:91$389: $auto$alumacc.cc:485:replace_alu$859
  creating $alu cell for $flatten\blink0.$sub$blink.v:17$468: $auto$alumacc.cc:485:replace_alu$862
  creating $alu cell for $flatten\pwmin17.$add$pwmin.v:19$417: $auto$alumacc.cc:485:replace_alu$865
  creating $alu cell for $flatten\pwmout16.$add$pwmout.v:29$427: $auto$alumacc.cc:485:replace_alu$868
  creating $alu cell for $flatten\pwmout16.$neg$pwmout.v:25$425: $auto$alumacc.cc:485:replace_alu$871
  creating $alu cell for $flatten\spi1.$add$spi.v:33$458: $auto$alumacc.cc:485:replace_alu$874
  creating $alu cell for $flatten\stepdir3.$add$stepdir.v:24$437: $auto$alumacc.cc:485:replace_alu$877
  creating $alu cell for $flatten\stepdir3.$add$stepdir.v:31$443: $auto$alumacc.cc:485:replace_alu$880
  creating $alu cell for $flatten\stepdir3.$neg$stepdir.v:22$436: $auto$alumacc.cc:485:replace_alu$883
  creating $alu cell for $flatten\stepdir3.$sub$stepdir.v:33$444: $auto$alumacc.cc:485:replace_alu$886
  creating $alu cell for $flatten\stepdir4.$add$stepdir.v:24$437: $auto$alumacc.cc:485:replace_alu$889
  creating $alu cell for $flatten\stepdir4.$add$stepdir.v:31$443: $auto$alumacc.cc:485:replace_alu$892
  creating $alu cell for $flatten\stepdir4.$neg$stepdir.v:22$436: $auto$alumacc.cc:485:replace_alu$895
  creating $alu cell for $flatten\stepdir4.$sub$stepdir.v:33$444: $auto$alumacc.cc:485:replace_alu$898
  creating $alu cell for $flatten\stepdir5.$add$stepdir.v:24$437: $auto$alumacc.cc:485:replace_alu$901
  creating $alu cell for $flatten\stepdir5.$add$stepdir.v:31$443: $auto$alumacc.cc:485:replace_alu$904
  creating $alu cell for $flatten\stepdir5.$neg$stepdir.v:22$436: $auto$alumacc.cc:485:replace_alu$907
  creating $alu cell for $flatten\stepdir5.$sub$stepdir.v:33$444: $auto$alumacc.cc:485:replace_alu$910
  created 27 $alu and 0 $macc cells.

12.28. Executing OPT pass (performing simple optimizations).

12.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.
<suppressed ~3 debug messages>

12.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

12.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rio.
Performed a total of 0 changes.

12.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.28.6. Executing OPT_DFF pass (perform DFF optimizations).

12.28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..
Removed 1 unused cells and 10 unused wires.
<suppressed ~2 debug messages>

12.28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.28.9. Rerunning OPT passes. (Maybe there is more to do..)

12.28.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

12.28.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rio.
Performed a total of 0 changes.

12.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.28.13. Executing OPT_DFF pass (perform DFF optimizations).

12.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.28.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.28.16. Finished OPT passes. (There is nothing left to do.)

12.29. Executing MEMORY pass.

12.29.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

12.29.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

12.29.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

12.29.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

12.29.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

12.29.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.29.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

12.29.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

12.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.29.10. Executing MEMORY_COLLECT pass (generating $mem cells).

12.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.31. Executing MEMORY_LIBMAP pass (mapping memories to cells).

12.32. Executing TECHMAP pass (map to technology primitives).

12.32.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

12.32.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

12.32.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

12.33. Executing ICE40_BRAMINIT pass.

12.34. Executing OPT pass (performing simple optimizations).

12.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.
<suppressed ~37 debug messages>

12.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.34.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$760 ($dffe) from module rio (D = $flatten\pwmin17.$add$pwmin.v:19$417_Y, Q = \pwmin17.width, rval = 2981200).

12.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..
Removed 1 unused cells and 8 unused wires.
<suppressed ~2 debug messages>

12.34.5. Rerunning OPT passes. (Removed registers in this run.)

12.34.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.
<suppressed ~1 debug messages>

12.34.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.34.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$738 ($sdffce) from module rio (D = { \spi1.byte_data_sent [166] \spi1.byte_data_sent [163:160] \spi1.byte_data_sent [158] \spi1.byte_data_sent [154] \spi1.byte_data_sent [152:150] \spi1.byte_data_sent [147:144] \spi1.byte_data_sent [142] \spi1.byte_data_sent [139:138] \spi1.byte_data_sent [136:135] }, Q = { \spi1.byte_data_sent [167] \spi1.byte_data_sent [164:161] \spi1.byte_data_sent [159] \spi1.byte_data_sent [155] \spi1.byte_data_sent [153:151] \spi1.byte_data_sent [148:145] \spi1.byte_data_sent [143] \spi1.byte_data_sent [140:139] \spi1.byte_data_sent [137:136] }, rval = 19'0000000000000000000).

12.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

12.34.10. Rerunning OPT passes. (Removed registers in this run.)

12.34.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.34.13. Executing OPT_DFF pass (perform DFF optimizations).

12.34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.34.15. Finished fast OPT passes.

12.35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

12.36. Executing OPT pass (performing simple optimizations).

12.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

12.36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rio.
    Consolidated identical input bits for $mux cell $flatten\spi1.$procmux$522:
      Old ports: A={ \spi1.byte_data_sent [166:0] 1'0 }, B=168'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\spi1.$procmux$522_Y
      New ports: A=\spi1.byte_data_sent [166:0], B=167'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\spi1.$procmux$522_Y [167:1]
      New connections: $flatten\spi1.$procmux$522_Y [0] = 1'0
  Optimizing cells in module \rio.
Performed a total of 1 changes.

12.36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.36.6. Executing OPT_DFF pass (perform DFF optimizations).

12.36.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.36.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.36.9. Rerunning OPT passes. (Maybe there is more to do..)

12.36.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

12.36.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rio.
Performed a total of 0 changes.

12.36.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.36.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$739 ($dffe) from module rio (D = \pwmin17.valid, Q = \spi1.byte_data_sent [0], rval = 1'0).

12.36.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.36.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.36.16. Rerunning OPT passes. (Maybe there is more to do..)

12.36.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

12.36.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rio.
Performed a total of 0 changes.

12.36.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.36.20. Executing OPT_DFF pass (perform DFF optimizations).

12.36.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.36.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.36.23. Finished OPT passes. (There is nothing left to do.)

12.37. Executing ICE40_WRAPCARRY pass (wrap carries).

12.38. Executing TECHMAP pass (map to technology primitives).

12.38.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

12.38.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

12.38.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$e874d9688cf6f9b1e7354dc696c66145a4e4548c\_80_ice40_alu for cells of type $alu.
Using template $paramod$7b00947614a4c48e09c066dca449366ddfa907a5\_80_ice40_alu for cells of type $alu.
Using template $paramod$6b2e55a5f89bfecc6aebd640439f7b15a0e51965\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$6412f7f13655de512a17af2c71a87b50b4a57324\_80_ice40_alu for cells of type $alu.
Using template $paramod$050f15daba5036a0512adf25d3c6631f629623f7\_80_ice40_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$7a00885c4503e0d6395d87bcf5ed878899b94083\_80_ice40_alu for cells of type $alu.
Using template $paramod$36fdbc18fab0758c8553dda57bd33e3f8f3e8765\_80_ice40_alu for cells of type $alu.
Using template $paramod$93b49458bab1c00eb32aff458c583f46ff61e60f\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~594 debug messages>

12.39. Executing OPT pass (performing simple optimizations).

12.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.
<suppressed ~2228 debug messages>

12.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
<suppressed ~1119 debug messages>
Removed a total of 373 cells.

12.39.3. Executing OPT_DFF pass (perform DFF optimizations).

12.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..
Removed 200 unused cells and 630 unused wires.
<suppressed ~202 debug messages>

12.39.5. Finished fast OPT passes.

12.40. Executing ICE40_OPT pass (performing simple optimizations).

12.40.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$784.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$784.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$795.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$795.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$811.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$811.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$831.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$831.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$847.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$847.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$854.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$854.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$859.slice[0].carry: CO=\timeout_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$862.slice[0].carry: CO=\blink0.counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$865.slice[0].carry: CO=\pwmin17.width_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$868.slice[0].carry: CO=\pwmout16.counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$871.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$847.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$874.slice[0].carry: CO=\spi1.bitcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$877.slice[0].carry: CO=\stepdir3.jointCounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$880.slice[0].carry: CO=\stepdir3.positionMem [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$883.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$831.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$886.slice[0].carry: CO=\stepdir3.positionMem [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$889.slice[0].carry: CO=\stepdir4.jointCounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$892.slice[0].carry: CO=\stepdir4.positionMem [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$895.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$811.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$898.slice[0].carry: CO=\stepdir4.positionMem [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$901.slice[0].carry: CO=\stepdir5.jointCounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$904.slice[0].carry: CO=\stepdir5.positionMem [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$907.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$795.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) rio.$auto$alumacc.cc:485:replace_alu$910.slice[0].carry: CO=\stepdir5.positionMem [0]

12.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.
<suppressed ~1 debug messages>

12.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

12.40.4. Executing OPT_DFF pass (perform DFF optimizations).

12.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..
Removed 2 unused cells and 0 unused wires.
<suppressed ~2 debug messages>

12.40.6. Rerunning OPT passes. (Removed registers in this run.)

12.40.7. Running ICE40 specific optimizations.

12.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.40.10. Executing OPT_DFF pass (perform DFF optimizations).

12.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.40.12. Finished OPT passes. (There is nothing left to do.)

12.41. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

12.42. Executing TECHMAP pass (map to technology primitives).

12.42.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

12.42.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~982 debug messages>

12.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.44. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping rio.$auto$alumacc.cc:485:replace_alu$795.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$811.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$831.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$847.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$859.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$862.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$865.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$868.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$874.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$877.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$880.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$886.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$889.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$892.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$898.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$901.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$904.slice[0].carry ($lut).
Mapping rio.$auto$alumacc.cc:485:replace_alu$910.slice[0].carry ($lut).

12.45. Executing ICE40_OPT pass (performing simple optimizations).

12.45.1. Running ICE40 specific optimizations.

12.45.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.
<suppressed ~408 debug messages>

12.45.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
<suppressed ~513 debug messages>
Removed a total of 171 cells.

12.45.4. Executing OPT_DFF pass (perform DFF optimizations).

12.45.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..
Removed 0 unused cells and 4951 unused wires.
<suppressed ~1 debug messages>

12.45.6. Rerunning OPT passes. (Removed registers in this run.)

12.45.7. Running ICE40 specific optimizations.

12.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.
<suppressed ~3 debug messages>

12.45.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.45.10. Executing OPT_DFF pass (perform DFF optimizations).

12.45.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.45.12. Rerunning OPT passes. (Removed registers in this run.)

12.45.13. Running ICE40 specific optimizations.

12.45.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.45.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.45.16. Executing OPT_DFF pass (perform DFF optimizations).

12.45.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.45.18. Finished OPT passes. (There is nothing left to do.)

12.46. Executing TECHMAP pass (map to technology primitives).

12.46.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

12.46.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

12.47. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

12.48. Executing ABC9 pass.

12.48.1. Executing ABC9_OPS pass (helper functions for ABC9).

12.48.2. Executing ABC9_OPS pass (helper functions for ABC9).

12.48.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module rio.
Found 0 SCCs.

12.48.4. Executing ABC9_OPS pass (helper functions for ABC9).

12.48.5. Executing PROC pass (convert processes to netlists).

12.48.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.48.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

12.48.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

12.48.5.4. Executing PROC_INIT pass (extract init attributes).

12.48.5.5. Executing PROC_ARST pass (detect async resets in processes).

12.48.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

12.48.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

12.48.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

12.48.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

12.48.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

12.48.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.48.5.12. Executing OPT_EXPR pass (perform const folding).

12.48.6. Executing TECHMAP pass (map to technology primitives).

12.48.6.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

12.48.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~126 debug messages>

12.48.7. Executing OPT pass (performing simple optimizations).

12.48.7.1. Executing OPT_EXPR pass (perform const folding).

12.48.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

12.48.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

12.48.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

12.48.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

12.48.7.6. Executing OPT_DFF pass (perform DFF optimizations).

12.48.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

12.48.7.8. Executing OPT_EXPR pass (perform const folding).

12.48.7.9. Finished OPT passes. (There is nothing left to do.)

12.48.8. Executing TECHMAP pass (map to technology primitives).

12.48.8.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

12.48.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

12.48.9. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

12.48.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1147 debug messages>

12.48.11. Executing ABC9_OPS pass (helper functions for ABC9).

12.48.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

12.48.13. Executing TECHMAP pass (map to technology primitives).

12.48.13.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

12.48.13.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_CARRY for cells of type SB_CARRY.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~147 debug messages>

12.48.14. Executing OPT pass (performing simple optimizations).

12.48.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.
<suppressed ~4 debug messages>

12.48.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

12.48.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rio..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.48.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rio.
Performed a total of 0 changes.

12.48.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.48.14.6. Executing OPT_DFF pass (perform DFF optimizations).

12.48.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

12.48.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.48.14.9. Rerunning OPT passes. (Maybe there is more to do..)

12.48.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rio..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.48.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rio.
Performed a total of 0 changes.

12.48.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rio'.
Removed a total of 0 cells.

12.48.14.13. Executing OPT_DFF pass (perform DFF optimizations).

12.48.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rio..

12.48.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rio.

12.48.14.16. Finished OPT passes. (There is nothing left to do.)

12.48.15. Executing AIGMAP pass (map logic to AIG).
Module rio: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

12.48.16. Executing AIGMAP pass (map logic to AIG).
Module rio: replaced 929 cells with 5719 new cells, skipped 3545 cells.
  replaced 5 cell types:
     257 $_OR_
     125 $_XOR_
       1 $_ANDNOT_
       2 $_ORNOT_
     544 $_MUX_
  not replaced 13 cell types:
       8 $scopeinfo
     358 $_NOT_
     285 $_AND_
     236 SB_DFF
     539 SB_DFFE
      15 SB_DFFSR
      11 SB_DFFSS
     133 SB_DFFESR
      26 SB_DFFESS
       1 SB_PLL40_PAD
     185 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
     960 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
     788 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1

12.48.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

12.48.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

12.48.16.3. Executing XAIGER backend.
<suppressed ~971 debug messages>
Extracted 2552 AND gates and 10630 wires from module `rio' to a netlist network with 973 inputs and 1176 outputs.

12.48.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

12.48.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    973/   1176  and =    2360  lev =   12 (0.64)  mem = 0.18 MB  box = 1933  bb = 1145
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 4 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    973/   1176  and =    2828  lev =   10 (0.56)  mem = 0.17 MB  ch =  294  box = 1812  bb = 1145
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 4 carries.
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =    2828.  Ch =   290.  Total mem =    1.73 MB. Peak cut mem =    0.04 MB.
ABC: P:  Del = 5355.00.  Ar =     924.0.  Edge =     3092.  Cut =    14385.  T =     0.04 sec
ABC: P:  Del = 5355.00.  Ar =     649.0.  Edge =     2447.  Cut =    14324.  T =     0.03 sec
ABC: P:  Del = 5355.00.  Ar =     620.0.  Edge =     2154.  Cut =    14500.  T =     0.03 sec
ABC: F:  Del = 5355.00.  Ar =     620.0.  Edge =     2160.  Cut =     9907.  T =     0.04 sec
ABC: A:  Del = 5355.00.  Ar =     618.0.  Edge =     2148.  Cut =     9912.  T =     0.06 sec
ABC: A:  Del = 5355.00.  Ar =     618.0.  Edge =     2148.  Cut =     9909.  T =     0.07 sec
ABC: Total time =     0.26 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    973/   1176  and =    1874  lev =   12 (0.57)  mem = 0.16 MB  box = 1809  bb = 1145
ABC: Mapping (K=4)  :  lut =    616  edge =    2126  lev =    7 (0.33)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   12  mem = 0.05 MB
ABC: LUT = 616 : 2=52 8.4 %  3=234 38.0 %  4=330 53.6 %  Ave = 3.45
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 4 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 3.54 seconds, total: 3.54 seconds

12.48.16.6. Executing AIGER frontend.
<suppressed ~4434 debug messages>
Removed 2805 unused cells and 11885 unused wires.

12.48.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      907
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      664
ABC RESULTS:           input signals:       44
ABC RESULTS:          output signals:     1176
Removing temp directory.

12.48.17. Executing TECHMAP pass (map to technology primitives).

12.48.17.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

12.48.17.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
No more expansions possible.
<suppressed ~670 debug messages>

12.49. Executing ICE40_WRAPCARRY pass (wrap carries).

12.50. Executing TECHMAP pass (map to technology primitives).

12.50.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

12.50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 314 unused cells and 14290 unused wires.

12.51. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1417
  1-LUT              291
  2-LUT               69
  3-LUT              726
  4-LUT              331
  with \SB_CARRY    (#0)  492
  with \SB_CARRY    (#1)  589

Eliminating LUTs.
Number of LUTs:     1417
  1-LUT              291
  2-LUT               69
  3-LUT              726
  4-LUT              331
  with \SB_CARRY    (#0)  492
  with \SB_CARRY    (#1)  589

Combining LUTs.
Number of LUTs:     1411
  1-LUT              291
  2-LUT               63
  3-LUT              720
  4-LUT              337
  with \SB_CARRY    (#0)  492
  with \SB_CARRY    (#1)  589

Eliminated 0 LUTs.
Combined 6 LUTs.
<suppressed ~7649 debug messages>

12.52. Executing TECHMAP pass (map to technology primitives).

12.52.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

12.52.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$b8f75cf9c6c06c079da053f4aa60c4d5363c32b3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$06af8e98b1ee32760d0eff675cf4988d49cbfdfa\$lut for cells of type $lut.
Using template $paramod$1114d560ed98e9182fe073c9893577168d869f6b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000110 for cells of type $lut.
Using template $paramod$aaf2ef5cf75121bbc717334d538c8a2de3e26e03\$lut for cells of type $lut.
Using template $paramod$9e1755e3954600257bb9b9ab192e2c0243b0f35a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$c1e4179198d86bbaf8ac5c0cd5967e4052e49ffe\$lut for cells of type $lut.
Using template $paramod$b7944410d6d04b6d6c1e394a2577bba154fa7c93\$lut for cells of type $lut.
Using template $paramod$9daee386039d07b0aa344545d30dda7d98529f57\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$64c98a93c00f2932cdb01ce29e3a216b58ad51fe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$609ff53b8e25fddda2f58be8d19c2d47b81baf45\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod$dd7c1583fe0ade167c7826c594e5d16b758a72fe\$lut for cells of type $lut.
Using template $paramod$323dbb47a6d14615772fecb6fe7c4bec277e6c6b\$lut for cells of type $lut.
Using template $paramod$1632c1c0242796acfc963a05742c4acd2f475c4e\$lut for cells of type $lut.
Using template $paramod$aab54572d5ffecd31253b36e73e9cb718d05be34\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
No more expansions possible.
<suppressed ~2194 debug messages>
Removed 0 unused cells and 2999 unused wires.

12.53. Executing AUTONAME pass.
Renamed 62351 objects in module rio (233 iterations).
<suppressed ~4905 debug messages>

12.54. Executing HIERARCHY pass (managing design hierarchy).

12.54.1. Analyzing design hierarchy..
Top module:  \rio

12.54.2. Analyzing design hierarchy..
Top module:  \rio
Removed 0 unused modules.

12.55. Printing statistics.

=== rio ===

   Number of wires:               2007
   Number of wire bits:           5244
   Number of public wires:        2007
   Number of public wire bits:    5244
   Number of ports:                 24
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3030
     $scopeinfo                      8
     SB_CARRY                      650
     SB_DFF                        236
     SB_DFFE                       539
     SB_DFFESR                     133
     SB_DFFESS                      26
     SB_DFFSR                       15
     SB_DFFSS                       11
     SB_LUT4                      1411
     SB_PLL40_PAD                    1

12.56. Executing CHECK pass (checking for obvious problems).
Checking module rio...
Found and reported 0 problems.

12.57. Executing JSON backend.

End of script. Logfile hash: 7f8da1d490, CPU: user 22.71s system 0.72s, MEM: 60.34 MB peak
Yosys 0.44+71 (git sha1 6b9321250, aarch64-linux-gnu-g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 12% 29x opt_clean (3 sec), 11% 43x read_verilog (3 sec), ...
