// Seed: 1955559277
module module_0;
  initial begin
    release id_1;
  end
  wire id_3;
  wire id_4;
  module_3();
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    input uwire id_5
);
  assign id_2 = 1 == ~(id_3);
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    output uwire id_2,
    output wand id_3,
    output wire id_4
);
  wire id_6;
  module_0();
endmodule
module module_3;
  wire id_1;
endmodule
