[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2019-02-01 21:12:42","objective":"* Introduction \n      -Moore’s rule\n      -Cost and TW's IC design \n* Production\n      -Mask\n      -Processing\n      -Cross-section , latch up\n      -Layout, Reverse Engineering\n      -Electro-Migration &amp; RC\n      -CMP &amp; Design Rule\n* Gate Level Design\n      -Logic Gates, Noise Margin\n      -Power, Fan-out and loading\n      -Timing of Logic Networks\n* Logic Networks\n      -Simulation, Cross Talk\n      -Test Patent Generation &amp; DFT\n* Introduction to Fin-FET","schedule":"week / date / topics\n01. 02/22/19 Chapter 1 Introduction (Moore’s rule)\n02. 03/01/19 調整放假\n03. 03/08/19 Chapter 1 Introduction (Cost and TW)\n04. 03/15/19 Chapter 2 (Mask)\n05. 03/22/19 Chapter 2 (Processing)\n06. 03/29/19 Quiz 1, Chapter 2 (Transistors)\n07. 04/05/19 清明節\n08. 04/12/19 Chapter 2 (Cross-section , latch up)\n09. 04/19/19 Midterm Examination\n10. 04/26/19 Review; Chapter 2 (Layout, Reverse Engineering)\n11. 05/03/19 Chapter 2 (Electro-Migration, RC &amp; CMP)\n12. 05/10/19 Chapter 2/3 (Design Rule / Logic Gates, Noise Margin)\n13. 05/17/19 Chapter 3 (Power, fan-out and loading, timing )\n14. 05/24/19 Quiz 2, Chapter 4 (Simulation, Cross Talk)\n15. 05/31/19 Chapter 4 (ATPG &amp; DFT)\n16. 06/07/19 端午節\n17. 06/14/19 Final Examination\n18. 06/21/19 Exam review and FinFet","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%","materials":"Textbook: \nModern VLSI Design \nSystem-on-Chip Design, \nPrentice Hall, \nby: Wayne Wolf\n\nReferences:\nULSI 製程技術 (新文京開發出版)\nby: 劉博文\n\nDigital Integrated Circuits \nA Design Perspective\nBy: Jan M. Rabaey, Anantha Chandrakasan, and Borivoje\n\nClass Notes online:\nhttp://www.cc.ntut.edu.tw/~dkao/","foreignLanguageTextbooks":true}]
