// Seed: 2136114667
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output tri id_1;
  parameter id_4 = 1;
  assign id_2 = id_1++;
  tri ["" : ""] id_5 = -1 ? id_5 : -1 ? id_5 : -1;
  wire id_6 = id_2;
endmodule
module module_1 #(
    parameter id_9 = 32'd14
) (
    output wand id_0,
    input tri id_1,
    output uwire id_2
    , id_18,
    input tri0 id_3,
    input supply1 id_4,
    input uwire id_5,
    input uwire id_6,
    input wire id_7,
    input wand id_8,
    input tri _id_9,
    output uwire id_10,
    output uwire id_11,
    input tri1 id_12,
    input wor id_13,
    output supply1 id_14,
    output wire id_15,
    inout tri1 id_16
);
  assign id_14 = -1;
  wire id_19;
  id_20 :
  assert property (@(negedge id_3) -1)
  else $signed(92);
  ;
  wire [-1 : id_9] id_21;
  xor primCall (
      id_15, id_4, id_13, id_3, id_21, id_19, id_16, id_18, id_8, id_1, id_12, id_6, id_7
  );
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
endmodule
