** Name: SimpleTwoStageOpAmp_SimpleOpAmp3_5

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp3_5 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=2e-6 W=23e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX0 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=10e-6 W=43e-6
mDiodeTransistorNmos3 FirstStageYinnerSourceLoad1 FirstStageYinnerSourceLoad1 sourceNmos sourceNmos nmos4 L=2e-6 W=262e-6
mDiodeTransistorPmos4 ibias ibias sourcePmos sourcePmos pmos4 L=1e-6 W=11e-6
mDiodeTransistorPmos5 outInputVoltageBiasXXpXX1 outInputVoltageBiasXXpXX1 VoltageBiasXXpXX1Yinner VoltageBiasXXpXX1Yinner pmos4 L=1e-6 W=57e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=200e-6
mNormalTransistorNmos7 out outFirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=600e-6
mNormalTransistorNmos8 outFirstStage inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=2e-6 W=282e-6
mNormalTransistorNmos9 outInputVoltageBiasXXpXX1 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=10e-6 W=512e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourceNmos sourceNmos nmos4 L=2e-6 W=262e-6
mNormalTransistorPmos11 inputVoltageBiasXXnXX1 ibias sourcePmos sourcePmos pmos4 L=1e-6 W=103e-6
mNormalTransistorPmos12 out outInputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=1e-6 W=200e-6
mNormalTransistorPmos13 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=129e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX0 ibias sourcePmos sourcePmos pmos4 L=1e-6 W=33e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=129e-6
mNormalTransistorPmos16 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=1e-6 W=598e-6
mNormalTransistorPmos17 VoltageBiasXXpXX1Yinner outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=57e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 3e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp3_5

** Expected Performance Values: 
** Gain: 100 dB
** Power consumption: 11.5141 mW
** Area: 9325 (mu_m)^2
** Transit frequency: 80.9191 MHz
** Transit frequency with error factor: 80.7486 MHz
** Slew rate: 94.9418 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 99 dB
** negPSRR: 100 dB
** posPSRR: 129 dB
** VoutMax: 3.25 V
** VoutMin: 0.160001 V
** VcmMax: 3.87001 V
** VcmMin: 0.150001 V


** Expected Currents: 
** NormalTransistorNmos: 355.928 muA
** NormalTransistorPmos: -30.4239 muA
** NormalTransistorPmos: -93.8879 muA
** DiodeTransistorNmos: 275.662 muA
** NormalTransistorNmos: 275.662 muA
** NormalTransistorNmos: 275.662 muA
** NormalTransistorPmos: -551.323 muA
** NormalTransistorPmos: -275.661 muA
** NormalTransistorPmos: -275.661 muA
** NormalTransistorNmos: 1251.17 muA
** NormalTransistorPmos: -1251.16 muA
** DiodeTransistorPmos: -1251.16 muA
** DiodeTransistorNmos: 30.4231 muA
** DiodeTransistorNmos: 93.8871 muA
** DiodeTransistorPmos: -355.927 muA
** NormalTransistorPmos: -355.928 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.21001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 0.714001  V
** out: 2.5  V
** outFirstStage: 0.562001  V
** outInputVoltageBiasXXpXX1: 2.68401  V
** outSourceVoltageBiasXXpXX1: 3.84201  V
** outVoltageBiasXXnXX0: 0.693001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 0.562001  V
** innerTransistorStack2Load1: 0.157001  V
** sourceTransconductance: 3.40901  V
** inner: 3.83701  V


.END