Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot treehash_8_core_sha256_height_6_tb_behav xil_defaultlib.treehash_8_core_sha256_height_6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.get_22_bytes_addr
Compiling module xil_defaultlib.RTL_crypto_hashblocks_sha256
Compiling module xil_defaultlib.treehash_fors_gen_leaf_8_core_sh...
Compiling module xil_defaultlib.treehash_8_core_sha256_height_6_...
Compiling module xil_defaultlib.glbl
Built simulation snapshot treehash_8_core_sha256_height_6_tb_behav
