Classic Timing Analyzer report for Ozy_Janus
Tue Mar 18 21:31:14 2008
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'SPI_SCK'
  9. Clock Setup: 'FX2_CLK'
 10. Clock Hold: 'IFCLK'
 11. Clock Hold: 'CLK_12MHZ'
 12. Clock Hold: 'PCLK_12MHZ'
 13. Clock Hold: 'SPI_SCK'
 14. Clock Hold: 'FX2_CLK'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                  ; To                                                                                                                                                     ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 9.301 ns                         ; GPIO[22]                                                                                                                                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]                                                                                                ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 26.114 ns                        ; Rx_control_0[0]                                                                                                                                       ; DEBUG_LED2                                                                                                                                             ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 13.952 ns                        ; MCLK_12MHZ                                                                                                                                            ; CLK_MCLK                                                                                                                                               ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 1.210 ns                         ; MDOUT                                                                                                                                                 ; q[0]                                                                                                                                                   ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; 1.947 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 52.95 MHz ( period = 18.886 ns ) ; frequency[22]                                                                                                                                         ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                               ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 12.908 ns ; 48.00 MHz ( period = 20.833 ns ) ; 126.18 MHz ( period = 7.925 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]                                                                                               ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                                                ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 17.562 ns ; 48.00 MHz ( period = 20.833 ns ) ; 305.72 MHz ( period = 3.271 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                                                 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                                                 ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 33.837 ns ; 12.50 MHz ( period = 80.000 ns ) ; 81.13 MHz ( period = 12.326 ns ) ; Tx_fifo_enable~_DUP_REG_13                                                                                                                            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 34.527 ns ; 12.29 MHz ( period = 81.380 ns ) ; 81.13 MHz ( period = 12.326 ns ) ; Tx_fifo_enable~_DUP_REG_13                                                                                                                            ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; -1.191 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; IFCLK      ; IFCLK      ; 16           ;
; Clock Hold: 'CLK_12MHZ'      ; -0.471 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ  ; 16           ;
; Clock Hold: 'PCLK_12MHZ'     ; -0.471 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 16           ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                                               ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                                                ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.238 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                                                 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                                                  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                                                                       ;                                                                                                                                                        ;            ;            ; 48           ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                         ;             ;
; Timing Models                                         ; Final              ;                 ;                         ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                    ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                   ;             ;
; Clock Settings                                        ; CLK_12MHZ          ;                 ; CLK_12MHZ               ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                  ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                   ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                   ;             ;
; Clock Settings                                        ; PCLK_12MHZ         ;                 ; PCLK_12MHZ              ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe3|dffe4a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe6|dffe7a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_ege1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 1.947 ns                                ; 52.95 MHz ( period = 18.886 ns )                    ; frequency[22]                                                                     ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.804 ns                 ; 26.857 ns               ;
; 2.257 ns                                ; 53.83 MHz ( period = 18.576 ns )                    ; loop_counter[5]                                                                   ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.433 ns                 ; 14.176 ns               ;
; 2.285 ns                                ; 53.91 MHz ( period = 18.548 ns )                    ; frequency[3]                                                                      ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 26.515 ns               ;
; 2.324 ns                                ; 54.03 MHz ( period = 18.509 ns )                    ; frequency[1]                                                                      ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.807 ns                 ; 26.483 ns               ;
; 2.341 ns                                ; 54.08 MHz ( period = 18.492 ns )                    ; frequency[6]                                                                      ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.805 ns                 ; 26.464 ns               ;
; 2.602 ns                                ; 54.85 MHz ( period = 18.231 ns )                    ; loop_counter[4]                                                                   ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.433 ns                 ; 13.831 ns               ;
; 2.685 ns                                ; 55.10 MHz ( period = 18.148 ns )                    ; loop_counter[5]                                                                   ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.441 ns                 ; 13.756 ns               ;
; 2.722 ns                                ; 55.22 MHz ( period = 18.111 ns )                    ; frequency[20]                                                                     ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.812 ns                 ; 26.090 ns               ;
; 2.862 ns                                ; 55.65 MHz ( period = 17.971 ns )                    ; frequency[22]                                                                     ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.804 ns                 ; 25.942 ns               ;
; 2.862 ns                                ; 55.65 MHz ( period = 17.971 ns )                    ; frequency[22]                                                                     ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.804 ns                 ; 25.942 ns               ;
; 2.862 ns                                ; 55.65 MHz ( period = 17.971 ns )                    ; frequency[22]                                                                     ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.804 ns                 ; 25.942 ns               ;
; 2.862 ns                                ; 55.65 MHz ( period = 17.971 ns )                    ; frequency[22]                                                                     ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.804 ns                 ; 25.942 ns               ;
; 2.862 ns                                ; 55.65 MHz ( period = 17.971 ns )                    ; frequency[22]                                                                     ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.804 ns                 ; 25.942 ns               ;
; 2.926 ns                                ; 55.84 MHz ( period = 17.907 ns )                    ; AD_state[1]                                                                       ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.429 ns                 ; 13.503 ns               ;
; 2.987 ns                                ; 56.03 MHz ( period = 17.846 ns )                    ; frequency[2]                                                                      ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 25.813 ns               ;
; 2.990 ns                                ; 56.04 MHz ( period = 17.843 ns )                    ; Equal2~197_OTERM157                                                               ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.433 ns                 ; 13.443 ns               ;
; 3.002 ns                                ; 56.08 MHz ( period = 17.831 ns )                    ; loop_counter[6]                                                                   ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.433 ns                 ; 13.431 ns               ;
; 3.030 ns                                ; 56.17 MHz ( period = 17.803 ns )                    ; loop_counter[4]                                                                   ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.441 ns                 ; 13.411 ns               ;
; 3.209 ns                                ; 56.74 MHz ( period = 17.624 ns )                    ; frequency[12]                                                                     ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.812 ns                 ; 25.603 ns               ;
; 3.222 ns                                ; 56.78 MHz ( period = 17.611 ns )                    ; frequency[3]                                                                      ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 25.578 ns               ;
; 3.222 ns                                ; 56.78 MHz ( period = 17.611 ns )                    ; frequency[3]                                                                      ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 25.578 ns               ;
; 3.222 ns                                ; 56.78 MHz ( period = 17.611 ns )                    ; frequency[3]                                                                      ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 25.578 ns               ;
; 3.222 ns                                ; 56.78 MHz ( period = 17.611 ns )                    ; frequency[3]                                                                      ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 25.578 ns               ;
; 3.222 ns                                ; 56.78 MHz ( period = 17.611 ns )                    ; frequency[3]                                                                      ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 25.578 ns               ;
; 3.230 ns                                ; 56.81 MHz ( period = 17.603 ns )                    ; frequency[0]                                                                      ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 25.570 ns               ;
; 3.261 ns                                ; 56.91 MHz ( period = 17.572 ns )                    ; frequency[1]                                                                      ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.807 ns                 ; 25.546 ns               ;
; 3.261 ns                                ; 56.91 MHz ( period = 17.572 ns )                    ; frequency[1]                                                                      ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.807 ns                 ; 25.546 ns               ;
; 3.261 ns                                ; 56.91 MHz ( period = 17.572 ns )                    ; frequency[1]                                                                      ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.807 ns                 ; 25.546 ns               ;
; 3.261 ns                                ; 56.91 MHz ( period = 17.572 ns )                    ; frequency[1]                                                                      ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.807 ns                 ; 25.546 ns               ;
; 3.261 ns                                ; 56.91 MHz ( period = 17.572 ns )                    ; frequency[1]                                                                      ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.807 ns                 ; 25.546 ns               ;
; 3.278 ns                                ; 56.96 MHz ( period = 17.555 ns )                    ; frequency[6]                                                                      ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.805 ns                 ; 25.527 ns               ;
; 3.278 ns                                ; 56.96 MHz ( period = 17.555 ns )                    ; frequency[6]                                                                      ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.805 ns                 ; 25.527 ns               ;
; 3.278 ns                                ; 56.96 MHz ( period = 17.555 ns )                    ; frequency[6]                                                                      ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.805 ns                 ; 25.527 ns               ;
; 3.278 ns                                ; 56.96 MHz ( period = 17.555 ns )                    ; frequency[6]                                                                      ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.805 ns                 ; 25.527 ns               ;
; 3.278 ns                                ; 56.96 MHz ( period = 17.555 ns )                    ; frequency[6]                                                                      ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.805 ns                 ; 25.527 ns               ;
; 3.354 ns                                ; 57.21 MHz ( period = 17.479 ns )                    ; AD_state[1]                                                                       ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.437 ns                 ; 13.083 ns               ;
; 3.418 ns                                ; 57.42 MHz ( period = 17.415 ns )                    ; Equal2~197_OTERM157                                                               ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.441 ns                 ; 13.023 ns               ;
; 3.430 ns                                ; 57.46 MHz ( period = 17.403 ns )                    ; loop_counter[6]                                                                   ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.441 ns                 ; 13.011 ns               ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.537 ns                ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.090 ns                  ; 2.557 ns                ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.090 ns                  ; 2.557 ns                ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.090 ns                  ; 2.557 ns                ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.090 ns                  ; 2.557 ns                ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.090 ns                  ; 2.557 ns                ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.090 ns                  ; 2.557 ns                ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.090 ns                  ; 2.557 ns                ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.090 ns                  ; 2.557 ns                ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.090 ns                  ; 2.557 ns                ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.090 ns                  ; 2.557 ns                ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.090 ns                  ; 2.557 ns                ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.537 ns                ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.090 ns                  ; 2.557 ns                ;
; 3.637 ns                                ; 58.15 MHz ( period = 17.196 ns )                    ; frequency[20]                                                                     ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.812 ns                 ; 25.175 ns               ;
; 3.637 ns                                ; 58.15 MHz ( period = 17.196 ns )                    ; frequency[20]                                                                     ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.812 ns                 ; 25.175 ns               ;
; 3.637 ns                                ; 58.15 MHz ( period = 17.196 ns )                    ; frequency[20]                                                                     ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.812 ns                 ; 25.175 ns               ;
; 3.637 ns                                ; 58.15 MHz ( period = 17.196 ns )                    ; frequency[20]                                                                     ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.812 ns                 ; 25.175 ns               ;
; 3.637 ns                                ; 58.15 MHz ( period = 17.196 ns )                    ; frequency[20]                                                                     ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.812 ns                 ; 25.175 ns               ;
; 3.747 ns                                ; 58.53 MHz ( period = 17.086 ns )                    ; frequency[29]                                                                     ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 25.053 ns               ;
; 3.773 ns                                ; 58.62 MHz ( period = 17.060 ns )                    ; loop_counter[5]                                                                   ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.433 ns                 ; 12.660 ns               ;
; 3.775 ns                                ; 75.29 MHz ( period = 13.282 ns )                    ; I2SAudioOut:I2SIQO|data[9]                                                        ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.421 ns                  ; 5.646 ns                ;
; 3.775 ns                                ; 75.29 MHz ( period = 13.282 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.421 ns                  ; 5.646 ns                ;
; 3.777 ns                                ; 58.63 MHz ( period = 17.056 ns )                    ; frequency[21]                                                                     ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.801 ns                 ; 25.024 ns               ;
; 3.786 ns                                ; 58.66 MHz ( period = 17.047 ns )                    ; frequency[19]                                                                     ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.801 ns                 ; 25.015 ns               ;
; 3.815 ns                                ; 75.75 MHz ( period = 13.202 ns )                    ; register[0]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.036 ns                  ; 2.221 ns                ;
; 3.840 ns                                ; 58.85 MHz ( period = 16.993 ns )                    ; AD_state[0]_OTERM163                                                              ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.439 ns                 ; 12.599 ns               ;
; 3.881 ns                                ; 76.51 MHz ( period = 13.070 ns )                    ; CCcount[1]                                                                        ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.419 ns                  ; 5.538 ns                ;
; 3.898 ns                                ; 59.05 MHz ( period = 16.935 ns )                    ; AD_state[0]_OTERM165                                                              ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.439 ns                 ; 12.541 ns               ;
; 3.924 ns                                ; 59.14 MHz ( period = 16.909 ns )                    ; frequency[2]                                                                      ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 24.876 ns               ;
; 3.924 ns                                ; 59.14 MHz ( period = 16.909 ns )                    ; frequency[2]                                                                      ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 24.876 ns               ;
; 3.924 ns                                ; 59.14 MHz ( period = 16.909 ns )                    ; frequency[2]                                                                      ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 24.876 ns               ;
; 3.924 ns                                ; 59.14 MHz ( period = 16.909 ns )                    ; frequency[2]                                                                      ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 24.876 ns               ;
; 3.924 ns                                ; 59.14 MHz ( period = 16.909 ns )                    ; frequency[2]                                                                      ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 24.876 ns               ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.048 ns                  ; 2.119 ns                ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.139 ns                ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.139 ns                ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.139 ns                ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.139 ns                ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.139 ns                ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.139 ns                ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.139 ns                ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.139 ns                ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.139 ns                ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.139 ns                ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.139 ns                ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.048 ns                  ; 2.119 ns                ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.139 ns                ;
; 3.945 ns                                ; 77.27 MHz ( period = 12.942 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.050 ns                  ; 2.105 ns                ;
; 3.945 ns                                ; 77.27 MHz ( period = 12.942 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.125 ns                ;
; 3.945 ns                                ; 77.27 MHz ( period = 12.942 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.125 ns                ;
; 3.945 ns                                ; 77.27 MHz ( period = 12.942 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.125 ns                ;
; 3.945 ns                                ; 77.27 MHz ( period = 12.942 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.125 ns                ;
; 3.945 ns                                ; 77.27 MHz ( period = 12.942 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.125 ns                ;
; 3.945 ns                                ; 77.27 MHz ( period = 12.942 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.125 ns                ;
; 3.945 ns                                ; 77.27 MHz ( period = 12.942 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.125 ns                ;
; 3.945 ns                                ; 77.27 MHz ( period = 12.942 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.125 ns                ;
; 3.945 ns                                ; 77.27 MHz ( period = 12.942 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.125 ns                ;
; 3.945 ns                                ; 77.27 MHz ( period = 12.942 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.125 ns                ;
; 3.945 ns                                ; 77.27 MHz ( period = 12.942 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.125 ns                ;
; 3.945 ns                                ; 77.27 MHz ( period = 12.942 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.050 ns                  ; 2.105 ns                ;
; 3.945 ns                                ; 77.27 MHz ( period = 12.942 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.125 ns                ;
; 3.947 ns                                ; 77.29 MHz ( period = 12.938 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.048 ns                  ; 2.101 ns                ;
; 3.947 ns                                ; 77.29 MHz ( period = 12.938 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.121 ns                ;
; 3.947 ns                                ; 77.29 MHz ( period = 12.938 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.121 ns                ;
; 3.947 ns                                ; 77.29 MHz ( period = 12.938 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.121 ns                ;
; 3.947 ns                                ; 77.29 MHz ( period = 12.938 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.121 ns                ;
; 3.947 ns                                ; 77.29 MHz ( period = 12.938 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.121 ns                ;
; 3.947 ns                                ; 77.29 MHz ( period = 12.938 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.121 ns                ;
; 3.947 ns                                ; 77.29 MHz ( period = 12.938 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.121 ns                ;
; 3.947 ns                                ; 77.29 MHz ( period = 12.938 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.121 ns                ;
; 3.947 ns                                ; 77.29 MHz ( period = 12.938 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.121 ns                ;
; 3.947 ns                                ; 77.29 MHz ( period = 12.938 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.121 ns                ;
; 3.947 ns                                ; 77.29 MHz ( period = 12.938 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.121 ns                ;
; 3.947 ns                                ; 77.29 MHz ( period = 12.938 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.048 ns                  ; 2.101 ns                ;
; 3.947 ns                                ; 77.29 MHz ( period = 12.938 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.121 ns                ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.048 ns                  ; 2.100 ns                ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.120 ns                ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.120 ns                ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.120 ns                ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.120 ns                ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.120 ns                ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.120 ns                ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.120 ns                ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.120 ns                ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.120 ns                ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.120 ns                ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.120 ns                ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.048 ns                  ; 2.100 ns                ;
; 3.948 ns                                ; 77.30 MHz ( period = 12.936 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.068 ns                  ; 2.120 ns                ;
; 3.950 ns                                ; 77.33 MHz ( period = 12.932 ns )                    ; Tx_fifo_enable~_DUP_REG                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.050 ns                  ; 2.100 ns                ;
; 3.950 ns                                ; 77.33 MHz ( period = 12.932 ns )                    ; Tx_fifo_enable~_DUP_REG                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.120 ns                ;
; 3.950 ns                                ; 77.33 MHz ( period = 12.932 ns )                    ; Tx_fifo_enable~_DUP_REG                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.120 ns                ;
; 3.950 ns                                ; 77.33 MHz ( period = 12.932 ns )                    ; Tx_fifo_enable~_DUP_REG                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.120 ns                ;
; 3.950 ns                                ; 77.33 MHz ( period = 12.932 ns )                    ; Tx_fifo_enable~_DUP_REG                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.120 ns                ;
; 3.950 ns                                ; 77.33 MHz ( period = 12.932 ns )                    ; Tx_fifo_enable~_DUP_REG                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.120 ns                ;
; 3.950 ns                                ; 77.33 MHz ( period = 12.932 ns )                    ; Tx_fifo_enable~_DUP_REG                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.120 ns                ;
; 3.950 ns                                ; 77.33 MHz ( period = 12.932 ns )                    ; Tx_fifo_enable~_DUP_REG                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.120 ns                ;
; 3.950 ns                                ; 77.33 MHz ( period = 12.932 ns )                    ; Tx_fifo_enable~_DUP_REG                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.120 ns                ;
; 3.950 ns                                ; 77.33 MHz ( period = 12.932 ns )                    ; Tx_fifo_enable~_DUP_REG                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.120 ns                ;
; 3.950 ns                                ; 77.33 MHz ( period = 12.932 ns )                    ; Tx_fifo_enable~_DUP_REG                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.120 ns                ;
; 3.950 ns                                ; 77.33 MHz ( period = 12.932 ns )                    ; Tx_fifo_enable~_DUP_REG                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.120 ns                ;
; 3.950 ns                                ; 77.33 MHz ( period = 12.932 ns )                    ; Tx_fifo_enable~_DUP_REG                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.050 ns                  ; 2.100 ns                ;
; 3.950 ns                                ; 77.33 MHz ( period = 12.932 ns )                    ; Tx_fifo_enable~_DUP_REG                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.070 ns                  ; 2.120 ns                ;
; 3.955 ns                                ; 77.39 MHz ( period = 12.922 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.051 ns                  ; 2.096 ns                ;
; 3.955 ns                                ; 77.39 MHz ( period = 12.922 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.071 ns                  ; 2.116 ns                ;
; 3.955 ns                                ; 77.39 MHz ( period = 12.922 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.071 ns                  ; 2.116 ns                ;
; 3.955 ns                                ; 77.39 MHz ( period = 12.922 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.071 ns                  ; 2.116 ns                ;
; 3.955 ns                                ; 77.39 MHz ( period = 12.922 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.071 ns                  ; 2.116 ns                ;
; 3.955 ns                                ; 77.39 MHz ( period = 12.922 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.071 ns                  ; 2.116 ns                ;
; 3.955 ns                                ; 77.39 MHz ( period = 12.922 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.071 ns                  ; 2.116 ns                ;
; 3.955 ns                                ; 77.39 MHz ( period = 12.922 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.071 ns                  ; 2.116 ns                ;
; 3.955 ns                                ; 77.39 MHz ( period = 12.922 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.071 ns                  ; 2.116 ns                ;
; 3.955 ns                                ; 77.39 MHz ( period = 12.922 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.071 ns                  ; 2.116 ns                ;
; 3.955 ns                                ; 77.39 MHz ( period = 12.922 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.071 ns                  ; 2.116 ns                ;
; 3.955 ns                                ; 77.39 MHz ( period = 12.922 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.071 ns                  ; 2.116 ns                ;
; 3.955 ns                                ; 77.39 MHz ( period = 12.922 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.051 ns                  ; 2.096 ns                ;
; 3.955 ns                                ; 77.39 MHz ( period = 12.922 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.071 ns                  ; 2.116 ns                ;
; 3.959 ns                                ; 59.26 MHz ( period = 16.874 ns )                    ; frequency[11]                                                                     ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.805 ns                 ; 24.846 ns               ;
; 3.999 ns                                ; 59.40 MHz ( period = 16.834 ns )                    ; AD_state[0]_OTERM163                                                              ; register[1]~_DUP_REG                                                                                                                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.431 ns                 ; 12.432 ns               ;
; 4.016 ns                                ; 78.13 MHz ( period = 12.800 ns )                    ; frequency[31]                                                                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 18.365 ns                 ; 14.349 ns               ;
; 4.057 ns                                ; 59.61 MHz ( period = 16.776 ns )                    ; AD_state[0]_OTERM165                                                              ; register[1]~_DUP_REG                                                                                                                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.431 ns                 ; 12.374 ns               ;
; 4.081 ns                                ; 78.93 MHz ( period = 12.670 ns )                    ; I2SAudioOut:I2SIQO|data[8]                                                        ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.421 ns                  ; 5.340 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; CCcount[3]                                                                        ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.419 ns                  ; 5.322 ns                ;
; 4.118 ns                                ; 59.83 MHz ( period = 16.715 ns )                    ; loop_counter[4]                                                                   ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.433 ns                 ; 12.315 ns               ;
; 4.146 ns                                ; 59.93 MHz ( period = 16.687 ns )                    ; frequency[12]                                                                     ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.812 ns                 ; 24.666 ns               ;
; 4.146 ns                                ; 59.93 MHz ( period = 16.687 ns )                    ; frequency[12]                                                                     ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.812 ns                 ; 24.666 ns               ;
; 4.146 ns                                ; 59.93 MHz ( period = 16.687 ns )                    ; frequency[12]                                                                     ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.812 ns                 ; 24.666 ns               ;
; 4.146 ns                                ; 59.93 MHz ( period = 16.687 ns )                    ; frequency[12]                                                                     ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.812 ns                 ; 24.666 ns               ;
; 4.146 ns                                ; 59.93 MHz ( period = 16.687 ns )                    ; frequency[12]                                                                     ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.812 ns                 ; 24.666 ns               ;
; 4.154 ns                                ; 79.83 MHz ( period = 12.526 ns )                    ; LessThan0~161_OTERM125                                                            ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.320 ns                 ; 9.166 ns                ;
; 4.163 ns                                ; 79.96 MHz ( period = 12.506 ns )                    ; register[8]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.028 ns                  ; 1.865 ns                ;
; 4.167 ns                                ; 60.00 MHz ( period = 16.666 ns )                    ; frequency[0]                                                                      ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 24.633 ns               ;
; 4.167 ns                                ; 60.00 MHz ( period = 16.666 ns )                    ; frequency[0]                                                                      ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 24.633 ns               ;
; 4.167 ns                                ; 60.00 MHz ( period = 16.666 ns )                    ; frequency[0]                                                                      ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 24.633 ns               ;
; 4.167 ns                                ; 60.00 MHz ( period = 16.666 ns )                    ; frequency[0]                                                                      ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 24.633 ns               ;
; 4.167 ns                                ; 60.00 MHz ( period = 16.666 ns )                    ; frequency[0]                                                                      ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.800 ns                 ; 24.633 ns               ;
; 4.207 ns                                ; 80.53 MHz ( period = 12.418 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 9.421 ns                  ; 5.214 ns                ;
; 4.227 ns                                ; 60.22 MHz ( period = 16.606 ns )                    ; frequency[14]                                                                     ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.812 ns                 ; 24.585 ns               ;
; 4.316 ns                                ; 60.54 MHz ( period = 16.517 ns )                    ; AD_state[0]_OTERM167                                                              ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.439 ns                 ; 12.123 ns               ;
; 4.337 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.054 ns                  ; 1.717 ns                ;
; 4.337 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.074 ns                  ; 1.737 ns                ;
; 4.337 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.074 ns                  ; 1.737 ns                ;
; 4.337 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.074 ns                  ; 1.737 ns                ;
; 4.337 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.074 ns                  ; 1.737 ns                ;
; 4.337 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.074 ns                  ; 1.737 ns                ;
; 4.337 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.074 ns                  ; 1.737 ns                ;
; 4.337 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.074 ns                  ; 1.737 ns                ;
; 4.337 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.074 ns                  ; 1.737 ns                ;
; 4.337 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.074 ns                  ; 1.737 ns                ;
; 4.337 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.074 ns                  ; 1.737 ns                ;
; 4.337 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.074 ns                  ; 1.737 ns                ;
; 4.337 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.054 ns                  ; 1.717 ns                ;
; 4.337 ns                                ; 82.25 MHz ( period = 12.158 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.074 ns                  ; 1.737 ns                ;
; 4.374 ns                                ; 82.74 MHz ( period = 12.086 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; AD_state[0]_OTERM167                                                                                                                                     ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 10.820 ns                 ; 6.446 ns                ;
; 4.394 ns                                ; 60.83 MHz ( period = 16.439 ns )                    ; frequency[7]                                                                      ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.805 ns                 ; 24.411 ns               ;
; 4.394 ns                                ; 60.83 MHz ( period = 16.439 ns )                    ; AD_state[1]                                                                       ; register[1]~_DUP_REG                                                                                                                                     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 16.431 ns                 ; 12.037 ns               ;
; 4.405 ns                                ; 83.17 MHz ( period = 12.024 ns )                    ; LessThan0~161_OTERM125                                                            ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.320 ns                 ; 8.915 ns                ;
; 4.405 ns                                ; 83.17 MHz ( period = 12.024 ns )                    ; LessThan0~161_OTERM125                                                            ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.320 ns                 ; 8.915 ns                ;
; 4.405 ns                                ; 83.17 MHz ( period = 12.024 ns )                    ; LessThan0~161_OTERM125                                                            ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.320 ns                 ; 8.915 ns                ;
; 4.405 ns                                ; 83.17 MHz ( period = 12.024 ns )                    ; LessThan0~161_OTERM125                                                            ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.320 ns                 ; 8.915 ns                ;
; 4.405 ns                                ; 83.17 MHz ( period = 12.024 ns )                    ; LessThan0~161_OTERM125                                                            ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.320 ns                 ; 8.915 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 34.527 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.537 ns                ;
; 34.527 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.084 ns                 ; 2.557 ns                ;
; 34.527 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.084 ns                 ; 2.557 ns                ;
; 34.527 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.084 ns                 ; 2.557 ns                ;
; 34.527 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.084 ns                 ; 2.557 ns                ;
; 34.527 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.084 ns                 ; 2.557 ns                ;
; 34.527 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.084 ns                 ; 2.557 ns                ;
; 34.527 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.084 ns                 ; 2.557 ns                ;
; 34.527 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.084 ns                 ; 2.557 ns                ;
; 34.527 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.084 ns                 ; 2.557 ns                ;
; 34.527 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.084 ns                 ; 2.557 ns                ;
; 34.527 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.084 ns                 ; 2.557 ns                ;
; 34.527 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.537 ns                ;
; 34.527 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.084 ns                 ; 2.557 ns                ;
; 34.769 ns                               ; 84.45 MHz ( period = 11.842 ns )                    ; I2SAudioOut:I2SIQO|data[9]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 5.646 ns                ;
; 34.769 ns                               ; 84.45 MHz ( period = 11.842 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 5.646 ns                ;
; 34.809 ns                               ; 85.02 MHz ( period = 11.762 ns )                    ; register[0]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.030 ns                 ; 2.221 ns                ;
; 34.875 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.413 ns                 ; 5.538 ns                ;
; 34.923 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.042 ns                 ; 2.119 ns                ;
; 34.923 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.139 ns                ;
; 34.923 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.139 ns                ;
; 34.923 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.139 ns                ;
; 34.923 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.139 ns                ;
; 34.923 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.139 ns                ;
; 34.923 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.139 ns                ;
; 34.923 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.139 ns                ;
; 34.923 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.139 ns                ;
; 34.923 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.139 ns                ;
; 34.923 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.139 ns                ;
; 34.923 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.139 ns                ;
; 34.923 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.042 ns                 ; 2.119 ns                ;
; 34.923 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.139 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.044 ns                 ; 2.105 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.125 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.125 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.125 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.125 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.125 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.125 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.125 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.125 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.125 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.125 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.125 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.044 ns                 ; 2.105 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.125 ns                ;
; 34.941 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.042 ns                 ; 2.101 ns                ;
; 34.941 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.121 ns                ;
; 34.941 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.121 ns                ;
; 34.941 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.121 ns                ;
; 34.941 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.121 ns                ;
; 34.941 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.121 ns                ;
; 34.941 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.121 ns                ;
; 34.941 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.121 ns                ;
; 34.941 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.121 ns                ;
; 34.941 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.121 ns                ;
; 34.941 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.121 ns                ;
; 34.941 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.121 ns                ;
; 34.941 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.042 ns                 ; 2.101 ns                ;
; 34.941 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.121 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.042 ns                 ; 2.100 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.120 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.120 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.120 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.120 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.120 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.120 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.120 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.120 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.120 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.120 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.120 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.042 ns                 ; 2.100 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.062 ns                 ; 2.120 ns                ;
; 34.944 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.044 ns                 ; 2.100 ns                ;
; 34.944 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.120 ns                ;
; 34.944 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.120 ns                ;
; 34.944 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.120 ns                ;
; 34.944 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.120 ns                ;
; 34.944 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.120 ns                ;
; 34.944 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.120 ns                ;
; 34.944 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.120 ns                ;
; 34.944 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.120 ns                ;
; 34.944 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.120 ns                ;
; 34.944 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.120 ns                ;
; 34.944 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.120 ns                ;
; 34.944 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.044 ns                 ; 2.100 ns                ;
; 34.944 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.064 ns                 ; 2.120 ns                ;
; 34.949 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.045 ns                 ; 2.096 ns                ;
; 34.949 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.065 ns                 ; 2.116 ns                ;
; 34.949 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.065 ns                 ; 2.116 ns                ;
; 34.949 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.065 ns                 ; 2.116 ns                ;
; 34.949 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.065 ns                 ; 2.116 ns                ;
; 34.949 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.065 ns                 ; 2.116 ns                ;
; 34.949 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.065 ns                 ; 2.116 ns                ;
; 34.949 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.065 ns                 ; 2.116 ns                ;
; 34.949 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.065 ns                 ; 2.116 ns                ;
; 34.949 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.065 ns                 ; 2.116 ns                ;
; 34.949 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.065 ns                 ; 2.116 ns                ;
; 34.949 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.065 ns                 ; 2.116 ns                ;
; 34.949 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.045 ns                 ; 2.096 ns                ;
; 34.949 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.065 ns                 ; 2.116 ns                ;
; 35.075 ns                               ; 89.05 MHz ( period = 11.230 ns )                    ; I2SAudioOut:I2SIQO|data[8]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 5.340 ns                ;
; 35.091 ns                               ; 89.30 MHz ( period = 11.198 ns )                    ; CCcount[3]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.413 ns                 ; 5.322 ns                ;
; 35.147 ns                               ; 90.20 MHz ( period = 11.086 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 9.166 ns                ;
; 35.157 ns                               ; 90.37 MHz ( period = 11.066 ns )                    ; register[8]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.022 ns                 ; 1.865 ns                ;
; 35.201 ns                               ; 91.09 MHz ( period = 10.978 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 5.214 ns                ;
; 35.331 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.048 ns                 ; 1.717 ns                ;
; 35.331 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.068 ns                 ; 1.737 ns                ;
; 35.331 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.068 ns                 ; 1.737 ns                ;
; 35.331 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.068 ns                 ; 1.737 ns                ;
; 35.331 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.068 ns                 ; 1.737 ns                ;
; 35.331 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.068 ns                 ; 1.737 ns                ;
; 35.331 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.068 ns                 ; 1.737 ns                ;
; 35.331 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.068 ns                 ; 1.737 ns                ;
; 35.331 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.068 ns                 ; 1.737 ns                ;
; 35.331 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.068 ns                 ; 1.737 ns                ;
; 35.331 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.068 ns                 ; 1.737 ns                ;
; 35.331 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.068 ns                 ; 1.737 ns                ;
; 35.331 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.048 ns                 ; 1.717 ns                ;
; 35.331 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.068 ns                 ; 1.737 ns                ;
; 35.367 ns                               ; 93.93 MHz ( period = 10.646 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]   ; AD_state[0]_OTERM167                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.813 ns                 ; 6.446 ns                ;
; 35.398 ns                               ; 94.48 MHz ( period = 10.584 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.915 ns                ;
; 35.398 ns                               ; 94.48 MHz ( period = 10.584 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.915 ns                ;
; 35.398 ns                               ; 94.48 MHz ( period = 10.584 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.915 ns                ;
; 35.398 ns                               ; 94.48 MHz ( period = 10.584 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.915 ns                ;
; 35.398 ns                               ; 94.48 MHz ( period = 10.584 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.915 ns                ;
; 35.407 ns                               ; 94.64 MHz ( period = 10.566 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]   ; AD_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.813 ns                 ; 6.406 ns                ;
; 35.448 ns                               ; 95.38 MHz ( period = 10.484 ns )                    ; register[13]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.008 ns                 ; 1.560 ns                ;
; 35.490 ns                               ; 96.15 MHz ( period = 10.400 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.823 ns                ;
; 35.551 ns                               ; 97.30 MHz ( period = 10.278 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM105                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.007 ns                 ; 1.456 ns                ;
; 35.577 ns                               ; 97.79 MHz ( period = 10.226 ns )                    ; CCcount[3]~_DUP_REG                                                                 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.413 ns                 ; 4.836 ns                ;
; 35.611 ns                               ; 98.44 MHz ( period = 10.158 ns )                    ; register[14]~_DUP_REG                                                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.044 ns                 ; 1.433 ns                ;
; 35.614 ns                               ; 98.50 MHz ( period = 10.152 ns )                    ; register[11]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.051 ns                 ; 1.437 ns                ;
; 35.614 ns                               ; 98.50 MHz ( period = 10.152 ns )                    ; register[10]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.051 ns                 ; 1.437 ns                ;
; 35.620 ns                               ; 98.62 MHz ( period = 10.140 ns )                    ; register[3]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.049 ns                 ; 1.429 ns                ;
; 35.628 ns                               ; 98.78 MHz ( period = 10.124 ns )                    ; register[1]~_DUP_REG                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.036 ns                 ; 1.408 ns                ;
; 35.629 ns                               ; 98.79 MHz ( period = 10.122 ns )                    ; register[15]~_DUP_REG                                                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.044 ns                 ; 1.415 ns                ;
; 35.634 ns                               ; 98.89 MHz ( period = 10.112 ns )                    ; register[7]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.050 ns                 ; 1.416 ns                ;
; 35.634 ns                               ; 98.89 MHz ( period = 10.112 ns )                    ; register[6]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.049 ns                 ; 1.415 ns                ;
; 35.636 ns                               ; 98.93 MHz ( period = 10.108 ns )                    ; register[9]~_DUP_REG                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.051 ns                 ; 1.415 ns                ;
; 35.648 ns                               ; 99.17 MHz ( period = 10.084 ns )                    ; register[12]~_DUP_REG                                                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.051 ns                 ; 1.403 ns                ;
; 35.734 ns                               ; 100.89 MHz ( period = 9.912 ns )                    ; CCcount[2]~_DUP_REG                                                                 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.431 ns                 ; 4.697 ns                ;
; 35.741 ns                               ; 101.03 MHz ( period = 9.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63 ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.572 ns                ;
; 35.741 ns                               ; 101.03 MHz ( period = 9.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63 ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.572 ns                ;
; 35.741 ns                               ; 101.03 MHz ( period = 9.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63 ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.572 ns                ;
; 35.741 ns                               ; 101.03 MHz ( period = 9.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63 ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.572 ns                ;
; 35.741 ns                               ; 101.03 MHz ( period = 9.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63 ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.572 ns                ;
; 35.814 ns                               ; 102.54 MHz ( period = 9.752 ns )                    ; I2SAudioOut:I2SIQO|data[11]                                                         ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 4.601 ns                ;
; 35.830 ns                               ; 102.88 MHz ( period = 9.720 ns )                    ; CCcount[2]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.596 ns                ;
; 35.834 ns                               ; 102.97 MHz ( period = 9.712 ns )                    ; AK_reset~reg0                                                                       ; AD_state[0]_OTERM167                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.811 ns                 ; 5.977 ns                ;
; 35.874 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; AK_reset~reg0                                                                       ; AD_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.811 ns                 ; 5.937 ns                ;
; 35.909 ns                               ; 104.58 MHz ( period = 9.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.404 ns                ;
; 35.909 ns                               ; 104.58 MHz ( period = 9.562 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; AD_state[0]_OTERM167                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.813 ns                 ; 5.904 ns                ;
; 35.912 ns                               ; 104.65 MHz ( period = 9.556 ns )                    ; I2SAudioOut:I2SIQO|data[0]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 4.503 ns                ;
; 35.922 ns                               ; 104.87 MHz ( period = 9.536 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.504 ns                ;
; 35.928 ns                               ; 105.00 MHz ( period = 9.524 ns )                    ; I2SAudioOut:I2SAO|data[4]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.498 ns                ;
; 35.946 ns                               ; 105.40 MHz ( period = 9.488 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.367 ns                ;
; 35.949 ns                               ; 105.46 MHz ( period = 9.482 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; AD_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.813 ns                 ; 5.864 ns                ;
; 36.010 ns                               ; 106.84 MHz ( period = 9.360 ns )                    ; CCcount[0]~_DUP_REG                                                                 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.417 ns                ;
; 36.014 ns                               ; 106.93 MHz ( period = 9.352 ns )                    ; register[4]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.048 ns                 ; 1.034 ns                ;
; 36.015 ns                               ; 106.95 MHz ( period = 9.350 ns )                    ; register[2]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.048 ns                 ; 1.033 ns                ;
; 36.017 ns                               ; 107.00 MHz ( period = 9.346 ns )                    ; register[5]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.048 ns                 ; 1.031 ns                ;
; 36.160 ns                               ; 110.38 MHz ( period = 9.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.153 ns                ;
; 36.160 ns                               ; 110.38 MHz ( period = 9.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.153 ns                ;
; 36.160 ns                               ; 110.38 MHz ( period = 9.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.153 ns                ;
; 36.160 ns                               ; 110.38 MHz ( period = 9.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.153 ns                ;
; 36.160 ns                               ; 110.38 MHz ( period = 9.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.153 ns                ;
; 36.197 ns                               ; 111.28 MHz ( period = 8.986 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.116 ns                ;
; 36.197 ns                               ; 111.28 MHz ( period = 8.986 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.116 ns                ;
; 36.197 ns                               ; 111.28 MHz ( period = 8.986 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.116 ns                ;
; 36.197 ns                               ; 111.28 MHz ( period = 8.986 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.116 ns                ;
; 36.197 ns                               ; 111.28 MHz ( period = 8.986 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 44.313 ns                 ; 8.116 ns                ;
; 36.224 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; I2SAudioOut:I2SIQO|data[2]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 4.191 ns                ;
; 36.224 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.202 ns                ;
; 36.229 ns                               ; 112.08 MHz ( period = 8.922 ns )                    ; CCcount[2]~_DUP_REG_89                                                              ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.198 ns                ;
; 36.296 ns                               ; 113.79 MHz ( period = 8.788 ns )                    ; I2SAudioOut:I2SIQO|data[10]                                                         ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.415 ns                 ; 4.119 ns                ;
; 36.414 ns                               ; 116.93 MHz ( period = 8.552 ns )                    ; I2SAudioOut:I2SAO|data[0]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.012 ns                ;
; 36.467 ns                               ; 118.40 MHz ( period = 8.446 ns )                    ; I2SAudioOut:I2SAO|data[6]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.959 ns                ;
; 36.473 ns                               ; 118.57 MHz ( period = 8.434 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.953 ns                ;
; 36.534 ns                               ; 120.31 MHz ( period = 8.312 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.466 ns                 ; 3.932 ns                ;
; 36.545 ns                               ; 120.63 MHz ( period = 8.290 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.881 ns                ;
; 36.613 ns                               ; 122.64 MHz ( period = 8.154 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.463 ns                 ; 3.850 ns                ;
; 36.628 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.482 ns                 ; 3.854 ns                ;
; 36.628 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.482 ns                 ; 3.854 ns                ;
; 36.628 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.482 ns                 ; 3.854 ns                ;
; 36.628 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.482 ns                 ; 3.854 ns                ;
; 36.628 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.482 ns                 ; 3.854 ns                ;
; 36.628 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.482 ns                 ; 3.854 ns                ;
; 36.628 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.482 ns                 ; 3.854 ns                ;
; 36.628 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.482 ns                 ; 3.854 ns                ;
; 36.628 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.482 ns                 ; 3.854 ns                ;
; 36.628 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.482 ns                 ; 3.854 ns                ;
; 36.628 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.482 ns                 ; 3.854 ns                ;
; 36.628 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.482 ns                 ; 3.854 ns                ;
; 36.632 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.486 ns                 ; 3.854 ns                ;
; 36.632 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.486 ns                 ; 3.854 ns                ;
; 36.632 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.486 ns                 ; 3.854 ns                ;
; 36.632 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.486 ns                 ; 3.854 ns                ;
; 36.632 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.486 ns                 ; 3.854 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.537 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 2.557 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 2.557 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 2.557 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 2.557 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 2.557 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 2.557 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 2.557 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 2.557 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 2.557 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 2.557 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 2.557 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.537 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable~_DUP_REG_13                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 2.557 ns                ;
; 34.079 ns                               ; 84.45 MHz ( period = 11.842 ns )                    ; I2SAudioOut:I2SIQO|data[9]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 5.646 ns                ;
; 34.079 ns                               ; 84.45 MHz ( period = 11.842 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 5.646 ns                ;
; 34.119 ns                               ; 85.02 MHz ( period = 11.762 ns )                    ; register[0]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.340 ns                 ; 2.221 ns                ;
; 34.185 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.723 ns                 ; 5.538 ns                ;
; 34.233 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.352 ns                 ; 2.119 ns                ;
; 34.233 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.139 ns                ;
; 34.233 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.139 ns                ;
; 34.233 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.139 ns                ;
; 34.233 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.139 ns                ;
; 34.233 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.139 ns                ;
; 34.233 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.139 ns                ;
; 34.233 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.139 ns                ;
; 34.233 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.139 ns                ;
; 34.233 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.139 ns                ;
; 34.233 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.139 ns                ;
; 34.233 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.139 ns                ;
; 34.233 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.352 ns                 ; 2.119 ns                ;
; 34.233 ns                               ; 86.70 MHz ( period = 11.534 ns )                    ; Tx_fifo_enable~_DUP_REG_5                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.139 ns                ;
; 34.249 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.354 ns                 ; 2.105 ns                ;
; 34.249 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.125 ns                ;
; 34.249 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.125 ns                ;
; 34.249 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.125 ns                ;
; 34.249 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.125 ns                ;
; 34.249 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.125 ns                ;
; 34.249 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.125 ns                ;
; 34.249 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.125 ns                ;
; 34.249 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.125 ns                ;
; 34.249 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.125 ns                ;
; 34.249 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.125 ns                ;
; 34.249 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.125 ns                ;
; 34.249 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.354 ns                 ; 2.105 ns                ;
; 34.249 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.125 ns                ;
; 34.251 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.352 ns                 ; 2.101 ns                ;
; 34.251 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.121 ns                ;
; 34.251 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.121 ns                ;
; 34.251 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.121 ns                ;
; 34.251 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.121 ns                ;
; 34.251 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.121 ns                ;
; 34.251 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.121 ns                ;
; 34.251 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.121 ns                ;
; 34.251 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.121 ns                ;
; 34.251 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.121 ns                ;
; 34.251 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.121 ns                ;
; 34.251 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.121 ns                ;
; 34.251 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.352 ns                 ; 2.101 ns                ;
; 34.251 ns                               ; 86.97 MHz ( period = 11.498 ns )                    ; Tx_fifo_enable~_DUP_REG_15                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.121 ns                ;
; 34.252 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.352 ns                 ; 2.100 ns                ;
; 34.252 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.120 ns                ;
; 34.252 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.120 ns                ;
; 34.252 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.120 ns                ;
; 34.252 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.120 ns                ;
; 34.252 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.120 ns                ;
; 34.252 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.120 ns                ;
; 34.252 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.120 ns                ;
; 34.252 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.120 ns                ;
; 34.252 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.120 ns                ;
; 34.252 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.120 ns                ;
; 34.252 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.120 ns                ;
; 34.252 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.352 ns                 ; 2.100 ns                ;
; 34.252 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; Tx_fifo_enable~_DUP_REG_11                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.372 ns                 ; 2.120 ns                ;
; 34.254 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.354 ns                 ; 2.100 ns                ;
; 34.254 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.120 ns                ;
; 34.254 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.120 ns                ;
; 34.254 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.120 ns                ;
; 34.254 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.120 ns                ;
; 34.254 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.120 ns                ;
; 34.254 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.120 ns                ;
; 34.254 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.120 ns                ;
; 34.254 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.120 ns                ;
; 34.254 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.120 ns                ;
; 34.254 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.120 ns                ;
; 34.254 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.120 ns                ;
; 34.254 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.354 ns                 ; 2.100 ns                ;
; 34.254 ns                               ; 87.02 MHz ( period = 11.492 ns )                    ; Tx_fifo_enable~_DUP_REG                                                             ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 2.120 ns                ;
; 34.259 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.355 ns                 ; 2.096 ns                ;
; 34.259 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.375 ns                 ; 2.116 ns                ;
; 34.259 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.375 ns                 ; 2.116 ns                ;
; 34.259 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.375 ns                 ; 2.116 ns                ;
; 34.259 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.375 ns                 ; 2.116 ns                ;
; 34.259 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.375 ns                 ; 2.116 ns                ;
; 34.259 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.375 ns                 ; 2.116 ns                ;
; 34.259 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.375 ns                 ; 2.116 ns                ;
; 34.259 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.375 ns                 ; 2.116 ns                ;
; 34.259 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.375 ns                 ; 2.116 ns                ;
; 34.259 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.375 ns                 ; 2.116 ns                ;
; 34.259 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.375 ns                 ; 2.116 ns                ;
; 34.259 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.355 ns                 ; 2.096 ns                ;
; 34.259 ns                               ; 87.09 MHz ( period = 11.482 ns )                    ; Tx_fifo_enable~_DUP_REG_9                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.375 ns                 ; 2.116 ns                ;
; 34.385 ns                               ; 89.05 MHz ( period = 11.230 ns )                    ; I2SAudioOut:I2SIQO|data[8]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 5.340 ns                ;
; 34.401 ns                               ; 89.30 MHz ( period = 11.198 ns )                    ; CCcount[3]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.723 ns                 ; 5.322 ns                ;
; 34.457 ns                               ; 90.20 MHz ( period = 11.086 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 9.166 ns                ;
; 34.467 ns                               ; 90.37 MHz ( period = 11.066 ns )                    ; register[8]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.332 ns                 ; 1.865 ns                ;
; 34.511 ns                               ; 91.09 MHz ( period = 10.978 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 5.214 ns                ;
; 34.641 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.358 ns                 ; 1.717 ns                ;
; 34.641 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.378 ns                 ; 1.737 ns                ;
; 34.641 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.378 ns                 ; 1.737 ns                ;
; 34.641 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.378 ns                 ; 1.737 ns                ;
; 34.641 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.378 ns                 ; 1.737 ns                ;
; 34.641 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.378 ns                 ; 1.737 ns                ;
; 34.641 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.378 ns                 ; 1.737 ns                ;
; 34.641 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.378 ns                 ; 1.737 ns                ;
; 34.641 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.378 ns                 ; 1.737 ns                ;
; 34.641 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.378 ns                 ; 1.737 ns                ;
; 34.641 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.378 ns                 ; 1.737 ns                ;
; 34.641 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.378 ns                 ; 1.737 ns                ;
; 34.641 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.358 ns                 ; 1.717 ns                ;
; 34.641 ns                               ; 93.30 MHz ( period = 10.718 ns )                    ; Tx_fifo_enable~_DUP_REG_7                                                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.378 ns                 ; 1.737 ns                ;
; 34.677 ns                               ; 93.93 MHz ( period = 10.646 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]   ; AD_state[0]_OTERM167                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.123 ns                 ; 6.446 ns                ;
; 34.708 ns                               ; 94.48 MHz ( period = 10.584 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.915 ns                ;
; 34.708 ns                               ; 94.48 MHz ( period = 10.584 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.915 ns                ;
; 34.708 ns                               ; 94.48 MHz ( period = 10.584 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.915 ns                ;
; 34.708 ns                               ; 94.48 MHz ( period = 10.584 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.915 ns                ;
; 34.708 ns                               ; 94.48 MHz ( period = 10.584 ns )                    ; LessThan0~161_OTERM125                                                              ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.915 ns                ;
; 34.717 ns                               ; 94.64 MHz ( period = 10.566 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]   ; AD_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.123 ns                 ; 6.406 ns                ;
; 34.758 ns                               ; 95.38 MHz ( period = 10.484 ns )                    ; register[13]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.318 ns                 ; 1.560 ns                ;
; 34.800 ns                               ; 96.15 MHz ( period = 10.400 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.823 ns                ;
; 34.861 ns                               ; 97.30 MHz ( period = 10.278 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM105                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.317 ns                 ; 1.456 ns                ;
; 34.887 ns                               ; 97.79 MHz ( period = 10.226 ns )                    ; CCcount[3]~_DUP_REG                                                                 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.723 ns                 ; 4.836 ns                ;
; 34.921 ns                               ; 98.44 MHz ( period = 10.158 ns )                    ; register[14]~_DUP_REG                                                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.354 ns                 ; 1.433 ns                ;
; 34.924 ns                               ; 98.50 MHz ( period = 10.152 ns )                    ; register[11]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.361 ns                 ; 1.437 ns                ;
; 34.924 ns                               ; 98.50 MHz ( period = 10.152 ns )                    ; register[10]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.361 ns                 ; 1.437 ns                ;
; 34.930 ns                               ; 98.62 MHz ( period = 10.140 ns )                    ; register[3]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.359 ns                 ; 1.429 ns                ;
; 34.938 ns                               ; 98.78 MHz ( period = 10.124 ns )                    ; register[1]~_DUP_REG                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.346 ns                 ; 1.408 ns                ;
; 34.939 ns                               ; 98.79 MHz ( period = 10.122 ns )                    ; register[15]~_DUP_REG                                                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.354 ns                 ; 1.415 ns                ;
; 34.944 ns                               ; 98.89 MHz ( period = 10.112 ns )                    ; register[7]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.360 ns                 ; 1.416 ns                ;
; 34.944 ns                               ; 98.89 MHz ( period = 10.112 ns )                    ; register[6]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.359 ns                 ; 1.415 ns                ;
; 34.946 ns                               ; 98.93 MHz ( period = 10.108 ns )                    ; register[9]~_DUP_REG                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.361 ns                 ; 1.415 ns                ;
; 34.958 ns                               ; 99.17 MHz ( period = 10.084 ns )                    ; register[12]~_DUP_REG                                                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.361 ns                 ; 1.403 ns                ;
; 35.044 ns                               ; 100.89 MHz ( period = 9.912 ns )                    ; CCcount[2]~_DUP_REG                                                                 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.741 ns                 ; 4.697 ns                ;
; 35.051 ns                               ; 101.03 MHz ( period = 9.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63 ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.572 ns                ;
; 35.051 ns                               ; 101.03 MHz ( period = 9.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63 ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.572 ns                ;
; 35.051 ns                               ; 101.03 MHz ( period = 9.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63 ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.572 ns                ;
; 35.051 ns                               ; 101.03 MHz ( period = 9.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63 ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.572 ns                ;
; 35.051 ns                               ; 101.03 MHz ( period = 9.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63 ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.572 ns                ;
; 35.124 ns                               ; 102.54 MHz ( period = 9.752 ns )                    ; I2SAudioOut:I2SIQO|data[11]                                                         ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 4.601 ns                ;
; 35.140 ns                               ; 102.88 MHz ( period = 9.720 ns )                    ; CCcount[2]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 4.596 ns                ;
; 35.144 ns                               ; 102.97 MHz ( period = 9.712 ns )                    ; AK_reset~reg0                                                                       ; AD_state[0]_OTERM167                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.121 ns                 ; 5.977 ns                ;
; 35.184 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; AK_reset~reg0                                                                       ; AD_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.121 ns                 ; 5.937 ns                ;
; 35.219 ns                               ; 104.58 MHz ( period = 9.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.404 ns                ;
; 35.219 ns                               ; 104.58 MHz ( period = 9.562 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; AD_state[0]_OTERM167                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.123 ns                 ; 5.904 ns                ;
; 35.222 ns                               ; 104.65 MHz ( period = 9.556 ns )                    ; I2SAudioOut:I2SIQO|data[0]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 4.503 ns                ;
; 35.232 ns                               ; 104.87 MHz ( period = 9.536 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 4.504 ns                ;
; 35.238 ns                               ; 105.00 MHz ( period = 9.524 ns )                    ; I2SAudioOut:I2SAO|data[4]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 4.498 ns                ;
; 35.256 ns                               ; 105.40 MHz ( period = 9.488 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.367 ns                ;
; 35.259 ns                               ; 105.46 MHz ( period = 9.482 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; AD_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.123 ns                 ; 5.864 ns                ;
; 35.320 ns                               ; 106.84 MHz ( period = 9.360 ns )                    ; CCcount[0]~_DUP_REG                                                                 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.737 ns                 ; 4.417 ns                ;
; 35.324 ns                               ; 106.93 MHz ( period = 9.352 ns )                    ; register[4]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.358 ns                 ; 1.034 ns                ;
; 35.325 ns                               ; 106.95 MHz ( period = 9.350 ns )                    ; register[2]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.358 ns                 ; 1.033 ns                ;
; 35.327 ns                               ; 107.00 MHz ( period = 9.346 ns )                    ; register[5]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.358 ns                 ; 1.031 ns                ;
; 35.470 ns                               ; 110.38 MHz ( period = 9.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.153 ns                ;
; 35.470 ns                               ; 110.38 MHz ( period = 9.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.153 ns                ;
; 35.470 ns                               ; 110.38 MHz ( period = 9.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.153 ns                ;
; 35.470 ns                               ; 110.38 MHz ( period = 9.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.153 ns                ;
; 35.470 ns                               ; 110.38 MHz ( period = 9.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53 ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.153 ns                ;
; 35.507 ns                               ; 111.28 MHz ( period = 8.986 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.116 ns                ;
; 35.507 ns                               ; 111.28 MHz ( period = 8.986 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.116 ns                ;
; 35.507 ns                               ; 111.28 MHz ( period = 8.986 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.116 ns                ;
; 35.507 ns                               ; 111.28 MHz ( period = 8.986 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.116 ns                ;
; 35.507 ns                               ; 111.28 MHz ( period = 8.986 ns )                    ; LessThan0~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 43.623 ns                 ; 8.116 ns                ;
; 35.534 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; I2SAudioOut:I2SIQO|data[2]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 4.191 ns                ;
; 35.534 ns                               ; 111.96 MHz ( period = 8.932 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 4.202 ns                ;
; 35.539 ns                               ; 112.08 MHz ( period = 8.922 ns )                    ; CCcount[2]~_DUP_REG_89                                                              ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.737 ns                 ; 4.198 ns                ;
; 35.606 ns                               ; 113.79 MHz ( period = 8.788 ns )                    ; I2SAudioOut:I2SIQO|data[10]                                                         ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.725 ns                 ; 4.119 ns                ;
; 35.724 ns                               ; 116.93 MHz ( period = 8.552 ns )                    ; I2SAudioOut:I2SAO|data[0]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 4.012 ns                ;
; 35.777 ns                               ; 118.40 MHz ( period = 8.446 ns )                    ; I2SAudioOut:I2SAO|data[6]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 3.959 ns                ;
; 35.783 ns                               ; 118.57 MHz ( period = 8.434 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 3.953 ns                ;
; 35.844 ns                               ; 120.31 MHz ( period = 8.312 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.776 ns                 ; 3.932 ns                ;
; 35.855 ns                               ; 120.63 MHz ( period = 8.290 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 3.881 ns                ;
; 35.923 ns                               ; 122.64 MHz ( period = 8.154 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.773 ns                 ; 3.850 ns                ;
; 35.938 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.792 ns                 ; 3.854 ns                ;
; 35.938 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.792 ns                 ; 3.854 ns                ;
; 35.938 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.792 ns                 ; 3.854 ns                ;
; 35.938 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.792 ns                 ; 3.854 ns                ;
; 35.938 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.792 ns                 ; 3.854 ns                ;
; 35.938 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.792 ns                 ; 3.854 ns                ;
; 35.938 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.792 ns                 ; 3.854 ns                ;
; 35.938 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.792 ns                 ; 3.854 ns                ;
; 35.938 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.792 ns                 ; 3.854 ns                ;
; 35.938 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.792 ns                 ; 3.854 ns                ;
; 35.938 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.792 ns                 ; 3.854 ns                ;
; 35.938 ns                               ; 123.09 MHz ( period = 8.124 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.792 ns                 ; 3.854 ns                ;
; 35.942 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.796 ns                 ; 3.854 ns                ;
; 35.942 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.796 ns                 ; 3.854 ns                ;
; 35.942 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.796 ns                 ; 3.854 ns                ;
; 35.942 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.796 ns                 ; 3.854 ns                ;
; 35.942 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.796 ns                 ; 3.854 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 12.908 ns                               ; 126.18 MHz ( period = 7.925 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.906 ns                 ; 8.998 ns                ;
; 13.007 ns                               ; 127.78 MHz ( period = 7.826 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.906 ns                 ; 8.899 ns                ;
; 13.236 ns                               ; 131.63 MHz ( period = 7.597 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.897 ns                 ; 8.661 ns                ;
; 13.335 ns                               ; 133.37 MHz ( period = 7.498 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.897 ns                 ; 8.562 ns                ;
; 13.391 ns                               ; 134.37 MHz ( period = 7.442 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.906 ns                 ; 8.515 ns                ;
; 13.425 ns                               ; 134.99 MHz ( period = 7.408 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.906 ns                 ; 8.481 ns                ;
; 13.617 ns                               ; 138.58 MHz ( period = 7.216 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.903 ns                 ; 8.286 ns                ;
; 13.625 ns                               ; 138.73 MHz ( period = 7.208 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.903 ns                 ; 8.278 ns                ;
; 13.719 ns                               ; 140.57 MHz ( period = 7.114 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.897 ns                 ; 8.178 ns                ;
; 13.742 ns                               ; 141.02 MHz ( period = 7.091 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.903 ns                 ; 8.161 ns                ;
; 13.753 ns                               ; 141.24 MHz ( period = 7.080 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.897 ns                 ; 8.144 ns                ;
; 13.754 ns                               ; 141.26 MHz ( period = 7.079 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.906 ns                 ; 8.152 ns                ;
; 13.776 ns                               ; 141.70 MHz ( period = 7.057 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.903 ns                 ; 8.127 ns                ;
; 14.006 ns                               ; 146.48 MHz ( period = 6.827 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.906 ns                 ; 7.900 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.897 ns                 ; 7.815 ns                ;
; 14.105 ns                               ; 148.63 MHz ( period = 6.728 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.903 ns                 ; 7.798 ns                ;
; 14.321 ns                               ; 153.56 MHz ( period = 6.512 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.788 ns                ;
; 14.334 ns                               ; 153.87 MHz ( period = 6.499 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.897 ns                 ; 7.563 ns                ;
; 14.357 ns                               ; 154.42 MHz ( period = 6.476 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.903 ns                 ; 7.546 ns                ;
; 14.466 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.643 ns                ;
; 14.509 ns                               ; 158.13 MHz ( period = 6.324 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.600 ns                ;
; 14.592 ns                               ; 160.23 MHz ( period = 6.241 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.517 ns                ;
; 14.737 ns                               ; 164.04 MHz ( period = 6.096 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.372 ns                ;
; 14.751 ns                               ; 164.42 MHz ( period = 6.082 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.358 ns                ;
; 14.752 ns                               ; 164.45 MHz ( period = 6.081 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.357 ns                ;
; 14.780 ns                               ; 165.21 MHz ( period = 6.053 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.329 ns                ;
; 14.839 ns                               ; 166.83 MHz ( period = 5.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.270 ns                ;
; 14.896 ns                               ; 168.44 MHz ( period = 5.937 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.213 ns                ;
; 14.897 ns                               ; 168.46 MHz ( period = 5.936 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.212 ns                ;
; 14.905 ns                               ; 168.69 MHz ( period = 5.928 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.204 ns                ;
; 14.939 ns                               ; 169.66 MHz ( period = 5.894 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.170 ns                ;
; 14.940 ns                               ; 169.69 MHz ( period = 5.893 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.169 ns                ;
; 15.050 ns                               ; 172.92 MHz ( period = 5.783 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.059 ns                ;
; 15.081 ns                               ; 173.85 MHz ( period = 5.752 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 7.027 ns                ;
; 15.093 ns                               ; 174.22 MHz ( period = 5.740 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 7.016 ns                ;
; 15.102 ns                               ; 174.49 MHz ( period = 5.731 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 7.006 ns                ;
; 15.110 ns                               ; 174.73 MHz ( period = 5.723 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.999 ns                ;
; 15.255 ns                               ; 179.28 MHz ( period = 5.578 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.898 ns                 ; 6.643 ns                ;
; 15.269 ns                               ; 179.73 MHz ( period = 5.564 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.840 ns                ;
; 15.270 ns                               ; 179.76 MHz ( period = 5.563 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.839 ns                ;
; 15.281 ns                               ; 180.12 MHz ( period = 5.552 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.828 ns                ;
; 15.287 ns                               ; 180.31 MHz ( period = 5.546 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.822 ns                ;
; 15.288 ns                               ; 180.34 MHz ( period = 5.545 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.821 ns                ;
; 15.345 ns                               ; 182.22 MHz ( period = 5.488 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.763 ns                ;
; 15.350 ns                               ; 182.38 MHz ( period = 5.483 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.758 ns                ;
; 15.350 ns                               ; 182.38 MHz ( period = 5.483 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.758 ns                ;
; 15.352 ns                               ; 182.45 MHz ( period = 5.481 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.756 ns                ;
; 15.352 ns                               ; 182.45 MHz ( period = 5.481 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.756 ns                ;
; 15.366 ns                               ; 182.92 MHz ( period = 5.467 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.743 ns                ;
; 15.372 ns                               ; 183.12 MHz ( period = 5.461 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.737 ns                ;
; 15.373 ns                               ; 183.15 MHz ( period = 5.460 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.736 ns                ;
; 15.400 ns                               ; 184.06 MHz ( period = 5.433 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.898 ns                 ; 6.498 ns                ;
; 15.423 ns                               ; 184.84 MHz ( period = 5.410 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.686 ns                ;
; 15.443 ns                               ; 185.53 MHz ( period = 5.390 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.898 ns                 ; 6.455 ns                ;
; 15.444 ns                               ; 185.56 MHz ( period = 5.389 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.664 ns                ;
; 15.449 ns                               ; 185.74 MHz ( period = 5.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.659 ns                ;
; 15.451 ns                               ; 185.80 MHz ( period = 5.382 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.657 ns                ;
; 15.480 ns                               ; 186.81 MHz ( period = 5.353 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.904 ns                 ; 6.424 ns                ;
; 15.554 ns                               ; 189.43 MHz ( period = 5.279 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.555 ns                ;
; 15.556 ns                               ; 189.50 MHz ( period = 5.277 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.553 ns                ;
; 15.622 ns                               ; 191.90 MHz ( period = 5.211 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.487 ns                ;
; 15.625 ns                               ; 192.01 MHz ( period = 5.208 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.904 ns                 ; 6.279 ns                ;
; 15.628 ns                               ; 192.12 MHz ( period = 5.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.481 ns                ;
; 15.629 ns                               ; 192.16 MHz ( period = 5.204 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.480 ns                ;
; 15.639 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.470 ns                ;
; 15.641 ns                               ; 192.60 MHz ( period = 5.192 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.468 ns                ;
; 15.668 ns                               ; 193.61 MHz ( period = 5.165 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.904 ns                 ; 6.236 ns                ;
; 15.690 ns                               ; 194.44 MHz ( period = 5.143 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.418 ns                ;
; 15.696 ns                               ; 194.67 MHz ( period = 5.137 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.412 ns                ;
; 15.701 ns                               ; 194.86 MHz ( period = 5.132 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.407 ns                ;
; 15.703 ns                               ; 194.93 MHz ( period = 5.130 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.405 ns                ;
; 15.706 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.402 ns                ;
; 15.724 ns                               ; 195.73 MHz ( period = 5.109 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.384 ns                ;
; 15.730 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.378 ns                ;
; 15.735 ns                               ; 196.16 MHz ( period = 5.098 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.373 ns                ;
; 15.737 ns                               ; 196.23 MHz ( period = 5.096 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.371 ns                ;
; 15.740 ns                               ; 196.35 MHz ( period = 5.093 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.368 ns                ;
; 15.767 ns                               ; 197.39 MHz ( period = 5.066 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.342 ns                ;
; 15.773 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.898 ns                 ; 6.125 ns                ;
; 15.773 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.336 ns                ;
; 15.774 ns                               ; 197.67 MHz ( period = 5.059 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.335 ns                ;
; 15.895 ns                               ; 202.51 MHz ( period = 4.938 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.214 ns                ;
; 15.897 ns                               ; 202.59 MHz ( period = 4.936 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.212 ns                ;
; 15.914 ns                               ; 203.29 MHz ( period = 4.919 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.907 ns                 ; 5.993 ns                ;
; 15.998 ns                               ; 206.83 MHz ( period = 4.835 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.904 ns                 ; 5.906 ns                ;
; 16.040 ns                               ; 208.64 MHz ( period = 4.793 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.069 ns                ;
; 16.042 ns                               ; 208.72 MHz ( period = 4.791 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 6.067 ns                ;
; 16.053 ns                               ; 209.21 MHz ( period = 4.780 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.055 ns                ;
; 16.059 ns                               ; 209.47 MHz ( period = 4.774 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.049 ns                ;
; 16.059 ns                               ; 209.47 MHz ( period = 4.774 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.907 ns                 ; 5.848 ns                ;
; 16.064 ns                               ; 209.69 MHz ( period = 4.769 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.044 ns                ;
; 16.066 ns                               ; 209.78 MHz ( period = 4.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.042 ns                ;
; 16.069 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 6.039 ns                ;
; 16.102 ns                               ; 211.37 MHz ( period = 4.731 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.907 ns                 ; 5.805 ns                ;
; 16.174 ns                               ; 214.64 MHz ( period = 4.659 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 5.935 ns                ;
; 16.180 ns                               ; 214.92 MHz ( period = 4.653 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 5.929 ns                ;
; 16.181 ns                               ; 214.96 MHz ( period = 4.652 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 5.928 ns                ;
; 16.305 ns                               ; 220.85 MHz ( period = 4.528 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 5.803 ns                ;
; 16.311 ns                               ; 221.14 MHz ( period = 4.522 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 5.797 ns                ;
; 16.316 ns                               ; 221.39 MHz ( period = 4.517 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 5.792 ns                ;
; 16.317 ns                               ; 221.43 MHz ( period = 4.516 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.253 ns                ;
; 16.317 ns                               ; 221.43 MHz ( period = 4.516 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.253 ns                ;
; 16.317 ns                               ; 221.43 MHz ( period = 4.516 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.253 ns                ;
; 16.317 ns                               ; 221.43 MHz ( period = 4.516 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.253 ns                ;
; 16.317 ns                               ; 221.43 MHz ( period = 4.516 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.253 ns                ;
; 16.317 ns                               ; 221.43 MHz ( period = 4.516 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.253 ns                ;
; 16.318 ns                               ; 221.48 MHz ( period = 4.515 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 5.790 ns                ;
; 16.321 ns                               ; 221.63 MHz ( period = 4.512 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.108 ns                 ; 5.787 ns                ;
; 16.432 ns                               ; 227.22 MHz ( period = 4.401 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.907 ns                 ; 5.475 ns                ;
; 16.447 ns                               ; 228.00 MHz ( period = 4.386 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 5.662 ns                ;
; 16.449 ns                               ; 228.10 MHz ( period = 4.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.109 ns                 ; 5.660 ns                ;
; 16.462 ns                               ; 228.78 MHz ( period = 4.371 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.108 ns                ;
; 16.462 ns                               ; 228.78 MHz ( period = 4.371 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.108 ns                ;
; 16.462 ns                               ; 228.78 MHz ( period = 4.371 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.108 ns                ;
; 16.462 ns                               ; 228.78 MHz ( period = 4.371 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.108 ns                ;
; 16.462 ns                               ; 228.78 MHz ( period = 4.371 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.108 ns                ;
; 16.462 ns                               ; 228.78 MHz ( period = 4.371 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.108 ns                ;
; 16.505 ns                               ; 231.05 MHz ( period = 4.328 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.065 ns                ;
; 16.505 ns                               ; 231.05 MHz ( period = 4.328 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.065 ns                ;
; 16.505 ns                               ; 231.05 MHz ( period = 4.328 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.065 ns                ;
; 16.505 ns                               ; 231.05 MHz ( period = 4.328 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.065 ns                ;
; 16.505 ns                               ; 231.05 MHz ( period = 4.328 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.065 ns                ;
; 16.505 ns                               ; 231.05 MHz ( period = 4.328 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 4.065 ns                ;
; 16.533 ns                               ; 232.56 MHz ( period = 4.300 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.907 ns                 ; 5.374 ns                ;
; 16.618 ns                               ; 237.25 MHz ( period = 4.215 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.907 ns                 ; 5.289 ns                ;
; 16.690 ns                               ; 241.37 MHz ( period = 4.143 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.898 ns                 ; 5.208 ns                ;
; 16.736 ns                               ; 244.08 MHz ( period = 4.097 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.834 ns                ;
; 16.736 ns                               ; 244.08 MHz ( period = 4.097 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.834 ns                ;
; 16.736 ns                               ; 244.08 MHz ( period = 4.097 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.834 ns                ;
; 16.736 ns                               ; 244.08 MHz ( period = 4.097 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.834 ns                ;
; 16.736 ns                               ; 244.08 MHz ( period = 4.097 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.834 ns                ;
; 16.736 ns                               ; 244.08 MHz ( period = 4.097 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.834 ns                ;
; 16.821 ns                               ; 249.25 MHz ( period = 4.012 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.749 ns                ;
; 16.821 ns                               ; 249.25 MHz ( period = 4.012 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.749 ns                ;
; 16.821 ns                               ; 249.25 MHz ( period = 4.012 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.749 ns                ;
; 16.821 ns                               ; 249.25 MHz ( period = 4.012 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.749 ns                ;
; 16.821 ns                               ; 249.25 MHz ( period = 4.012 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.749 ns                ;
; 16.821 ns                               ; 249.25 MHz ( period = 4.012 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.749 ns                ;
; 16.835 ns                               ; 250.13 MHz ( period = 3.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.735 ns                ;
; 16.835 ns                               ; 250.13 MHz ( period = 3.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.735 ns                ;
; 16.835 ns                               ; 250.13 MHz ( period = 3.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.735 ns                ;
; 16.835 ns                               ; 250.13 MHz ( period = 3.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.735 ns                ;
; 16.835 ns                               ; 250.13 MHz ( period = 3.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.735 ns                ;
; 16.835 ns                               ; 250.13 MHz ( period = 3.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.735 ns                ;
; 16.874 ns                               ; 252.59 MHz ( period = 3.959 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.907 ns                 ; 5.033 ns                ;
; 16.915 ns                               ; 255.23 MHz ( period = 3.918 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.904 ns                 ; 4.989 ns                ;
; 17.019 ns                               ; 262.19 MHz ( period = 3.814 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.907 ns                 ; 4.888 ns                ;
; 17.062 ns                               ; 265.18 MHz ( period = 3.771 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.507 ns                ;
; 17.077 ns                               ; 266.24 MHz ( period = 3.756 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.493 ns                ;
; 17.077 ns                               ; 266.24 MHz ( period = 3.756 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.493 ns                ;
; 17.077 ns                               ; 266.24 MHz ( period = 3.756 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.493 ns                ;
; 17.077 ns                               ; 266.24 MHz ( period = 3.756 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.493 ns                ;
; 17.077 ns                               ; 266.24 MHz ( period = 3.756 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.493 ns                ;
; 17.077 ns                               ; 266.24 MHz ( period = 3.756 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.493 ns                ;
; 17.078 ns                               ; 266.31 MHz ( period = 3.755 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.898 ns                 ; 4.820 ns                ;
; 17.083 ns                               ; 266.67 MHz ( period = 3.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.904 ns                 ; 4.821 ns                ;
; 17.176 ns                               ; 273.45 MHz ( period = 3.657 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.780 ns                 ; 3.604 ns                ;
; 17.207 ns                               ; 275.79 MHz ( period = 3.626 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.362 ns                ;
; 17.222 ns                               ; 276.93 MHz ( period = 3.611 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.348 ns                ;
; 17.222 ns                               ; 276.93 MHz ( period = 3.611 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.348 ns                ;
; 17.222 ns                               ; 276.93 MHz ( period = 3.611 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.348 ns                ;
; 17.222 ns                               ; 276.93 MHz ( period = 3.611 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.348 ns                ;
; 17.222 ns                               ; 276.93 MHz ( period = 3.611 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.348 ns                ;
; 17.222 ns                               ; 276.93 MHz ( period = 3.611 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.348 ns                ;
; 17.250 ns                               ; 279.10 MHz ( period = 3.583 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.319 ns                ;
; 17.303 ns                               ; 283.29 MHz ( period = 3.530 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.935 ns                 ; 3.632 ns                ;
; 17.334 ns                               ; 285.80 MHz ( period = 3.499 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.898 ns                 ; 4.564 ns                ;
; 17.339 ns                               ; 286.20 MHz ( period = 3.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.904 ns                 ; 4.565 ns                ;
; 17.377 ns                               ; 289.35 MHz ( period = 3.456 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.192 ns                ;
; 17.426 ns                               ; 293.51 MHz ( period = 3.407 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.907 ns                 ; 4.481 ns                ;
; 17.448 ns                               ; 295.42 MHz ( period = 3.385 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.935 ns                 ; 3.487 ns                ;
; 17.479 ns                               ; 298.15 MHz ( period = 3.354 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.898 ns                 ; 4.419 ns                ;
; 17.484 ns                               ; 298.60 MHz ( period = 3.349 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.904 ns                 ; 4.420 ns                ;
; 17.491 ns                               ; 299.22 MHz ( period = 3.342 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.935 ns                 ; 3.444 ns                ;
; 17.498 ns                               ; 299.85 MHz ( period = 3.335 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.071 ns                ;
; 17.522 ns                               ; 302.02 MHz ( period = 3.311 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.047 ns                ;
; 17.565 ns                               ; 306.00 MHz ( period = 3.268 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.004 ns                ;
; 17.580 ns                               ; 307.41 MHz ( period = 3.253 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.989 ns                ;
; 17.629 ns                               ; 312.11 MHz ( period = 3.204 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.941 ns                ;
; 17.629 ns                               ; 312.11 MHz ( period = 3.204 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.941 ns                ;
; 17.629 ns                               ; 312.11 MHz ( period = 3.204 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.941 ns                ;
; 17.629 ns                               ; 312.11 MHz ( period = 3.204 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.941 ns                ;
; 17.629 ns                               ; 312.11 MHz ( period = 3.204 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.941 ns                ;
; 17.629 ns                               ; 312.11 MHz ( period = 3.204 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.941 ns                ;
; 17.681 ns                               ; 317.26 MHz ( period = 3.152 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.888 ns                ;
; 17.722 ns                               ; 321.44 MHz ( period = 3.111 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.935 ns                 ; 3.213 ns                ;
; 17.763 ns                               ; 325.73 MHz ( period = 3.070 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.806 ns                ;
; 17.807 ns                               ; 330.47 MHz ( period = 3.026 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.935 ns                 ; 3.128 ns                ;
; 17.821 ns                               ; 332.01 MHz ( period = 3.012 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.935 ns                 ; 3.114 ns                ;
; 17.869 ns                               ; 337.38 MHz ( period = 2.964 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.367 ns                 ; 2.498 ns                ;
; 17.886 ns                               ; 339.33 MHz ( period = 2.947 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.898 ns                 ; 4.012 ns                ;
; 17.891 ns                               ; 339.90 MHz ( period = 2.942 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.904 ns                 ; 4.013 ns                ;
; 17.895 ns                               ; 340.37 MHz ( period = 2.938 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.674 ns                ;
; 17.958 ns                               ; 347.83 MHz ( period = 2.875 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.611 ns                ;
; 17.996 ns                               ; 352.49 MHz ( period = 2.837 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.573 ns                ;
; 18.063 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.935 ns                 ; 2.872 ns                ;
; 18.078 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.491 ns                ;
; 18.079 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.490 ns                ;
; 18.208 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.935 ns                 ; 2.727 ns                ;
; 18.214 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.355 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.562 ns ; 305.72 MHz ( period = 3.271 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.009 ns                ;
; 17.562 ns ; 305.72 MHz ( period = 3.271 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.009 ns                ;
; 17.626 ns ; 311.82 MHz ( period = 3.207 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.945 ns                ;
; 17.626 ns ; 311.82 MHz ( period = 3.207 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.945 ns                ;
; 17.626 ns ; 311.82 MHz ( period = 3.207 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.945 ns                ;
; 17.663 ns ; 315.46 MHz ( period = 3.170 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.600 ns                 ; 2.937 ns                ;
; 17.663 ns ; 315.46 MHz ( period = 3.170 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.600 ns                 ; 2.937 ns                ;
; 17.663 ns ; 315.46 MHz ( period = 3.170 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.600 ns                 ; 2.937 ns                ;
; 17.663 ns ; 315.46 MHz ( period = 3.170 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.600 ns                 ; 2.937 ns                ;
; 17.663 ns ; 315.46 MHz ( period = 3.170 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.600 ns                 ; 2.937 ns                ;
; 17.889 ns ; 339.67 MHz ( period = 2.944 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.680 ns                ;
; 17.889 ns ; 339.67 MHz ( period = 2.944 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.680 ns                ;
; 17.889 ns ; 339.67 MHz ( period = 2.944 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.680 ns                ;
; 17.889 ns ; 339.67 MHz ( period = 2.944 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.680 ns                ;
; 17.889 ns ; 339.67 MHz ( period = 2.944 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.680 ns                ;
; 17.889 ns ; 339.67 MHz ( period = 2.944 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.680 ns                ;
; 18.100 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.471 ns                ;
; 18.100 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.471 ns                ;
; 18.164 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.407 ns                ;
; 18.164 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.407 ns                ;
; 18.164 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.407 ns                ;
; 18.201 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.600 ns                 ; 2.399 ns                ;
; 18.201 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.600 ns                 ; 2.399 ns                ;
; 18.201 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.600 ns                 ; 2.399 ns                ;
; 18.201 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.600 ns                 ; 2.399 ns                ;
; 18.201 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.600 ns                 ; 2.399 ns                ;
; 18.427 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.142 ns                ;
; 18.427 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.142 ns                ;
; 18.427 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.142 ns                ;
; 18.427 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.142 ns                ;
; 18.427 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.142 ns                ;
; 18.427 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.142 ns                ;
; 19.329 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.240 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; -1.191 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.104 ns                   ; 2.913 ns                 ;
; 0.211 ns                                ; frequency[22]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[20]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.957 ns                   ; 9.168 ns                 ;
; 0.470 ns                                ; frequency[24]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[20]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.957 ns                   ; 9.427 ns                 ;
; 0.499 ns                                ; got_sync                                                                                                                                               ; got_sync                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                                       ; FIFO_ADR[1]~reg0                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                                              ; SLOE~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Rx_fifo_enable                                                                                                                                         ; Rx_fifo_enable                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                                              ; debounce:de_dash|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                                               ; debounce:de_dot|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                                               ; debounce:de_PTT|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0000                                                                                                                                        ; state_sync.0000                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                                          ; Tx_read_clock                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                                                   ; SLEN                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0100                                                                                                                                        ; state_sync.0100                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                                              ; SLRD~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                                            ; state_FX[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                                            ; state_FX[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                                            ; state_FX[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                                            ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.578 ns                                ; frequency[22]                                                                                                                                          ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM67                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.957 ns                   ; 9.535 ns                 ;
; 0.837 ns                                ; frequency[24]                                                                                                                                          ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM67                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.957 ns                   ; 9.794 ns                 ;
; 1.881 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 2.603 ns                 ;
; 1.881 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 2.603 ns                 ;
; 1.881 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 2.603 ns                 ;
; 1.881 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 2.603 ns                 ;
; 1.881 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 2.603 ns                 ;
; 2.128 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 2.850 ns                 ;
; 2.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.711 ns                   ; 2.862 ns                 ;
; 2.168 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 2.890 ns                 ;
; 2.170 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 2.892 ns                 ;
; 2.171 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 2.893 ns                 ;
; 2.210 ns                                ; ad_count[25]                                                                                                                                           ; AK_reset~reg0                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.730 ns                   ; 2.940 ns                 ;
; 2.213 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 2.935 ns                 ;
; 2.294 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.094 ns                   ; 2.388 ns                 ;
; 2.295 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.075 ns                   ; 2.370 ns                 ;
; 2.298 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.103 ns                   ; 2.401 ns                 ;
; 2.302 ns                                ; ad_count[24]                                                                                                                                           ; ad_count[24]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.024 ns                 ;
; 2.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.110 ns                   ; 2.421 ns                 ;
; 2.316 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.038 ns                 ;
; 2.323 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.712 ns                   ; 3.035 ns                 ;
; 2.326 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.691 ns                   ; 3.017 ns                 ;
; 2.329 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.713 ns                   ; 3.042 ns                 ;
; 2.334 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.732 ns                   ; 3.066 ns                 ;
; 2.341 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.691 ns                   ; 3.032 ns                 ;
; 2.346 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[17]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.068 ns                 ;
; 2.351 ns                                ; ad_count[20]                                                                                                                                           ; ad_count[20]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.073 ns                 ;
; 2.356 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[21]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.078 ns                 ;
; 2.358 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[19]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.080 ns                 ;
; 2.364 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[22]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.086 ns                 ;
; 2.366 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.088 ns                 ;
; 2.372 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.094 ns                   ; 2.466 ns                 ;
; 2.377 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.691 ns                   ; 3.068 ns                 ;
; 2.380 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.102 ns                 ;
; 2.381 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.103 ns                 ;
; 2.383 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[1]                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.385 ns                 ;
; 2.388 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.110 ns                 ;
; 2.395 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.691 ns                   ; 3.086 ns                 ;
; 2.395 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[25]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.117 ns                 ;
; 2.410 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[5]                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.412 ns                 ;
; 2.412 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.691 ns                   ; 3.103 ns                 ;
; 2.415 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.137 ns                 ;
; 2.417 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.798 ns                   ; 3.215 ns                 ;
; 2.421 ns                                ; CC_sync_count[5]                                                                                                                                       ; CC_sync_count[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.423 ns                 ;
; 2.423 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.145 ns                 ;
; 2.424 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.725 ns                   ; 3.149 ns                 ;
; 2.424 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.146 ns                 ;
; 2.425 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.801 ns                   ; 3.226 ns                 ;
; 2.426 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.148 ns                 ;
; 2.430 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.720 ns                   ; 3.150 ns                 ;
; 2.432 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.796 ns                   ; 3.228 ns                 ;
; 2.433 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.155 ns                 ;
; 2.433 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.155 ns                 ;
; 2.434 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[16]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.156 ns                 ;
; 2.436 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.711 ns                   ; 3.147 ns                 ;
; 2.440 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.799 ns                   ; 3.239 ns                 ;
; 2.442 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.164 ns                 ;
; 2.443 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.165 ns                 ;
; 2.446 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.168 ns                 ;
; 2.447 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|delayed_wrptr_g[3]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 2.450 ns                 ;
; 2.448 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.170 ns                 ;
; 2.449 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.714 ns                   ; 3.163 ns                 ;
; 2.449 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.715 ns                   ; 3.164 ns                 ;
; 2.450 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.172 ns                 ;
; 2.453 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM137                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM135                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.175 ns                 ;
; 2.454 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM137                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM137                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.176 ns                 ;
; 2.457 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.720 ns                   ; 3.177 ns                 ;
; 2.458 ns                                ; ad_count[2]                                                                                                                                            ; ad_count[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.180 ns                 ;
; 2.459 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.181 ns                 ;
; 2.461 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.702 ns                   ; 3.163 ns                 ;
; 2.462 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.184 ns                 ;
; 2.463 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.185 ns                 ;
; 2.465 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.187 ns                 ;
; 2.470 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM143                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.192 ns                 ;
; 2.474 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.196 ns                 ;
; 2.477 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.720 ns                   ; 3.197 ns                 ;
; 2.480 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.720 ns                   ; 3.200 ns                 ;
; 2.481 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.705 ns                   ; 3.186 ns                 ;
; 2.482 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.204 ns                 ;
; 2.484 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.206 ns                 ;
; 2.485 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.092 ns                   ; 2.577 ns                 ;
; 2.485 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.092 ns                   ; 2.577 ns                 ;
; 2.486 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.103 ns                   ; 2.589 ns                 ;
; 2.488 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[0]                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.001 ns                  ; 2.487 ns                 ;
; 2.491 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.213 ns                 ;
; 2.491 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[18]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.213 ns                 ;
; 2.491 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[23]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.213 ns                 ;
; 2.493 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.215 ns                 ;
; 2.493 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.215 ns                 ;
; 2.493 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.215 ns                 ;
; 2.493 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[16]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.215 ns                 ;
; 2.493 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[17]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.215 ns                 ;
; 2.493 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[19]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.215 ns                 ;
; 2.493 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[20]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.215 ns                 ;
; 2.493 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[21]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.215 ns                 ;
; 2.493 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[22]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.215 ns                 ;
; 2.493 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[24]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.215 ns                 ;
; 2.496 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.094 ns                   ; 2.590 ns                 ;
; 2.498 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.094 ns                   ; 2.592 ns                 ;
; 2.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.221 ns                 ;
; 2.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.221 ns                 ;
; 2.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.221 ns                 ;
; 2.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.221 ns                 ;
; 2.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.221 ns                 ;
; 2.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.221 ns                 ;
; 2.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.221 ns                 ;
; 2.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.221 ns                 ;
; 2.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.221 ns                 ;
; 2.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.221 ns                 ;
; 2.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.221 ns                 ;
; 2.500 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.116 ns                   ; 2.616 ns                 ;
; 2.500 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.691 ns                   ; 3.191 ns                 ;
; 2.505 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg11 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.103 ns                   ; 2.608 ns                 ;
; 2.505 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.227 ns                 ;
; 2.506 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.228 ns                 ;
; 2.510 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.232 ns                 ;
; 2.510 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.232 ns                 ;
; 2.513 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.092 ns                   ; 2.605 ns                 ;
; 2.517 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg11  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.110 ns                   ; 2.627 ns                 ;
; 2.517 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.239 ns                 ;
; 2.519 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.092 ns                   ; 2.611 ns                 ;
; 2.519 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM137                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.241 ns                 ;
; 2.523 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg11  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.120 ns                   ; 2.643 ns                 ;
; 2.525 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.701 ns                   ; 3.226 ns                 ;
; 2.525 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.701 ns                   ; 3.226 ns                 ;
; 2.525 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.701 ns                   ; 3.226 ns                 ;
; 2.525 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.701 ns                   ; 3.226 ns                 ;
; 2.526 ns                                ; ad_count[12]                                                                                                                                           ; ad_count[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.248 ns                 ;
; 2.527 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg2   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.110 ns                   ; 2.637 ns                 ;
; 2.530 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.124 ns                   ; 2.654 ns                 ;
; 2.530 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.092 ns                   ; 2.622 ns                 ;
; 2.531 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.704 ns                   ; 3.235 ns                 ;
; 2.531 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.704 ns                   ; 3.235 ns                 ;
; 2.531 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.704 ns                   ; 3.235 ns                 ;
; 2.531 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.704 ns                   ; 3.235 ns                 ;
; 2.531 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.704 ns                   ; 3.235 ns                 ;
; 2.531 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.704 ns                   ; 3.235 ns                 ;
; 2.531 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.704 ns                   ; 3.235 ns                 ;
; 2.531 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.704 ns                   ; 3.235 ns                 ;
; 2.534 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.120 ns                   ; 2.654 ns                 ;
; 2.534 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.256 ns                 ;
; 2.535 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.715 ns                   ; 3.250 ns                 ;
; 2.537 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM147                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.259 ns                 ;
; 2.538 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.075 ns                   ; 2.613 ns                 ;
; 2.540 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.084 ns                   ; 2.624 ns                 ;
; 2.542 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.092 ns                   ; 2.634 ns                 ;
; 2.546 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.268 ns                 ;
; 2.552 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.124 ns                   ; 2.676 ns                 ;
; 2.554 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM143                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.276 ns                 ;
; 2.555 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.277 ns                 ;
; 2.560 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.084 ns                   ; 2.644 ns                 ;
; 2.566 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.720 ns                   ; 3.286 ns                 ;
; 2.567 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.569 ns                 ;
; 2.568 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.124 ns                   ; 2.692 ns                 ;
; 2.568 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.103 ns                   ; 2.671 ns                 ;
; 2.568 ns                                ; ad_count[3]                                                                                                                                            ; ad_count[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.290 ns                 ;
; 2.570 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.120 ns                   ; 2.690 ns                 ;
; 2.571 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.116 ns                   ; 2.687 ns                 ;
; 2.572 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.124 ns                   ; 2.696 ns                 ;
; 2.572 ns                                ; ad_count[18]                                                                                                                                           ; ad_count[18]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.294 ns                 ;
; 2.574 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM147                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.296 ns                 ;
; 2.574 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.296 ns                 ;
; 2.575 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.297 ns                 ;
; 2.580 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.124 ns                   ; 2.704 ns                 ;
; 2.580 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.302 ns                 ;
; 2.585 ns                                ; ad_count[23]                                                                                                                                           ; ad_count[23]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.722 ns                   ; 3.307 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; 2.601 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.603 ns                 ;
; 2.601 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.603 ns                 ;
; 2.601 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.603 ns                 ;
; 2.601 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.603 ns                 ;
; 2.601 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.603 ns                 ;
; 2.848 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.850 ns                 ;
; 2.871 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.009 ns                  ; 2.862 ns                 ;
; 2.888 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.890 ns                 ;
; 2.890 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.892 ns                 ;
; 2.891 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.893 ns                 ;
; 2.930 ns                                ; ad_count[25]                                                                                                                                           ; AK_reset~reg0                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.010 ns                   ; 2.940 ns                 ;
; 2.933 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.935 ns                 ;
; 3.022 ns                                ; ad_count[24]                                                                                                                                           ; ad_count[24]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.024 ns                 ;
; 3.036 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.038 ns                 ;
; 3.043 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 3.035 ns                 ;
; 3.046 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 3.017 ns                 ;
; 3.049 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.007 ns                  ; 3.042 ns                 ;
; 3.054 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.012 ns                   ; 3.066 ns                 ;
; 3.061 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 3.032 ns                 ;
; 3.066 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[17]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.068 ns                 ;
; 3.071 ns                                ; ad_count[20]                                                                                                                                           ; ad_count[20]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.073 ns                 ;
; 3.076 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[21]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.078 ns                 ;
; 3.078 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[19]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.080 ns                 ;
; 3.084 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[22]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.086 ns                 ;
; 3.086 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.088 ns                 ;
; 3.097 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 3.068 ns                 ;
; 3.100 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.102 ns                 ;
; 3.101 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.103 ns                 ;
; 3.108 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.110 ns                 ;
; 3.115 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 3.086 ns                 ;
; 3.115 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[25]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.117 ns                 ;
; 3.132 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 3.103 ns                 ;
; 3.135 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.137 ns                 ;
; 3.137 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.078 ns                   ; 3.215 ns                 ;
; 3.143 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.145 ns                 ;
; 3.144 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.005 ns                   ; 3.149 ns                 ;
; 3.144 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[7]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.146 ns                 ;
; 3.145 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.081 ns                   ; 3.226 ns                 ;
; 3.146 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.148 ns                 ;
; 3.150 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.150 ns                 ;
; 3.152 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.076 ns                   ; 3.228 ns                 ;
; 3.153 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.155 ns                 ;
; 3.153 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[10]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.155 ns                 ;
; 3.154 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[16]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.156 ns                 ;
; 3.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.009 ns                  ; 3.147 ns                 ;
; 3.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.079 ns                   ; 3.239 ns                 ;
; 3.162 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.164 ns                 ;
; 3.163 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.165 ns                 ;
; 3.166 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.168 ns                 ;
; 3.168 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.170 ns                 ;
; 3.169 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.006 ns                  ; 3.163 ns                 ;
; 3.169 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.005 ns                  ; 3.164 ns                 ;
; 3.170 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.172 ns                 ;
; 3.173 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM137                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM135                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.175 ns                 ;
; 3.174 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM137                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM137                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.176 ns                 ;
; 3.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.177 ns                 ;
; 3.178 ns                                ; ad_count[2]                                                                                                                                            ; ad_count[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.180 ns                 ;
; 3.179 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.181 ns                 ;
; 3.181 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.018 ns                  ; 3.163 ns                 ;
; 3.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.184 ns                 ;
; 3.183 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.185 ns                 ;
; 3.185 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.187 ns                 ;
; 3.190 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM143                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.192 ns                 ;
; 3.194 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.196 ns                 ;
; 3.197 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.197 ns                 ;
; 3.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.200 ns                 ;
; 3.201 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.015 ns                  ; 3.186 ns                 ;
; 3.202 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.204 ns                 ;
; 3.204 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.206 ns                 ;
; 3.211 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.213 ns                 ;
; 3.211 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[18]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.213 ns                 ;
; 3.211 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[23]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.213 ns                 ;
; 3.213 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[16]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[17]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[19]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[20]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[21]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[22]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[24]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.220 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 3.191 ns                 ;
; 3.225 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.227 ns                 ;
; 3.226 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.228 ns                 ;
; 3.230 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.232 ns                 ;
; 3.230 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.232 ns                 ;
; 3.237 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.239 ns                 ;
; 3.239 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM137                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.241 ns                 ;
; 3.245 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 3.226 ns                 ;
; 3.245 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 3.226 ns                 ;
; 3.245 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[7]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 3.226 ns                 ;
; 3.245 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 3.226 ns                 ;
; 3.246 ns                                ; ad_count[12]                                                                                                                                           ; ad_count[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.248 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[10]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.254 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.256 ns                 ;
; 3.255 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.005 ns                  ; 3.250 ns                 ;
; 3.257 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM147                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.259 ns                 ;
; 3.266 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.268 ns                 ;
; 3.274 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM143                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.276 ns                 ;
; 3.275 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.277 ns                 ;
; 3.286 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.286 ns                 ;
; 3.288 ns                                ; ad_count[3]                                                                                                                                            ; ad_count[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.290 ns                 ;
; 3.292 ns                                ; ad_count[18]                                                                                                                                           ; ad_count[18]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.294 ns                 ;
; 3.294 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM147                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.296 ns                 ;
; 3.294 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.296 ns                 ;
; 3.295 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.297 ns                 ;
; 3.300 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.302 ns                 ;
; 3.305 ns                                ; ad_count[23]                                                                                                                                           ; ad_count[23]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.307 ns                 ;
; 3.314 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.316 ns                 ;
; 3.315 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.009 ns                  ; 3.306 ns                 ;
; 3.315 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM49                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.018 ns                  ; 3.297 ns                 ;
; 3.328 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.328 ns                 ;
; 3.335 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.005 ns                  ; 3.330 ns                 ;
; 3.342 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.344 ns                 ;
; 3.343 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 3.314 ns                 ;
; 3.346 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.005 ns                  ; 3.341 ns                 ;
; 3.350 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.007 ns                  ; 3.343 ns                 ;
; 3.350 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM51                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.020 ns                  ; 3.330 ns                 ;
; 3.353 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM59                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.018 ns                  ; 3.335 ns                 ;
; 3.353 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 3.352 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.379 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[23]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.381 ns                 ;
; 3.382 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.005 ns                   ; 3.387 ns                 ;
; 3.382 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM49                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.020 ns                  ; 3.362 ns                 ;
; 3.384 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.005 ns                  ; 3.379 ns                 ;
; 3.386 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.388 ns                 ;
; 3.403 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM47                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.020 ns                  ; 3.383 ns                 ;
; 3.408 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM147                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.408 ns                 ;
; 3.410 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.412 ns                 ;
; 3.420 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.005 ns                  ; 3.415 ns                 ;
; 3.428 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.428 ns                 ;
; 3.431 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.020 ns                  ; 3.411 ns                 ;
; 3.436 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.438 ns                 ;
; 3.437 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 3.436 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                          ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; -0.471 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.384 ns                   ; 2.913 ns                 ;
; 2.601 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.603 ns                 ;
; 2.601 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.603 ns                 ;
; 2.601 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.603 ns                 ;
; 2.601 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.603 ns                 ;
; 2.601 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                                                         ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.603 ns                 ;
; 2.848 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.850 ns                 ;
; 2.871 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[6]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.009 ns                  ; 2.862 ns                 ;
; 2.888 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.890 ns                 ;
; 2.890 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.892 ns                 ;
; 2.891 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.893 ns                 ;
; 2.930 ns                                ; ad_count[25]                                                                                                                                           ; AK_reset~reg0                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.010 ns                   ; 2.940 ns                 ;
; 2.933 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 2.935 ns                 ;
; 3.022 ns                                ; ad_count[24]                                                                                                                                           ; ad_count[24]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.024 ns                 ;
; 3.036 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.038 ns                 ;
; 3.043 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 3.035 ns                 ;
; 3.046 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[12]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 3.017 ns                 ;
; 3.049 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[10]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[10]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.007 ns                  ; 3.042 ns                 ;
; 3.054 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.012 ns                   ; 3.066 ns                 ;
; 3.061 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[7]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[7]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 3.032 ns                 ;
; 3.066 ns                                ; ad_count[17]                                                                                                                                           ; ad_count[17]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.068 ns                 ;
; 3.071 ns                                ; ad_count[20]                                                                                                                                           ; ad_count[20]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.073 ns                 ;
; 3.076 ns                                ; ad_count[21]                                                                                                                                           ; ad_count[21]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.078 ns                 ;
; 3.078 ns                                ; ad_count[19]                                                                                                                                           ; ad_count[19]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.080 ns                 ;
; 3.084 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[22]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.086 ns                 ;
; 3.086 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.088 ns                 ;
; 3.097 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[8]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 3.068 ns                 ;
; 3.100 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.102 ns                 ;
; 3.101 ns                                ; ad_count[5]                                                                                                                                            ; ad_count[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.103 ns                 ;
; 3.108 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.110 ns                 ;
; 3.115 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 3.086 ns                 ;
; 3.115 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[25]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.117 ns                 ;
; 3.132 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[5]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[5]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 3.103 ns                 ;
; 3.135 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[3]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[3]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.137 ns                 ;
; 3.137 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.078 ns                   ; 3.215 ns                 ;
; 3.143 ns                                ; ad_count[6]                                                                                                                                            ; ad_count[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.145 ns                 ;
; 3.144 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.005 ns                   ; 3.149 ns                 ;
; 3.144 ns                                ; ad_count[7]                                                                                                                                            ; ad_count[7]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.146 ns                 ;
; 3.145 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.081 ns                   ; 3.226 ns                 ;
; 3.146 ns                                ; ad_count[11]                                                                                                                                           ; ad_count[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.148 ns                 ;
; 3.150 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.150 ns                 ;
; 3.152 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.076 ns                   ; 3.228 ns                 ;
; 3.153 ns                                ; ad_count[8]                                                                                                                                            ; ad_count[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.155 ns                 ;
; 3.153 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[10]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.155 ns                 ;
; 3.154 ns                                ; ad_count[16]                                                                                                                                           ; ad_count[16]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.156 ns                 ;
; 3.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[4]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.009 ns                  ; 3.147 ns                 ;
; 3.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.079 ns                   ; 3.239 ns                 ;
; 3.162 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.164 ns                 ;
; 3.163 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.165 ns                 ;
; 3.166 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.168 ns                 ;
; 3.168 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.170 ns                 ;
; 3.169 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.006 ns                  ; 3.163 ns                 ;
; 3.169 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.005 ns                  ; 3.164 ns                 ;
; 3.170 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.172 ns                 ;
; 3.173 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM137                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]_OTERM135                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.175 ns                 ;
; 3.174 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM137                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM137                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.176 ns                 ;
; 3.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.177 ns                 ;
; 3.178 ns                                ; ad_count[2]                                                                                                                                            ; ad_count[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.180 ns                 ;
; 3.179 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.181 ns                 ;
; 3.181 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.018 ns                  ; 3.163 ns                 ;
; 3.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.184 ns                 ;
; 3.183 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.185 ns                 ;
; 3.185 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.187 ns                 ;
; 3.190 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM143                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.192 ns                 ;
; 3.194 ns                                ; ad_count[13]                                                                                                                                           ; ad_count[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.196 ns                 ;
; 3.197 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.197 ns                 ;
; 3.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.200 ns                 ;
; 3.201 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM131                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.015 ns                  ; 3.186 ns                 ;
; 3.202 ns                                ; ad_count[1]                                                                                                                                            ; ad_count[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.204 ns                 ;
; 3.204 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.206 ns                 ;
; 3.211 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.213 ns                 ;
; 3.211 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[18]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.213 ns                 ;
; 3.211 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[23]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.213 ns                 ;
; 3.213 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[16]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[17]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[19]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[20]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[21]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[22]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.213 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[24]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.215 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.221 ns                 ;
; 3.220 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[0]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 3.191 ns                 ;
; 3.225 ns                                ; ad_count[0]                                                                                                                                            ; ad_count[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.227 ns                 ;
; 3.226 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.228 ns                 ;
; 3.230 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.232 ns                 ;
; 3.230 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM129                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.232 ns                 ;
; 3.237 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]_OTERM133                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM127                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.239 ns                 ;
; 3.239 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM137                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.241 ns                 ;
; 3.245 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 3.226 ns                 ;
; 3.245 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 3.226 ns                 ;
; 3.245 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[7]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 3.226 ns                 ;
; 3.245 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 3.226 ns                 ;
; 3.246 ns                                ; ad_count[12]                                                                                                                                           ; ad_count[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.248 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[10]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.251 ns                                ; ad_count[25]                                                                                                                                           ; ad_count[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.016 ns                  ; 3.235 ns                 ;
; 3.254 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.256 ns                 ;
; 3.255 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.005 ns                  ; 3.250 ns                 ;
; 3.257 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM147                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.259 ns                 ;
; 3.266 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.268 ns                 ;
; 3.274 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM143                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.276 ns                 ;
; 3.275 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM155                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.277 ns                 ;
; 3.286 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.286 ns                 ;
; 3.288 ns                                ; ad_count[3]                                                                                                                                            ; ad_count[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.290 ns                 ;
; 3.292 ns                                ; ad_count[18]                                                                                                                                           ; ad_count[18]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.294 ns                 ;
; 3.294 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM147                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.296 ns                 ;
; 3.294 ns                                ; ad_count[14]                                                                                                                                           ; ad_count[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.296 ns                 ;
; 3.295 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.297 ns                 ;
; 3.300 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.302 ns                 ;
; 3.305 ns                                ; ad_count[23]                                                                                                                                           ; ad_count[23]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.307 ns                 ;
; 3.314 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.316 ns                 ;
; 3.315 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[9]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.009 ns                  ; 3.306 ns                 ;
; 3.315 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[11]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM49                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.018 ns                  ; 3.297 ns                 ;
; 3.328 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.328 ns                 ;
; 3.335 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.005 ns                  ; 3.330 ns                 ;
; 3.342 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.344 ns                 ;
; 3.343 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[2]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[2]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 3.314 ns                 ;
; 3.346 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.005 ns                  ; 3.341 ns                 ;
; 3.350 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.007 ns                  ; 3.343 ns                 ;
; 3.350 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM51                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.020 ns                  ; 3.330 ns                 ;
; 3.353 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[1]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM59                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.018 ns                  ; 3.335 ns                 ;
; 3.353 ns                                ; ad_count[10]                                                                                                                                           ; ad_count[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 3.352 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.361 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.362 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.364 ns                 ;
; 3.379 ns                                ; ad_count[22]                                                                                                                                           ; ad_count[23]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.381 ns                 ;
; 3.382 ns                                ; ad_count[4]                                                                                                                                            ; ad_count[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.005 ns                   ; 3.387 ns                 ;
; 3.382 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM49                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.020 ns                  ; 3.362 ns                 ;
; 3.384 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM139                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.005 ns                  ; 3.379 ns                 ;
; 3.386 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.388 ns                 ;
; 3.403 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM47                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.020 ns                  ; 3.383 ns                 ;
; 3.408 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM153                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM147                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.408 ns                 ;
; 3.410 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.412 ns                 ;
; 3.420 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]_OTERM141                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.005 ns                  ; 3.415 ns                 ;
; 3.428 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                      ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 3.428 ns                 ;
; 3.431 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.020 ns                  ; 3.411 ns                 ;
; 3.436 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM145                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 3.438 ns                 ;
; 3.437 ns                                ; ad_count[9]                                                                                                                                            ; ad_count[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 3.436 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; 3.438 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.060 ns                   ; 3.498 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.863 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.367 ns                   ; 1.230 ns                 ;
; 0.909 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.911 ns                 ;
; 0.910 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.195 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.229 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.233 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.530 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.532 ns                 ;
; 1.655 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.709 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.711 ns                 ;
; 1.710 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.712 ns                 ;
; 1.741 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.743 ns                 ;
; 1.762 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.764 ns                 ;
; 1.766 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.768 ns                 ;
; 1.796 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.798 ns                 ;
; 1.799 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.801 ns                 ;
; 1.827 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.829 ns                 ;
; 1.828 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.830 ns                 ;
; 1.852 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.854 ns                 ;
; 1.941 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.943 ns                 ;
; 1.952 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.368 ns                   ; 2.320 ns                 ;
; 1.967 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.004 ns                  ; 1.963 ns                 ;
; 1.968 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.970 ns                 ;
; 1.989 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.991 ns                 ;
; 1.998 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.000 ns                 ;
; 1.999 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.001 ns                 ;
; 2.010 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.012 ns                 ;
; 2.017 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.019 ns                 ;
; 2.018 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.020 ns                 ;
; 2.028 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.029 ns                 ;
; 2.075 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.077 ns                 ;
; 2.104 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.106 ns                 ;
; 2.105 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.107 ns                 ;
; 2.158 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.160 ns                 ;
; 2.161 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.368 ns                   ; 2.529 ns                 ;
; 2.169 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.171 ns                 ;
; 2.189 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.191 ns                 ;
; 2.200 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.202 ns                 ;
; 2.241 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.243 ns                 ;
; 2.244 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.246 ns                 ;
; 2.246 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.248 ns                 ;
; 2.252 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.254 ns                 ;
; 2.264 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.266 ns                 ;
; 2.275 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.277 ns                 ;
; 2.286 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.288 ns                 ;
; 2.294 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.296 ns                 ;
; 2.303 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.305 ns                 ;
; 2.317 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.319 ns                 ;
; 2.353 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.355 ns                 ;
; 2.359 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.368 ns                   ; 2.727 ns                 ;
; 2.457 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.459 ns                 ;
; 2.504 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.368 ns                   ; 2.872 ns                 ;
; 2.609 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.611 ns                 ;
; 2.672 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.674 ns                 ;
; 2.676 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.337 ns                   ; 4.013 ns                 ;
; 2.681 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.331 ns                   ; 4.012 ns                 ;
; 2.698 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.200 ns                  ; 2.498 ns                 ;
; 2.746 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.368 ns                   ; 3.114 ns                 ;
; 2.760 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.368 ns                   ; 3.128 ns                 ;
; 2.804 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.806 ns                 ;
; 2.886 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.888 ns                 ;
; 2.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.941 ns                 ;
; 2.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.941 ns                 ;
; 2.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.941 ns                 ;
; 2.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.941 ns                 ;
; 2.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.941 ns                 ;
; 2.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.941 ns                 ;
; 2.987 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.989 ns                 ;
; 3.002 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.004 ns                 ;
; 3.019 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 4.560 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.047 ns                 ;
; 3.069 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.071 ns                 ;
; 3.076 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.368 ns                   ; 3.444 ns                 ;
; 3.083 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.337 ns                   ; 4.420 ns                 ;
; 3.088 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.331 ns                   ; 4.419 ns                 ;
; 3.119 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.368 ns                   ; 3.487 ns                 ;
; 3.141 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.340 ns                   ; 4.481 ns                 ;
; 3.147 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.150 ns                 ;
; 3.147 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.150 ns                 ;
; 3.147 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.150 ns                 ;
; 3.147 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.150 ns                 ;
; 3.147 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.150 ns                 ;
; 3.147 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.150 ns                 ;
; 3.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.340 ns                   ; 4.558 ns                 ;
; 3.228 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.337 ns                   ; 4.565 ns                 ;
; 3.233 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.331 ns                   ; 4.564 ns                 ;
; 3.264 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.368 ns                   ; 3.632 ns                 ;
; 3.281 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 4.822 ns                 ;
; 3.317 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.319 ns                 ;
; 3.345 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.348 ns                 ;
; 3.345 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.348 ns                 ;
; 3.345 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.348 ns                 ;
; 3.345 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.348 ns                 ;
; 3.345 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.348 ns                 ;
; 3.345 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.348 ns                 ;
; 3.360 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.362 ns                 ;
; 3.391 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.213 ns                   ; 3.604 ns                 ;
; 3.433 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.337 ns                   ; 4.770 ns                 ;
; 3.438 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.331 ns                   ; 4.769 ns                 ;
; 3.484 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.337 ns                   ; 4.821 ns                 ;
; 3.489 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.331 ns                   ; 4.820 ns                 ;
; 3.490 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.493 ns                 ;
; 3.490 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.493 ns                 ;
; 3.490 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.493 ns                 ;
; 3.490 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.493 ns                 ;
; 3.490 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.493 ns                 ;
; 3.490 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.493 ns                 ;
; 3.505 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.507 ns                 ;
; 3.548 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.340 ns                   ; 4.888 ns                 ;
; 3.569 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.337 ns                   ; 4.906 ns                 ;
; 3.574 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.331 ns                   ; 4.905 ns                 ;
; 3.693 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.340 ns                   ; 5.033 ns                 ;
; 3.732 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.735 ns                 ;
; 3.732 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.735 ns                 ;
; 3.732 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.735 ns                 ;
; 3.732 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.735 ns                 ;
; 3.732 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.735 ns                 ;
; 3.732 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.735 ns                 ;
; 3.746 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.749 ns                 ;
; 3.746 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.749 ns                 ;
; 3.746 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.749 ns                 ;
; 3.746 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.749 ns                 ;
; 3.746 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.749 ns                 ;
; 3.746 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.749 ns                 ;
; 3.763 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.337 ns                   ; 5.100 ns                 ;
; 3.768 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.331 ns                   ; 5.099 ns                 ;
; 3.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.337 ns                   ; 5.143 ns                 ;
; 3.811 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.331 ns                   ; 5.142 ns                 ;
; 3.898 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.340 ns                   ; 5.238 ns                 ;
; 3.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.340 ns                   ; 5.289 ns                 ;
; 3.951 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.337 ns                   ; 5.288 ns                 ;
; 3.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.331 ns                   ; 5.287 ns                 ;
; 4.062 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.065 ns                 ;
; 4.062 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.065 ns                 ;
; 4.062 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.065 ns                 ;
; 4.062 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.065 ns                 ;
; 4.062 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.065 ns                 ;
; 4.062 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.065 ns                 ;
; 4.105 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.108 ns                 ;
; 4.105 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.108 ns                 ;
; 4.105 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.108 ns                 ;
; 4.105 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.108 ns                 ;
; 4.105 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.108 ns                 ;
; 4.105 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.108 ns                 ;
; 4.118 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 5.660 ns                 ;
; 4.120 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 5.662 ns                 ;
; 4.131 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 5.673 ns                 ;
; 4.228 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.340 ns                   ; 5.568 ns                 ;
; 4.246 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 5.787 ns                 ;
; 4.249 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 5.790 ns                 ;
; 4.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.253 ns                 ;
; 4.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.253 ns                 ;
; 4.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.253 ns                 ;
; 4.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.253 ns                 ;
; 4.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.253 ns                 ;
; 4.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 4.253 ns                 ;
; 4.251 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 5.792 ns                 ;
; 4.256 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 5.797 ns                 ;
; 4.262 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 5.803 ns                 ;
; 4.271 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.340 ns                   ; 5.611 ns                 ;
; 4.380 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 5.922 ns                 ;
; 4.381 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 5.923 ns                 ;
; 4.386 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 5.928 ns                 ;
; 4.387 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 5.929 ns                 ;
; 4.393 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 5.935 ns                 ;
; 4.416 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.340 ns                   ; 5.756 ns                 ;
; 4.498 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.039 ns                 ;
; 4.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.042 ns                 ;
; 4.503 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.044 ns                 ;
; 4.508 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.049 ns                 ;
; 4.514 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.055 ns                 ;
; 4.525 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 6.067 ns                 ;
; 4.527 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 6.069 ns                 ;
; 4.540 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 6.082 ns                 ;
; 4.670 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 6.212 ns                 ;
; 4.672 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 6.214 ns                 ;
; 4.730 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.271 ns                 ;
; 4.793 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 6.335 ns                 ;
; 4.794 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 6.336 ns                 ;
; 4.800 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 6.342 ns                 ;
; 4.809 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.350 ns                 ;
; 4.809 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.350 ns                 ;
; 4.811 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.542 ns                   ; 6.353 ns                 ;
; 4.827 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.368 ns                 ;
; 4.830 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.371 ns                 ;
; 4.832 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.373 ns                 ;
; 4.837 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.378 ns                 ;
; 4.843 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.384 ns                 ;
; 4.861 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.402 ns                 ;
; 4.864 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.405 ns                 ;
; 4.866 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.541 ns                   ; 6.407 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.238 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 2.140 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.142 ns                 ;
; 2.140 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.142 ns                 ;
; 2.140 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.142 ns                 ;
; 2.140 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.142 ns                 ;
; 2.140 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.142 ns                 ;
; 2.140 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.142 ns                 ;
; 2.366 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.033 ns                   ; 2.399 ns                 ;
; 2.366 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.033 ns                   ; 2.399 ns                 ;
; 2.366 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.033 ns                   ; 2.399 ns                 ;
; 2.366 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.033 ns                   ; 2.399 ns                 ;
; 2.366 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.033 ns                   ; 2.399 ns                 ;
; 2.403 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.407 ns                 ;
; 2.403 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.407 ns                 ;
; 2.403 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.407 ns                 ;
; 2.467 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.471 ns                 ;
; 2.467 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.471 ns                 ;
; 2.678 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.680 ns                 ;
; 2.678 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.680 ns                 ;
; 2.678 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.680 ns                 ;
; 2.678 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.680 ns                 ;
; 2.678 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.680 ns                 ;
; 2.678 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.680 ns                 ;
; 2.904 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.033 ns                   ; 2.937 ns                 ;
; 2.904 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.033 ns                   ; 2.937 ns                 ;
; 2.904 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.033 ns                   ; 2.937 ns                 ;
; 2.904 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.033 ns                   ; 2.937 ns                 ;
; 2.904 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.033 ns                   ; 2.937 ns                 ;
; 2.941 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.945 ns                 ;
; 2.941 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.945 ns                 ;
; 2.941 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.945 ns                 ;
; 3.005 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.009 ns                 ;
; 3.005 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.009 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 9.301 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 8.375 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 7.885 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 7.805 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 7.590 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 6.820 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 6.676 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 6.400 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.084 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 5.989 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 5.938 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 5.926 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.916 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.896 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 5.886 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.818 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 5.802 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 5.788 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 5.750 ns   ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 5.708 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.707 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 5.674 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 5.670 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.642 ns   ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 5.628 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.568 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 5.543 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 5.537 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.520 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 5.408 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 5.353 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 5.325 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 5.316 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 5.142 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.071 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 4.876 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 4.854 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 4.811 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 4.811 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 4.795 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 4.106 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 3.933 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 3.705 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 3.597 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 3.336 ns   ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 3.190 ns   ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 2.821 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 2.713 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 1.145 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; 0.261 ns   ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                              ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To             ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+
; N/A   ; None         ; 26.114 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 25.608 ns  ; got_sync                                                                                                                       ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 21.852 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; IFCLK      ;
; N/A   ; None         ; 21.751 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; IFCLK      ;
; N/A   ; None         ; 21.228 ns  ; LessThan0~161_OTERM125                                                                                                         ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 21.186 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; IFCLK      ;
; N/A   ; None         ; 20.885 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                            ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 20.753 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; IFCLK      ;
; N/A   ; None         ; 20.466 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                            ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 20.429 ns  ; LessThan0~162_OTERM123                                                                                                         ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 20.094 ns  ; LessThan0~161_OTERM125                                                                                                         ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 20.022 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; IFCLK      ;
; N/A   ; None         ; 19.832 ns  ; CC~reg0                                                                                                                        ; CC             ; IFCLK      ;
; N/A   ; None         ; 19.751 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                            ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 19.392 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; Rx_load_strobe ; IFCLK      ;
; N/A   ; None         ; 19.355 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; IFCLK      ;
; N/A   ; None         ; 19.332 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                            ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 19.295 ns  ; LessThan0~162_OTERM123                                                                                                         ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 18.978 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; IFCLK      ;
; N/A   ; None         ; 18.680 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; PCLK_12MHZ ;
; N/A   ; None         ; 18.579 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; PCLK_12MHZ ;
; N/A   ; None         ; 18.572 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; CLK_12MHZ  ;
; N/A   ; None         ; 18.471 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; CLK_12MHZ  ;
; N/A   ; None         ; 18.056 ns  ; LessThan0~161_OTERM125                                                                                                         ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 18.014 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; PCLK_12MHZ ;
; N/A   ; None         ; 17.948 ns  ; LessThan0~161_OTERM125                                                                                                         ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.906 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; CLK_12MHZ  ;
; N/A   ; None         ; 17.713 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                            ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.605 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                            ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.581 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; PCLK_12MHZ ;
; N/A   ; None         ; 17.473 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; CLK_12MHZ  ;
; N/A   ; None         ; 17.294 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                            ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.257 ns  ; LessThan0~162_OTERM123                                                                                                         ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.186 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                            ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.149 ns  ; LessThan0~162_OTERM123                                                                                                         ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 16.922 ns  ; LessThan0~161_OTERM125                                                                                                         ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.850 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; PCLK_12MHZ ;
; N/A   ; None         ; 16.814 ns  ; LessThan0~161_OTERM125                                                                                                         ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 16.742 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; CLK_12MHZ  ;
; N/A   ; None         ; 16.660 ns  ; CC~reg0                                                                                                                        ; CC             ; PCLK_12MHZ ;
; N/A   ; None         ; 16.579 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                            ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.552 ns  ; CC~reg0                                                                                                                        ; CC             ; CLK_12MHZ  ;
; N/A   ; None         ; 16.471 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM63                                            ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 16.220 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; Rx_load_strobe ; PCLK_12MHZ ;
; N/A   ; None         ; 16.183 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; PCLK_12MHZ ;
; N/A   ; None         ; 16.172 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; IFCLK      ;
; N/A   ; None         ; 16.160 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                            ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.123 ns  ; LessThan0~162_OTERM123                                                                                                         ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.112 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; Rx_load_strobe ; CLK_12MHZ  ;
; N/A   ; None         ; 16.075 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; CLK_12MHZ  ;
; N/A   ; None         ; 16.052 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM53                                            ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 16.015 ns  ; LessThan0~162_OTERM123                                                                                                         ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 15.806 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; PCLK_12MHZ ;
; N/A   ; None         ; 15.698 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; CLK_12MHZ  ;
; N/A   ; None         ; 14.589 ns  ; got_sync                                                                                                                       ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 13.631 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[11] ; FX2_FD[3]      ; IFCLK      ;
; N/A   ; None         ; 13.593 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[14] ; FX2_FD[6]      ; IFCLK      ;
; N/A   ; None         ; 13.549 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[15] ; FX2_FD[7]      ; IFCLK      ;
; N/A   ; None         ; 13.436 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[8]  ; FX2_FD[0]      ; IFCLK      ;
; N/A   ; None         ; 13.166 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[13] ; FX2_FD[5]      ; IFCLK      ;
; N/A   ; None         ; 13.103 ns  ; conf[1]                                                                                                                        ; DEBUG_LED1     ; IFCLK      ;
; N/A   ; None         ; 13.075 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[1]  ; FX2_FD[9]      ; IFCLK      ;
; N/A   ; None         ; 13.036 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[0]  ; FX2_FD[8]      ; IFCLK      ;
; N/A   ; None         ; 13.000 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; PCLK_12MHZ ;
; N/A   ; None         ; 12.898 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[10] ; FX2_FD[2]      ; IFCLK      ;
; N/A   ; None         ; 12.892 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; CLK_12MHZ  ;
; N/A   ; None         ; 12.788 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[3]  ; FX2_FD[11]     ; IFCLK      ;
; N/A   ; None         ; 12.772 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[2]  ; FX2_FD[10]     ; IFCLK      ;
; N/A   ; None         ; 12.695 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[9]  ; FX2_FD[1]      ; IFCLK      ;
; N/A   ; None         ; 12.631 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[12] ; FX2_FD[4]      ; IFCLK      ;
; N/A   ; None         ; 12.447 ns  ; conf[1]                                                                                                                        ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 12.292 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[5]  ; FX2_FD[13]     ; IFCLK      ;
; N/A   ; None         ; 12.287 ns  ; clock_s[2]                                                                                                                     ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 12.282 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[4]  ; FX2_FD[12]     ; IFCLK      ;
; N/A   ; None         ; 12.248 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[7]  ; FX2_FD[15]     ; IFCLK      ;
; N/A   ; None         ; 12.236 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[6]  ; FX2_FD[14]     ; IFCLK      ;
; N/A   ; None         ; 11.727 ns  ; conf[0]                                                                                                                        ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 10.654 ns  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO         ; SPI_SCK    ;
; N/A   ; None         ; 8.929 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]        ; FX2_CLK    ;
; N/A   ; None         ; 8.739 ns   ; SLEN                                                                                                                           ; FX2_FD[15]     ; IFCLK      ;
; N/A   ; None         ; 8.739 ns   ; SLEN                                                                                                                           ; FX2_FD[13]     ; IFCLK      ;
; N/A   ; None         ; 8.739 ns   ; SLEN                                                                                                                           ; FX2_FD[14]     ; IFCLK      ;
; N/A   ; None         ; 8.719 ns   ; SLEN                                                                                                                           ; FX2_FD[12]     ; IFCLK      ;
; N/A   ; None         ; 8.625 ns   ; SLEN                                                                                                                           ; FX2_FD[7]      ; IFCLK      ;
; N/A   ; None         ; 8.622 ns   ; SLEN                                                                                                                           ; FX2_FD[4]      ; IFCLK      ;
; N/A   ; None         ; 8.622 ns   ; SLEN                                                                                                                           ; FX2_FD[5]      ; IFCLK      ;
; N/A   ; None         ; 8.622 ns   ; SLEN                                                                                                                           ; FX2_FD[6]      ; IFCLK      ;
; N/A   ; None         ; 8.593 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]        ; FX2_CLK    ;
; N/A   ; None         ; 8.496 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]       ; FX2_CLK    ;
; N/A   ; None         ; 8.491 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]       ; FX2_CLK    ;
; N/A   ; None         ; 8.466 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]        ; FX2_CLK    ;
; N/A   ; None         ; 8.453 ns   ; SLOE~reg0                                                                                                                      ; SLOE           ; IFCLK      ;
; N/A   ; None         ; 8.372 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]       ; FX2_CLK    ;
; N/A   ; None         ; 8.231 ns   ; SLEN                                                                                                                           ; FX2_FD[3]      ; IFCLK      ;
; N/A   ; None         ; 8.231 ns   ; SLEN                                                                                                                           ; FX2_FD[2]      ; IFCLK      ;
; N/A   ; None         ; 8.221 ns   ; SLEN                                                                                                                           ; FX2_FD[1]      ; IFCLK      ;
; N/A   ; None         ; 8.211 ns   ; SLEN                                                                                                                           ; FX2_FD[0]      ; IFCLK      ;
; N/A   ; None         ; 8.170 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]       ; FX2_CLK    ;
; N/A   ; None         ; 8.127 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]       ; FX2_CLK    ;
; N/A   ; None         ; 8.123 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]       ; FX2_CLK    ;
; N/A   ; None         ; 8.083 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]        ; FX2_CLK    ;
; N/A   ; None         ; 8.079 ns   ; SLEN                                                                                                                           ; FX2_FD[9]      ; IFCLK      ;
; N/A   ; None         ; 8.069 ns   ; SLEN                                                                                                                           ; FX2_FD[10]     ; IFCLK      ;
; N/A   ; None         ; 8.059 ns   ; SLEN                                                                                                                           ; FX2_FD[8]      ; IFCLK      ;
; N/A   ; None         ; 8.049 ns   ; SLEN                                                                                                                           ; FX2_FD[11]     ; IFCLK      ;
; N/A   ; None         ; 7.966 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1]    ; IFCLK      ;
; N/A   ; None         ; 7.771 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]        ; FX2_CLK    ;
; N/A   ; None         ; 7.768 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]        ; FX2_CLK    ;
; N/A   ; None         ; 7.747 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]        ; FX2_CLK    ;
; N/A   ; None         ; 7.549 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]        ; FX2_CLK    ;
; N/A   ; None         ; 7.385 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO         ; SPI_SCK    ;
; N/A   ; None         ; 7.335 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]        ; FX2_CLK    ;
; N/A   ; None         ; 7.335 ns   ; SLWR~reg0                                                                                                                      ; SLWR           ; IFCLK      ;
; N/A   ; None         ; 7.333 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]        ; FX2_CLK    ;
; N/A   ; None         ; 7.321 ns   ; SLRD~reg0                                                                                                                      ; SLRD           ; IFCLK      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+------------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To         ;
+-------+-------------------+-----------------+------------+------------+
; N/A   ; None              ; 13.952 ns       ; MCLK_12MHZ ; CLK_MCLK   ;
; N/A   ; None              ; 10.490 ns       ; FLAGA      ; DEBUG_LED0 ;
; N/A   ; None              ; 9.275 ns        ; PCLK_12MHZ ; CLK_MCLK   ;
; N/A   ; None              ; 9.167 ns        ; CLK_12MHZ  ; CLK_MCLK   ;
; N/A   ; None              ; 6.782 ns        ; IFCLK      ; CLK_48MHZ  ;
+-------+-------------------+-----------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 1.210 ns  ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 1.064 ns  ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 0.725 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; -0.159 ns ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; -1.962 ns ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -2.070 ns ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -2.108 ns ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -2.216 ns ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -2.447 ns ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -2.555 ns ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -3.331 ns ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -3.439 ns ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -3.667 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -3.840 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.529 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.545 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -4.545 ns ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -4.588 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -4.610 ns ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -4.805 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.876 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.050 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -5.059 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -5.087 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -5.142 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -5.254 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -5.271 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -5.277 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -5.302 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -5.362 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.404 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -5.408 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -5.441 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -5.442 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.536 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -5.552 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -5.620 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -5.650 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -5.660 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -5.672 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -5.723 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -5.818 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -6.134 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -6.410 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -6.554 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -7.324 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -7.539 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -7.619 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A           ; None        ; -8.109 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -9.035 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Tue Mar 18 21:31:09 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected gated clock "CLK_MCLK~140" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~141" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BCLK~166" as buffer
    Info: Detected gated clock "BCLK~167" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 1.947 ns for clock "IFCLK" between source register "frequency[22]" and destination register "SPI:Alex_SPI_Tx|SPI_data"
    Info: Fmax is 52.95 MHz (period= 18.886 ns)
    Info: + Largest register to register requirement is 28.804 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 8.235 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 13.734 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.816 ns) + CELL(0.000 ns) = 3.923 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.891 ns) + CELL(0.970 ns) = 5.784 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'conf[0]'
                Info: 6: + IC(0.000 ns) + CELL(0.393 ns) = 6.177 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 7: + IC(2.148 ns) + CELL(0.000 ns) = 8.325 ns; Loc. = CLKCTRL_G5; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
                Info: 8: + IC(0.907 ns) + CELL(0.970 ns) = 10.202 ns; Loc. = LCFF_X26_Y13_N1; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 9: + IC(1.930 ns) + CELL(0.000 ns) = 12.132 ns; Loc. = CLKCTRL_G6; Fanout = 156; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 10: + IC(0.936 ns) + CELL(0.666 ns) = 13.734 ns; Loc. = LCFF_X15_Y17_N27; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|SPI_data'
                Info: Total cell delay = 5.099 ns ( 37.13 % )
                Info: Total interconnect delay = 8.635 ns ( 62.87 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 5.499 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.816 ns) + CELL(0.000 ns) = 3.923 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.910 ns) + CELL(0.666 ns) = 5.499 ns; Loc. = LCFF_X14_Y13_N31; Fanout = 9; REG Node = 'frequency[22]'
                Info: Total cell delay = 2.766 ns ( 50.30 % )
                Info: Total interconnect delay = 2.733 ns ( 49.70 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 26.857 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y13_N31; Fanout = 9; REG Node = 'frequency[22]'
        Info: 2: + IC(2.338 ns) + CELL(0.624 ns) = 2.962 ns; Loc. = LCCOMB_X15_Y13_N30; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select|LessThan1~775'
        Info: 3: + IC(3.148 ns) + CELL(0.651 ns) = 6.761 ns; Loc. = LCCOMB_X14_Y13_N8; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select|LessThan1~776'
        Info: 4: + IC(0.361 ns) + CELL(0.624 ns) = 7.746 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 2; COMB Node = 'LPF_select:Alex_LPF_select|LessThan1~782'
        Info: 5: + IC(0.373 ns) + CELL(0.206 ns) = 8.325 ns; Loc. = LCCOMB_X14_Y13_N26; Fanout = 2; COMB Node = 'LPF_select:Alex_LPF_select|LessThan1~783'
        Info: 6: + IC(11.740 ns) + CELL(0.497 ns) = 20.562 ns; Loc. = LCCOMB_X14_Y17_N26; Fanout = 3; COMB Node = 'LPF_select:Alex_LPF_select|LPF[0]~190'
        Info: 7: + IC(1.032 ns) + CELL(0.650 ns) = 22.244 ns; Loc. = LCCOMB_X15_Y17_N12; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|Mux0~178'
        Info: 8: + IC(0.406 ns) + CELL(0.651 ns) = 23.301 ns; Loc. = LCCOMB_X15_Y17_N28; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|Mux0~179'
        Info: 9: + IC(0.368 ns) + CELL(0.624 ns) = 24.293 ns; Loc. = LCCOMB_X15_Y17_N0; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|Mux0~184'
        Info: 10: + IC(0.674 ns) + CELL(0.370 ns) = 25.337 ns; Loc. = LCCOMB_X15_Y17_N8; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|SPI_data~458'
        Info: 11: + IC(0.369 ns) + CELL(0.319 ns) = 26.025 ns; Loc. = LCCOMB_X15_Y17_N4; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|SPI_data~461'
        Info: 12: + IC(0.372 ns) + CELL(0.460 ns) = 26.857 ns; Loc. = LCFF_X15_Y17_N27; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|SPI_data'
        Info: Total cell delay = 5.676 ns ( 21.13 % )
        Info: Total interconnect delay = 21.181 ns ( 78.87 % )
Info: Slack time is 34.527 ns for clock "CLK_12MHZ" between source register "Tx_fifo_enable~_DUP_REG_13" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1"
    Info: Fmax is 81.13 MHz (period= 12.326 ns)
    Info: + Largest register to memory requirement is 37.064 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.276 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination memory is 8.842 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(2.008 ns) + CELL(0.624 ns) = 3.617 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 3: + IC(1.468 ns) + CELL(0.206 ns) = 5.291 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 4: + IC(1.851 ns) + CELL(0.000 ns) = 7.142 ns; Loc. = CLKCTRL_G4; Fanout = 269; COMB Node = 'BCLK~167clkctrl'
                Info: 5: + IC(0.842 ns) + CELL(0.858 ns) = 8.842 ns; Loc. = M4K_X27_Y14; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1'
                Info: Total cell delay = 2.673 ns ( 30.23 % )
                Info: Total interconnect delay = 6.169 ns ( 69.77 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 12.118 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(2.008 ns) + CELL(0.624 ns) = 3.617 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 3: + IC(2.148 ns) + CELL(0.000 ns) = 5.765 ns; Loc. = CLKCTRL_G5; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
                Info: 4: + IC(0.907 ns) + CELL(0.970 ns) = 7.642 ns; Loc. = LCFF_X26_Y13_N29; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 5: + IC(0.439 ns) + CELL(0.624 ns) = 8.705 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 6: + IC(1.851 ns) + CELL(0.000 ns) = 10.556 ns; Loc. = CLKCTRL_G4; Fanout = 269; COMB Node = 'BCLK~167clkctrl'
                Info: 7: + IC(0.896 ns) + CELL(0.666 ns) = 12.118 ns; Loc. = LCFF_X23_Y12_N7; Fanout = 15; REG Node = 'Tx_fifo_enable~_DUP_REG_13'
                Info: Total cell delay = 3.869 ns ( 31.93 % )
                Info: Total interconnect delay = 8.249 ns ( 68.07 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 2.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N7; Fanout = 15; REG Node = 'Tx_fifo_enable~_DUP_REG_13'
        Info: 2: + IC(1.732 ns) + CELL(0.805 ns) = 2.537 ns; Loc. = M4K_X27_Y14; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1'
        Info: Total cell delay = 0.805 ns ( 31.73 % )
        Info: Total interconnect delay = 1.732 ns ( 68.27 % )
Info: Slack time is 33.837 ns for clock "PCLK_12MHZ" between source register "Tx_fifo_enable~_DUP_REG_13" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1"
    Info: Fmax is 81.13 MHz (period= 12.326 ns)
    Info: + Largest register to memory requirement is 36.374 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.276 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination memory is 8.950 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.964 ns) + CELL(0.206 ns) = 3.165 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~140'
                Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 3.725 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 4: + IC(1.468 ns) + CELL(0.206 ns) = 5.399 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 5: + IC(1.851 ns) + CELL(0.000 ns) = 7.250 ns; Loc. = CLKCTRL_G4; Fanout = 269; COMB Node = 'BCLK~167clkctrl'
                Info: 6: + IC(0.842 ns) + CELL(0.858 ns) = 8.950 ns; Loc. = M4K_X27_Y14; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1'
                Info: Total cell delay = 2.471 ns ( 27.61 % )
                Info: Total interconnect delay = 6.479 ns ( 72.39 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 12.226 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.964 ns) + CELL(0.206 ns) = 3.165 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~140'
                Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 3.725 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 4: + IC(2.148 ns) + CELL(0.000 ns) = 5.873 ns; Loc. = CLKCTRL_G5; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
                Info: 5: + IC(0.907 ns) + CELL(0.970 ns) = 7.750 ns; Loc. = LCFF_X26_Y13_N29; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 6: + IC(0.439 ns) + CELL(0.624 ns) = 8.813 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 7: + IC(1.851 ns) + CELL(0.000 ns) = 10.664 ns; Loc. = CLKCTRL_G4; Fanout = 269; COMB Node = 'BCLK~167clkctrl'
                Info: 8: + IC(0.896 ns) + CELL(0.666 ns) = 12.226 ns; Loc. = LCFF_X23_Y12_N7; Fanout = 15; REG Node = 'Tx_fifo_enable~_DUP_REG_13'
                Info: Total cell delay = 3.667 ns ( 29.99 % )
                Info: Total interconnect delay = 8.559 ns ( 70.01 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 2.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N7; Fanout = 15; REG Node = 'Tx_fifo_enable~_DUP_REG_13'
        Info: 2: + IC(1.732 ns) + CELL(0.805 ns) = 2.537 ns; Loc. = M4K_X27_Y14; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1'
        Info: Total cell delay = 0.805 ns ( 31.73 % )
        Info: Total interconnect delay = 1.732 ns ( 68.27 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 12.908 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]"
    Info: Fmax is 126.18 MHz (period= 7.925 ns)
    Info: + Largest register to register requirement is 21.906 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 1.337 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 3.963 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.302 ns) + CELL(0.666 ns) = 3.963 ns; Loc. = LCFF_X3_Y1_N17; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
                Info: Total cell delay = 1.661 ns ( 41.91 % )
                Info: Total interconnect delay = 2.302 ns ( 58.09 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.626 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.965 ns) + CELL(0.666 ns) = 2.626 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]'
                Info: Total cell delay = 1.661 ns ( 63.25 % )
                Info: Total interconnect delay = 0.965 ns ( 36.75 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 8.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]'
        Info: 2: + IC(4.129 ns) + CELL(0.624 ns) = 4.753 ns; Loc. = LCCOMB_X18_Y1_N14; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~226'
        Info: 3: + IC(0.673 ns) + CELL(0.650 ns) = 6.076 ns; Loc. = LCCOMB_X19_Y1_N16; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~227'
        Info: 4: + IC(2.462 ns) + CELL(0.460 ns) = 8.998 ns; Loc. = LCFF_X3_Y1_N17; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 1.734 ns ( 19.27 % )
        Info: Total interconnect delay = 7.264 ns ( 80.73 % )
Info: Slack time is 17.562 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]"
    Info: Fmax is 305.72 MHz (period= 3.271 ns)
    Info: + Largest register to register requirement is 20.571 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.002 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X19_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]'
                Info: Total cell delay = 1.806 ns ( 63.26 % )
                Info: Total interconnect delay = 1.049 ns ( 36.74 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.853 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.853 ns; Loc. = LCFF_X18_Y1_N19; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.30 % )
                Info: Total interconnect delay = 1.047 ns ( 36.70 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.009 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N19; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.437 ns) + CELL(0.494 ns) = 0.931 ns; Loc. = LCCOMB_X18_Y1_N28; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 1.501 ns; Loc. = LCCOMB_X18_Y1_N16; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~17'
        Info: 4: + IC(0.653 ns) + CELL(0.855 ns) = 3.009 ns; Loc. = LCFF_X19_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]'
        Info: Total cell delay = 1.555 ns ( 51.68 % )
        Info: Total interconnect delay = 1.454 ns ( 48.32 % )
Info: Minimum slack time is -1.191 ns for clock "IFCLK" between source memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0"
    Info: + Shortest memory to memory delay is 2.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y17; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1'
        Info: 2: + IC(0.000 ns) + CELL(2.913 ns) = 2.913 ns; Loc. = M4K_X27_Y17; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0'
        Info: Total cell delay = 2.913 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is 4.104 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.097 ns
            Info: + Longest clock path from clock "IFCLK" to destination memory is 15.508 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.816 ns) + CELL(0.000 ns) = 3.923 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.891 ns) + CELL(0.970 ns) = 5.784 ns; Loc. = LCFF_X18_Y13_N25; Fanout = 3; REG Node = 'conf[1]'
                Info: 6: + IC(0.462 ns) + CELL(0.651 ns) = 6.897 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 7: + IC(2.148 ns) + CELL(0.000 ns) = 9.045 ns; Loc. = CLKCTRL_G5; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
                Info: 8: + IC(0.907 ns) + CELL(0.970 ns) = 10.922 ns; Loc. = LCFF_X26_Y13_N29; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 9: + IC(0.439 ns) + CELL(0.624 ns) = 11.985 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 10: + IC(1.851 ns) + CELL(0.000 ns) = 13.836 ns; Loc. = CLKCTRL_G4; Fanout = 269; COMB Node = 'BCLK~167clkctrl'
                Info: 11: + IC(0.851 ns) + CELL(0.821 ns) = 15.508 ns; Loc. = M4K_X27_Y17; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0'
                Info: Total cell delay = 6.136 ns ( 39.57 % )
                Info: Total interconnect delay = 9.372 ns ( 60.43 % )
            Info: - Shortest clock path from clock "IFCLK" to source memory is 11.411 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.816 ns) + CELL(0.000 ns) = 3.923 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.891 ns) + CELL(0.970 ns) = 5.784 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'conf[0]'
                Info: 6: + IC(0.000 ns) + CELL(0.393 ns) = 6.177 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 7: + IC(1.468 ns) + CELL(0.206 ns) = 7.851 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 8: + IC(1.851 ns) + CELL(0.000 ns) = 9.702 ns; Loc. = CLKCTRL_G4; Fanout = 269; COMB Node = 'BCLK~167clkctrl'
                Info: 9: + IC(0.851 ns) + CELL(0.858 ns) = 11.411 ns; Loc. = M4K_X27_Y17; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1'
                Info: Total cell delay = 4.527 ns ( 39.67 % )
                Info: Total interconnect delay = 6.884 ns ( 60.33 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: + Micro hold delay of destination is 0.267 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 16 path(s). See Report window for details.
Info: Minimum slack time is -471 ps for clock "CLK_12MHZ" between source memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0"
    Info: + Shortest memory to memory delay is 2.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y17; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1'
        Info: 2: + IC(0.000 ns) + CELL(2.913 ns) = 2.913 ns; Loc. = M4K_X27_Y17; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0'
        Info: Total cell delay = 2.913 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is 3.384 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.377 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination memory is 12.228 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(2.008 ns) + CELL(0.624 ns) = 3.617 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 3: + IC(2.148 ns) + CELL(0.000 ns) = 5.765 ns; Loc. = CLKCTRL_G5; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
                Info: 4: + IC(0.907 ns) + CELL(0.970 ns) = 7.642 ns; Loc. = LCFF_X26_Y13_N29; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 5: + IC(0.439 ns) + CELL(0.624 ns) = 8.705 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 6: + IC(1.851 ns) + CELL(0.000 ns) = 10.556 ns; Loc. = CLKCTRL_G4; Fanout = 269; COMB Node = 'BCLK~167clkctrl'
                Info: 7: + IC(0.851 ns) + CELL(0.821 ns) = 12.228 ns; Loc. = M4K_X27_Y17; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0'
                Info: Total cell delay = 4.024 ns ( 32.91 % )
                Info: Total interconnect delay = 8.204 ns ( 67.09 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source memory is 8.851 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(2.008 ns) + CELL(0.624 ns) = 3.617 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 3: + IC(1.468 ns) + CELL(0.206 ns) = 5.291 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 4: + IC(1.851 ns) + CELL(0.000 ns) = 7.142 ns; Loc. = CLKCTRL_G4; Fanout = 269; COMB Node = 'BCLK~167clkctrl'
                Info: 5: + IC(0.851 ns) + CELL(0.858 ns) = 8.851 ns; Loc. = M4K_X27_Y17; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1'
                Info: Total cell delay = 2.673 ns ( 30.20 % )
                Info: Total interconnect delay = 6.178 ns ( 69.80 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: + Micro hold delay of destination is 0.267 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 16 path(s). See Report window for details.
Info: Minimum slack time is -471 ps for clock "PCLK_12MHZ" between source memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0"
    Info: + Shortest memory to memory delay is 2.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y17; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1'
        Info: 2: + IC(0.000 ns) + CELL(2.913 ns) = 2.913 ns; Loc. = M4K_X27_Y17; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0'
        Info: Total cell delay = 2.913 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is 3.384 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 40.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.377 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination memory is 12.336 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.964 ns) + CELL(0.206 ns) = 3.165 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~140'
                Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 3.725 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 4: + IC(2.148 ns) + CELL(0.000 ns) = 5.873 ns; Loc. = CLKCTRL_G5; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
                Info: 5: + IC(0.907 ns) + CELL(0.970 ns) = 7.750 ns; Loc. = LCFF_X26_Y13_N29; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 6: + IC(0.439 ns) + CELL(0.624 ns) = 8.813 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 7: + IC(1.851 ns) + CELL(0.000 ns) = 10.664 ns; Loc. = CLKCTRL_G4; Fanout = 269; COMB Node = 'BCLK~167clkctrl'
                Info: 8: + IC(0.851 ns) + CELL(0.821 ns) = 12.336 ns; Loc. = M4K_X27_Y17; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0'
                Info: Total cell delay = 3.822 ns ( 30.98 % )
                Info: Total interconnect delay = 8.514 ns ( 69.02 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source memory is 8.959 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.964 ns) + CELL(0.206 ns) = 3.165 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~140'
                Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 3.725 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 3; COMB Node = 'CLK_MCLK~141'
                Info: 4: + IC(1.468 ns) + CELL(0.206 ns) = 5.399 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 2; COMB Node = 'BCLK~167'
                Info: 5: + IC(1.851 ns) + CELL(0.000 ns) = 7.250 ns; Loc. = CLKCTRL_G4; Fanout = 269; COMB Node = 'BCLK~167clkctrl'
                Info: 6: + IC(0.851 ns) + CELL(0.858 ns) = 8.959 ns; Loc. = M4K_X27_Y17; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1'
                Info: Total cell delay = 2.471 ns ( 27.58 % )
                Info: Total interconnect delay = 6.488 ns ( 72.42 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: + Micro hold delay of destination is 0.267 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 16 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N17; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X3_Y1_N16; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~336'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X3_Y1_N17; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 3.963 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.302 ns) + CELL(0.666 ns) = 3.963 ns; Loc. = LCFF_X3_Y1_N17; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
                Info: Total cell delay = 1.661 ns ( 41.91 % )
                Info: Total interconnect delay = 2.302 ns ( 58.09 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 3.963 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.302 ns) + CELL(0.666 ns) = 3.963 ns; Loc. = LCFF_X3_Y1_N17; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
                Info: Total cell delay = 1.661 ns ( 41.91 % )
                Info: Total interconnect delay = 2.302 ns ( 58.09 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.238 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.240 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N19; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.780 ns) + CELL(0.460 ns) = 1.240 ns; Loc. = LCFF_X18_Y1_N29; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 37.10 % )
        Info: Total interconnect delay = 0.780 ns ( 62.90 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.853 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.853 ns; Loc. = LCFF_X18_Y1_N29; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.30 % )
                Info: Total interconnect delay = 1.047 ns ( 36.70 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.853 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.853 ns; Loc. = LCFF_X18_Y1_N19; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.30 % )
                Info: Total interconnect delay = 1.047 ns ( 36.70 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]" (data pin = "GPIO[22]", clock pin = "SPI_SCK") is 9.301 ns
    Info: + Longest pin to register delay is 13.506 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'GPIO[22]'
        Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X30_Y0_N1; Fanout = 2; COMB Node = 'GPIO[22]~1'
        Info: 3: + IC(7.756 ns) + CELL(0.589 ns) = 9.339 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~224'
        Info: 4: + IC(3.275 ns) + CELL(0.206 ns) = 12.820 ns; Loc. = LCCOMB_X17_Y1_N6; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~225'
        Info: 5: + IC(0.372 ns) + CELL(0.206 ns) = 13.398 ns; Loc. = LCCOMB_X17_Y1_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]_OTERM121'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 13.506 ns; Loc. = LCFF_X17_Y1_N5; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 2.103 ns ( 15.57 % )
        Info: Total interconnect delay = 11.403 ns ( 84.43 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 4.165 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(2.504 ns) + CELL(0.666 ns) = 4.165 ns; Loc. = LCFF_X17_Y1_N5; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 1.661 ns ( 39.88 % )
        Info: Total interconnect delay = 2.504 ns ( 60.12 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED2" through register "Rx_control_0[0]" is 26.114 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 5.487 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.816 ns) + CELL(0.000 ns) = 3.923 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.898 ns) + CELL(0.666 ns) = 5.487 ns; Loc. = LCFF_X16_Y11_N15; Fanout = 2; REG Node = 'Rx_control_0[0]'
        Info: Total cell delay = 2.766 ns ( 50.41 % )
        Info: Total interconnect delay = 2.721 ns ( 49.59 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 20.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y11_N15; Fanout = 2; REG Node = 'Rx_control_0[0]'
        Info: 2: + IC(13.283 ns) + CELL(0.589 ns) = 13.872 ns; Loc. = LCCOMB_X15_Y17_N6; Fanout = 6; COMB Node = 'Alex_data[0]'
        Info: 3: + IC(3.355 ns) + CELL(3.096 ns) = 20.323 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'DEBUG_LED2'
        Info: Total cell delay = 3.685 ns ( 18.13 % )
        Info: Total interconnect delay = 16.638 ns ( 81.87 % )
Info: Longest tpd from source pin "MCLK_12MHZ" to destination pin "CLK_MCLK" is 13.952 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 1; PIN Node = 'MCLK_12MHZ'
    Info: 2: + IC(6.223 ns) + CELL(0.624 ns) = 7.842 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~140'
    Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 8.402 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 3; COMB Node = 'CLK_MCLK~141'
    Info: 4: + IC(2.294 ns) + CELL(3.256 ns) = 13.952 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 5.081 ns ( 36.42 % )
    Info: Total interconnect delay = 8.871 ns ( 63.58 % )
Info: th for register "q[0]" (data pin = "MDOUT", clock pin = "IFCLK") is 1.210 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 15.407 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.816 ns) + CELL(0.000 ns) = 3.923 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.891 ns) + CELL(0.970 ns) = 5.784 ns; Loc. = LCFF_X18_Y13_N25; Fanout = 3; REG Node = 'conf[1]'
        Info: 6: + IC(0.462 ns) + CELL(0.651 ns) = 6.897 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 3; COMB Node = 'CLK_MCLK~141'
        Info: 7: + IC(2.148 ns) + CELL(0.000 ns) = 9.045 ns; Loc. = CLKCTRL_G5; Fanout = 381; COMB Node = 'CLK_MCLK~141clkctrl'
        Info: 8: + IC(0.907 ns) + CELL(0.970 ns) = 10.922 ns; Loc. = LCFF_X26_Y13_N29; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 9: + IC(0.439 ns) + CELL(0.624 ns) = 11.985 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 2; COMB Node = 'BCLK~167'
        Info: 10: + IC(1.851 ns) + CELL(0.000 ns) = 13.836 ns; Loc. = CLKCTRL_G4; Fanout = 269; COMB Node = 'BCLK~167clkctrl'
        Info: 11: + IC(0.905 ns) + CELL(0.666 ns) = 15.407 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 5.981 ns ( 38.82 % )
        Info: Total interconnect delay = 9.426 ns ( 61.18 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 14.503 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_138; Fanout = 1; PIN Node = 'MDOUT'
        Info: 2: + IC(6.384 ns) + CELL(0.206 ns) = 7.565 ns; Loc. = LCCOMB_X26_Y13_N24; Fanout = 1; COMB Node = 'select_DOUT~7'
        Info: 3: + IC(6.179 ns) + CELL(0.651 ns) = 14.395 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 1; COMB Node = 'q[0]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 14.503 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 1.940 ns ( 13.38 % )
        Info: Total interconnect delay = 12.563 ns ( 86.62 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Allocated 113 megabytes of memory during processing
    Info: Processing ended: Tue Mar 18 21:31:14 2008
    Info: Elapsed time: 00:00:05


