
---------- Begin Simulation Statistics ----------
final_tick                               1661762522500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219963                       # Simulator instruction rate (inst/s)
host_mem_usage                                4585540                       # Number of bytes of host memory used
host_op_rate                                   388646                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9319.77                       # Real time elapsed on the host
host_tick_rate                               43540998                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000005                       # Number of instructions simulated
sim_ops                                    3622091860                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.405792                       # Number of seconds simulated
sim_ticks                                405791957750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   278                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       636849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1273987                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          437                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      7864742                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    130746555                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     46151722                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     63059446                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     16907724                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     139436439                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       3367076                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      5544065                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       582311053                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      414354769                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      7903811                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         93355099                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    117473198                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    250693666                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000003                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1588221853                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    774893917                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.049599                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.960944                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    419597796     54.15%     54.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     77937449     10.06%     64.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     55100786      7.11%     71.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     40976525      5.29%     76.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     20074428      2.59%     79.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     18580467      2.40%     81.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     11905250      1.54%     83.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13248018      1.71%     84.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    117473198     15.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    774893917                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        736513454                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2550541                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1038783176                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           242962017                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2815232      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    809570724     50.97%     51.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       509917      0.03%     51.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4249994      0.27%     51.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    109285470      6.88%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           32      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       324302      0.02%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       249720      0.02%     58.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       250519      0.02%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    153382151      9.66%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     30122413      1.90%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    145223210      9.14%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     98880731      6.23%     85.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     43203164      2.72%     88.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    144081286      9.07%     97.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     46072988      2.90%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1588221853                       # Class of committed instruction
system.switch_cpus_1.commit.refs            332238169                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1588221853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.811584                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.811584                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    422716465                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1958131311                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       99487853                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       237586438                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      7927705                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     43804376                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         261238604                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              261151                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          94248483                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              280610                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         139436439                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       126591091                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           671679190                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2140077                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          269                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1239710356                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        33794                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       350343                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      15855410                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.171808                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    131531539                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     49518798                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.527520                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    811522842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.480482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.451913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      490589500     60.45%     60.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       24902669      3.07%     63.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       27357553      3.37%     66.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       12291799      1.51%     68.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       16604594      2.05%     70.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       17203816      2.12%     72.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       12897189      1.59%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       10751824      1.32%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      198923898     24.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    811522842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      1238373154                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      692923457                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 61073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     10461473                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      105738452                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.143113                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          356137452                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         94248482                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     179415498                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    272162044                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        36643                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       648612                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    100569445                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1838979127                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    261888970                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20756193                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1739316402                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      2517170                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     12203676                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      7927705                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     18031726                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       207515                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     16787544                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        39468                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        57179                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        34415                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     29200024                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     11293292                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        57179                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      9535148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       926325                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2216455013                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1730119501                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.568424                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1259886588                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.131781                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1733389242                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1828748589                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     835492401                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.232158                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.232158                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      5533730      0.31%      0.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    942427657     53.54%     53.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       522154      0.03%     53.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4529803      0.26%     54.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    112944312      6.42%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          718      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       420591      0.02%     60.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     60.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       249782      0.01%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       250590      0.01%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    155035217      8.81%     69.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     30634554      1.74%     71.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    146203814      8.31%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    118950118      6.76%     86.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     49290984      2.80%     89.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    146668919      8.33%     97.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     46409660      2.64%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1760072603                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     780245692                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   1533372287                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    749081340                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    792249656                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          45668250                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.025947                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      14353091     31.43%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            2      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           75      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd      5735670     12.56%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        22536      0.05%     44.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     44.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     44.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult      9566430     20.95%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      5134846     11.24%     76.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        65751      0.14%     76.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead     10777005     23.60%     99.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        12843      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1019961431                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2846723840                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    981038161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1297504962                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1838870070                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1760072603                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       109057                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    250757242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2759837                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       108761                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    341066932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    811522842                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.168852                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.569346                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    381127024     46.96%     46.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     58867001      7.25%     54.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     65289754      8.05%     62.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     59573910      7.34%     69.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     64524225      7.95%     77.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     61855326      7.62%     85.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     53853100      6.64%     91.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     30047782      3.70%     95.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     36384720      4.48%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    811522842                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.168688                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         126647088                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               56095                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     33747141                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5258167                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    272162044                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    100569445                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     584089944                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           18                       # number of misc regfile writes
system.switch_cpus_1.numCycles              811583915                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     228667537                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1776116293                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     66349569                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      120984984                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1526499                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1245651                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4757873898                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1919126377                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2161507306                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       257801024                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    116810915                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      7927705                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    196121764                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      385390969                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   1278933533                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   2107827637                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        19823                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          353                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       212721440                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          357                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2496227402                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3714897965                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  4403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1730                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9048992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1190                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17092823                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1190                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      6652412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        25023                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     13295057                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          25023                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              32904                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       631624                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4503                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              719                       # Transaction distribution
system.membus.trans_dist::ReadExReq            604237                       # Transaction distribution
system.membus.trans_dist::ReadExResp           604237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32904                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1911128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1911128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1911128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     81200960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     81200960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81200960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            637860                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  637860    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              637860                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3907813997                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3355588250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1661762522500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1661762522500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7247642                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2416160                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        18573                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6247105                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1007431                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1007431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           795405                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          795405                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7247642                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        56404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26086178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26142582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2376256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    628879744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              631256000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          640212                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39321920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9689971                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000301                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017357                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9687051     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2920      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9689971                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10367459997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12539413420                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28915993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst        17755                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1381905                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1399660                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst        17755                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1381905                       # number of overall hits
system.l2.overall_hits::total                 1399660                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          801                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      6641867                       # number of demand (read+write) misses
system.l2.demand_misses::total                6642668                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          801                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      6641867                       # number of overall misses
system.l2.overall_misses::total               6642668                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     73657000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 235505253500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     235578910500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     73657000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 235505253500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    235578910500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst        18556                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      8023772                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8042328                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst        18556                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      8023772                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8042328                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.043167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.827774                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.825963                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.043167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.827774                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.825963                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 91956.304619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 35457.688855                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 35464.501688                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 91956.304619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 35457.688855                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 35464.501688                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              613686                       # number of writebacks
system.l2.writebacks::total                    613686                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      6641867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6642668                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      6641867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6642668                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     65647000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 169086583500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 169152230500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     65647000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 169086583500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 169152230500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.043167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.827774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825963                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.043167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.827774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.825963                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 81956.304619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 25457.688855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 25464.501688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 81956.304619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 25457.688855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 25464.501688                       # average overall mshr miss latency
system.l2.replacements                         614470                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1802474                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1802474                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1802474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1802474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        18536                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            18536                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        18536                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        18536                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6028250                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6028250                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       997762                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               997762                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         9669                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9669                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data        90000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        90000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      1007431                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1007431                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.009598                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.009598                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data     9.308098                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     9.308098                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         9669                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          9669                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    173547997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    173547997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.009598                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.009598                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 17948.908574                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17948.908574                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       191085                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                191085                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       604320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              604320                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  58858792000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   58858792000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       795405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            795405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.759764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.759764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 97396.730209                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97396.730209                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       604320                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         604320                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  52815592000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52815592000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.759764                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.759764                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 87396.730209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87396.730209                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst        17755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      1190820                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1208575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      6037547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6038348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     73657000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 176646461500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 176720118500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst        18556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      7228367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7246923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.043167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.835257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.833229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 91956.304619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 29257.985321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 29266.302389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      6037547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6038348                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     65647000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 116270991500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 116336638500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.043167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.835257                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.833229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 81956.304619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 19257.985321                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 19266.302389                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3982.402664                       # Cycle average of tags in use
system.l2.tags.total_refs                     4416055                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1825071                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.419662                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3982.402664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.972266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972266                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3544                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 138557522                       # Number of tag accesses
system.l2.tags.data_accesses                138557522                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          131                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      6005396                       # number of demand (read+write) hits
system.l3.demand_hits::total                  6005527                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          131                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      6005396                       # number of overall hits
system.l3.overall_hits::total                 6005527                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          670                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       636471                       # number of demand (read+write) misses
system.l3.demand_misses::total                 637141                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          670                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       636471                       # number of overall misses
system.l3.overall_misses::total                637141                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     59166500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  52227364500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      52286531000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     59166500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  52227364500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     52286531000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          801                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      6641867                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              6642668                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          801                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      6641867                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             6642668                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.836454                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.095827                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.095916                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.836454                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.095827                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.095916                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88308.208955                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 82057.728475                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 82064.301309                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88308.208955                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 82057.728475                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 82064.301309                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              631624                       # number of writebacks
system.l3.writebacks::total                    631624                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          670                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       636471                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            637141                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          670                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       636471                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           637141                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     52466500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  45862654500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  45915121000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     52466500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  45862654500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  45915121000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.836454                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.095827                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.095916                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.836454                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.095827                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.095916                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78308.208955                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72057.728475                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 72064.301309                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78308.208955                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72057.728475                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 72064.301309                       # average overall mshr miss latency
system.l3.replacements                         660459                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       613686                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           613686                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       613686                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       613686                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          691                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           691                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         8950                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 8950                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          719                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                719                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         9669                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             9669                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.074361                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.074361                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          719                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           719                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     13657500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total     13657500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.074361                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.074361                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18995.132128                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18995.132128                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data           83                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    83                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       604237                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              604237                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  49187506000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   49187506000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       604320                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            604320                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999863                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999863                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81404.326448                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81404.326448                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       604237                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         604237                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  43145136000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  43145136000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999863                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999863                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71404.326448                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71404.326448                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst          131                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      6005313                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            6005444                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          670                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        32234                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            32904                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     59166500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   3039858500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   3099025000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          801                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      6037547                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        6038348                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.836454                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.005339                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.005449                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88308.208955                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 94305.965750                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 94183.837831                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          670                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        32234                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        32904                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     52466500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   2717518500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   2769985000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.836454                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.005339                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.005449                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78308.208955                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 84305.965750                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 84183.837831                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    13394735                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    693227                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     19.322293                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     824.314506                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         2.857766                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      1753.370446                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1425.109129                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    76.027170                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 28686.320983                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.025156                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000087                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.053509                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.043491                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.002320                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.875437                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          977                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31732                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 213381371                       # Number of tag accesses
system.l3.tags.data_accesses                213381371                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           6038348                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1245310                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         6057869                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            9669                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           9669                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           604320                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          604320                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       6038348                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     19947394                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    464406656                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          660459                       # Total snoops (count)
system.tol3bus.snoopTraffic                  40423936                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          7312796                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.003422                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.058396                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                7287773     99.66%     99.66% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  25023      0.34%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            7312796                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         7261214503                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        9968836500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     40734144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40777024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40423936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40423936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       636471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              637141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       631624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             631624                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       105670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    100381842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             100487511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       105670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           105670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99617391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99617391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99617391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       105670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    100381842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            200104902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    631624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    636468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013309606500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1966870                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             593495                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      637141                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     631624                       # Number of write requests accepted
system.mem_ctrls.readBursts                    637141                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   631624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41142                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7881400750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3185690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19827738250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12370.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31120.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   569863                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  554964                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                637141                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               631624                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  627180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       143918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    564.207952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   366.949726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.905133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26753     18.59%     18.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21226     14.75%     33.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9786      6.80%     40.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8477      5.89%     46.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9427      6.55%     52.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6168      4.29%     56.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6269      4.36%     61.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13144      9.13%     70.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42668     29.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       143918                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.202940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.134069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.198213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3               1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               6      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             46      0.12%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15          2096      5.33%      5.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         36537     92.92%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           410      1.04%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            98      0.25%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            41      0.10%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            18      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            14      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             6      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            10      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-123            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.062433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.058401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.377238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38195     97.13%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               79      0.20%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              790      2.01%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              243      0.62%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               40776832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40422848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40777024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40423936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       100.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    100.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  406020168500                       # Total gap between requests
system.mem_ctrls.avgGap                     320012.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        42880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     40733952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40422848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 105669.910852243847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 100381368.388516321778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99614709.527840569615                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       636471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       631624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     24835000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  19802903250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9616250021750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37067.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     31113.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15224643.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            514851120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            273649860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2279901960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1652526720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32032578240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30581796750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130071019680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       197406324330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        486.471751                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 337519255000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13550160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54722542750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            512723400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            272518950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2269263360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1644461820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32032578240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30754782060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     129925347840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       197411675670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        486.484939                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 337145951250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13550160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55095846500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1399279352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69491990                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    126569673                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1595341015                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1399279352                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69491990                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    126569673                       # number of overall hits
system.cpu.icache.overall_hits::total      1595341015                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst        21414                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          33615                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11952                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          249                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst        21414                       # number of overall misses
system.cpu.icache.overall_misses::total         33615                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3293000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    344484499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    347777499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3293000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    344484499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    347777499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1399291304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69492239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    126591087                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1595374630                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1399291304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69492239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    126591087                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1595374630                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000169                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000169                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13224.899598                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 16086.882367                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10345.902097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13224.899598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 16086.882367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10345.902097                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1334                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.407407                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        30262                       # number of writebacks
system.cpu.icache.writebacks::total             30262                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         2139                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2139                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         2139                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2139                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst        19275                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19524                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst        19275                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19524                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    290628999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    293672999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3044000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    290628999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    293672999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12224.899598                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 15078.028482                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15041.641006                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12224.899598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 15078.028482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15041.641006                       # average overall mshr miss latency
system.cpu.icache.replacements                  30262                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1399279352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69491990                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    126569673                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1595341015                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst        21414                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         33615                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3293000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    344484499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    347777499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1399291304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69492239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    126591087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1595374630                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000169                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13224.899598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 16086.882367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10345.902097                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         2139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst        19275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3044000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    290628999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    293672999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12224.899598                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 15078.028482                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15041.641006                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.676296                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1595372491                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31476                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          50685.363166                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.378310                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.863403                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    91.434583                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.819098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.178583                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6381529996                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6381529996                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    367776058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     17360206                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    297777935                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        682914199                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    367776058                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17360206                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    297777935                       # number of overall hits
system.cpu.dcache.overall_hits::total       682914199                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       234177                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18194                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     35620448                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       35872819                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       234177                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18194                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     35620448                       # number of overall misses
system.cpu.dcache.overall_misses::total      35872819                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1087163000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 1079522203985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1080609366985                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1087163000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 1079522203985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1080609366985                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    368010235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17378400                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    333398383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    718787018                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    368010235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17378400                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    333398383                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    718787018                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.106840                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049907                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000636                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.106840                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049907                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59753.929867                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 30306.250050                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30123.346788                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59753.929867                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 30306.250050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30123.346788                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4358551                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          460                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            226428                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.249170                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           92                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2001101                       # number of writebacks
system.cpu.dcache.writebacks::total           2001101                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     26597114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     26597114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     26597114                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     26597114                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        18194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      9023334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9041528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        18194                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      9023334                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9041528                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1068969000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 269489190485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 270558159485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1068969000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 269489190485                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 270558159485                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001047                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.027065                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012579                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.027065                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012579                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58753.929867                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 29865.811294                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29923.942002                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58753.929867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 29865.811294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29923.942002                       # average overall mshr miss latency
system.cpu.dcache.replacements                8256276                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231033982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11297718                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    210304619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       452636319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     33817612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      33870901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     80810500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1008311391000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1008392201500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231083260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11301729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    244122231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    486507220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.138527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069621                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20147.220145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 29816.161798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29771.637947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     26589245                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     26589245                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      7228367                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7232378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     76799500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 200081213500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 200158013000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.029610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19147.220145                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 27680.002067                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27675.269877                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    136742076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6062488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     87473316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      230277880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       184899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1802836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2001918                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1006352500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  71210812985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  72217165485                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    136926975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6076671                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     89276152                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    232279798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.002334                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.020194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70954.840302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 39499.329382                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36073.987788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         7869                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7869                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1794967                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1809150                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    992169500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  69407976985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  70400146485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.002334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.020106                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69954.840302                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 38668.107539                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38913.382796                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994162                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           692589405                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8256788                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.881214                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   361.644732                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    25.720375                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   124.629055                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.706337                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.050235                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.243416                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2883404860                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2883404860                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661762522500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1168016811000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 493745711500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
