

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_scale_outp_i19_l_j18'
================================================================
* Date:           Wed Sep  6 08:59:13 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36877|    36877|  0.369 ms|  0.369 ms|  36877|  36877|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_scale_outp_i19_l_j18  |    36875|    36875|        13|          1|          1|  36864|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     91|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     322|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     322|    283|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+---+----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+----------------+---------+----+---+----+-----+
    |mux_124_24_1_1_U7851  |mux_124_24_1_1  |        0|   0|  0|  65|    0|
    +----------------------+----------------+---------+----+---+----+-----+
    |Total                 |                |        0|   0|  0|  65|    0|
    +----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln393_1_fu_480_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln393_fu_538_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln394_fu_519_p2       |         +|   0|  0|  12|          12|           1|
    |icmp_ln393_fu_474_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln394_fu_489_p2      |      icmp|   0|  0|  12|          12|          12|
    |select_ln393_1_fu_544_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln393_fu_495_p3    |    select|   0|  0|  12|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  91|          63|          38|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten29_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_j18_load               |   9|          2|   12|         24|
    |i19_fu_116                              |   9|          2|    4|          8|
    |indvar_flatten29_fu_120                 |   9|          2|   16|         32|
    |j18_fu_112                              |   9|          2|   12|         24|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   62|        124|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i19_fu_116                         |   4|   0|    4|          0|
    |icmp_ln394_reg_623                 |   1|   0|    1|          0|
    |indvar_flatten29_fu_120            |  16|   0|   16|          0|
    |j18_fu_112                         |  12|   0|   12|          0|
    |select_ln393_1_reg_704             |   4|   0|    4|          0|
    |v227_V_reg_709                     |  24|   0|   24|          0|
    |v229_reg_729                       |  32|   0|   32|          0|
    |v230_reg_739                       |  32|   0|   32|          0|
    |v349_load_reg_724                  |  32|   0|   32|          0|
    |zext_ln394_reg_628                 |  12|   0|   64|         52|
    |select_ln393_1_reg_704             |  64|  32|    4|          0|
    |zext_ln394_reg_628                 |  64|  32|   64|         52|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 322|  64|  314|        104|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_2765_p_din0       |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_2765_p_din1       |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_2765_p_dout0      |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_2765_p_ce         |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_2773_p_din0       |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_2773_p_dout0      |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|grp_fu_2773_p_ce         |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_scale_outp_i19_l_j18|  return value|
|v349_address0            |  out|    4|   ap_memory|                                        v349|         array|
|v349_ce0                 |  out|    1|   ap_memory|                                        v349|         array|
|v349_q0                  |   in|   32|   ap_memory|                                        v349|         array|
|acc_outp4_V_address0     |  out|   12|   ap_memory|                                 acc_outp4_V|         array|
|acc_outp4_V_ce0          |  out|    1|   ap_memory|                                 acc_outp4_V|         array|
|acc_outp4_V_q0           |   in|   24|   ap_memory|                                 acc_outp4_V|         array|
|acc_outp4_V_1_address0   |  out|   12|   ap_memory|                               acc_outp4_V_1|         array|
|acc_outp4_V_1_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_1|         array|
|acc_outp4_V_1_q0         |   in|   24|   ap_memory|                               acc_outp4_V_1|         array|
|acc_outp4_V_2_address0   |  out|   12|   ap_memory|                               acc_outp4_V_2|         array|
|acc_outp4_V_2_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_2|         array|
|acc_outp4_V_2_q0         |   in|   24|   ap_memory|                               acc_outp4_V_2|         array|
|acc_outp4_V_3_address0   |  out|   12|   ap_memory|                               acc_outp4_V_3|         array|
|acc_outp4_V_3_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_3|         array|
|acc_outp4_V_3_q0         |   in|   24|   ap_memory|                               acc_outp4_V_3|         array|
|acc_outp4_V_4_address0   |  out|   12|   ap_memory|                               acc_outp4_V_4|         array|
|acc_outp4_V_4_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_4|         array|
|acc_outp4_V_4_q0         |   in|   24|   ap_memory|                               acc_outp4_V_4|         array|
|acc_outp4_V_5_address0   |  out|   12|   ap_memory|                               acc_outp4_V_5|         array|
|acc_outp4_V_5_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_5|         array|
|acc_outp4_V_5_q0         |   in|   24|   ap_memory|                               acc_outp4_V_5|         array|
|acc_outp4_V_6_address0   |  out|   12|   ap_memory|                               acc_outp4_V_6|         array|
|acc_outp4_V_6_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_6|         array|
|acc_outp4_V_6_q0         |   in|   24|   ap_memory|                               acc_outp4_V_6|         array|
|acc_outp4_V_7_address0   |  out|   12|   ap_memory|                               acc_outp4_V_7|         array|
|acc_outp4_V_7_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_7|         array|
|acc_outp4_V_7_q0         |   in|   24|   ap_memory|                               acc_outp4_V_7|         array|
|acc_outp4_V_8_address0   |  out|   12|   ap_memory|                               acc_outp4_V_8|         array|
|acc_outp4_V_8_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_8|         array|
|acc_outp4_V_8_q0         |   in|   24|   ap_memory|                               acc_outp4_V_8|         array|
|acc_outp4_V_9_address0   |  out|   12|   ap_memory|                               acc_outp4_V_9|         array|
|acc_outp4_V_9_ce0        |  out|    1|   ap_memory|                               acc_outp4_V_9|         array|
|acc_outp4_V_9_q0         |   in|   24|   ap_memory|                               acc_outp4_V_9|         array|
|acc_outp4_V_10_address0  |  out|   12|   ap_memory|                              acc_outp4_V_10|         array|
|acc_outp4_V_10_ce0       |  out|    1|   ap_memory|                              acc_outp4_V_10|         array|
|acc_outp4_V_10_q0        |   in|   24|   ap_memory|                              acc_outp4_V_10|         array|
|acc_outp4_V_11_address0  |  out|   12|   ap_memory|                              acc_outp4_V_11|         array|
|acc_outp4_V_11_ce0       |  out|    1|   ap_memory|                              acc_outp4_V_11|         array|
|acc_outp4_V_11_q0        |   in|   24|   ap_memory|                              acc_outp4_V_11|         array|
|v362_address0            |  out|   12|   ap_memory|                                        v362|         array|
|v362_ce0                 |  out|    1|   ap_memory|                                        v362|         array|
|v362_we0                 |  out|    1|   ap_memory|                                        v362|         array|
|v362_d0                  |  out|   32|   ap_memory|                                        v362|         array|
|v362_1_address0          |  out|   12|   ap_memory|                                      v362_1|         array|
|v362_1_ce0               |  out|    1|   ap_memory|                                      v362_1|         array|
|v362_1_we0               |  out|    1|   ap_memory|                                      v362_1|         array|
|v362_1_d0                |  out|   32|   ap_memory|                                      v362_1|         array|
|v362_2_address0          |  out|   12|   ap_memory|                                      v362_2|         array|
|v362_2_ce0               |  out|    1|   ap_memory|                                      v362_2|         array|
|v362_2_we0               |  out|    1|   ap_memory|                                      v362_2|         array|
|v362_2_d0                |  out|   32|   ap_memory|                                      v362_2|         array|
|v362_3_address0          |  out|   12|   ap_memory|                                      v362_3|         array|
|v362_3_ce0               |  out|    1|   ap_memory|                                      v362_3|         array|
|v362_3_we0               |  out|    1|   ap_memory|                                      v362_3|         array|
|v362_3_d0                |  out|   32|   ap_memory|                                      v362_3|         array|
|v362_4_address0          |  out|   12|   ap_memory|                                      v362_4|         array|
|v362_4_ce0               |  out|    1|   ap_memory|                                      v362_4|         array|
|v362_4_we0               |  out|    1|   ap_memory|                                      v362_4|         array|
|v362_4_d0                |  out|   32|   ap_memory|                                      v362_4|         array|
|v362_5_address0          |  out|   12|   ap_memory|                                      v362_5|         array|
|v362_5_ce0               |  out|    1|   ap_memory|                                      v362_5|         array|
|v362_5_we0               |  out|    1|   ap_memory|                                      v362_5|         array|
|v362_5_d0                |  out|   32|   ap_memory|                                      v362_5|         array|
|v362_6_address0          |  out|   12|   ap_memory|                                      v362_6|         array|
|v362_6_ce0               |  out|    1|   ap_memory|                                      v362_6|         array|
|v362_6_we0               |  out|    1|   ap_memory|                                      v362_6|         array|
|v362_6_d0                |  out|   32|   ap_memory|                                      v362_6|         array|
|v362_7_address0          |  out|   12|   ap_memory|                                      v362_7|         array|
|v362_7_ce0               |  out|    1|   ap_memory|                                      v362_7|         array|
|v362_7_we0               |  out|    1|   ap_memory|                                      v362_7|         array|
|v362_7_d0                |  out|   32|   ap_memory|                                      v362_7|         array|
|v362_8_address0          |  out|   12|   ap_memory|                                      v362_8|         array|
|v362_8_ce0               |  out|    1|   ap_memory|                                      v362_8|         array|
|v362_8_we0               |  out|    1|   ap_memory|                                      v362_8|         array|
|v362_8_d0                |  out|   32|   ap_memory|                                      v362_8|         array|
|v362_9_address0          |  out|   12|   ap_memory|                                      v362_9|         array|
|v362_9_ce0               |  out|    1|   ap_memory|                                      v362_9|         array|
|v362_9_we0               |  out|    1|   ap_memory|                                      v362_9|         array|
|v362_9_d0                |  out|   32|   ap_memory|                                      v362_9|         array|
|v362_10_address0         |  out|   12|   ap_memory|                                     v362_10|         array|
|v362_10_ce0              |  out|    1|   ap_memory|                                     v362_10|         array|
|v362_10_we0              |  out|    1|   ap_memory|                                     v362_10|         array|
|v362_10_d0               |  out|   32|   ap_memory|                                     v362_10|         array|
|v362_11_address0         |  out|   12|   ap_memory|                                     v362_11|         array|
|v362_11_ce0              |  out|    1|   ap_memory|                                     v362_11|         array|
|v362_11_we0              |  out|    1|   ap_memory|                                     v362_11|         array|
|v362_11_d0               |  out|   32|   ap_memory|                                     v362_11|         array|
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.94>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j18 = alloca i32 1"   --->   Operation 16 'alloca' 'j18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i19 = alloca i32 1"   --->   Operation 17 'alloca' 'i19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v349, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten29"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i19"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %j18"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38.i40"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i16 %indvar_flatten29" [bert_layer.cpp:393]   --->   Operation 24 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.42ns)   --->   "%icmp_ln393 = icmp_eq  i16 %indvar_flatten29_load, i16 36864" [bert_layer.cpp:393]   --->   Operation 25 'icmp' 'icmp_ln393' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.07ns)   --->   "%add_ln393_1 = add i16 %indvar_flatten29_load, i16 1" [bert_layer.cpp:393]   --->   Operation 26 'add' 'add_ln393_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln393 = br i1 %icmp_ln393, void %for.inc41.i43, void %for.inc.i51.preheader.exitStub" [bert_layer.cpp:393]   --->   Operation 27 'br' 'br_ln393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j18_load = load i12 %j18" [bert_layer.cpp:394]   --->   Operation 28 'load' 'j18_load' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.99ns)   --->   "%icmp_ln394 = icmp_eq  i12 %j18_load, i12 3072" [bert_layer.cpp:394]   --->   Operation 29 'icmp' 'icmp_ln394' <Predicate = (!icmp_ln393)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.69ns)   --->   "%select_ln393 = select i1 %icmp_ln394, i12 0, i12 %j18_load" [bert_layer.cpp:393]   --->   Operation 30 'select' 'select_ln393' <Predicate = (!icmp_ln393)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln394 = zext i12 %select_ln393" [bert_layer.cpp:394]   --->   Operation 31 'zext' 'zext_ln394' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%acc_outp4_V_addr = getelementptr i24 %acc_outp4_V, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 32 'getelementptr' 'acc_outp4_V_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%acc_outp4_V_1_addr = getelementptr i24 %acc_outp4_V_1, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 33 'getelementptr' 'acc_outp4_V_1_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%acc_outp4_V_2_addr = getelementptr i24 %acc_outp4_V_2, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 34 'getelementptr' 'acc_outp4_V_2_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%acc_outp4_V_3_addr = getelementptr i24 %acc_outp4_V_3, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 35 'getelementptr' 'acc_outp4_V_3_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%acc_outp4_V_4_addr = getelementptr i24 %acc_outp4_V_4, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 36 'getelementptr' 'acc_outp4_V_4_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%acc_outp4_V_5_addr = getelementptr i24 %acc_outp4_V_5, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 37 'getelementptr' 'acc_outp4_V_5_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%acc_outp4_V_6_addr = getelementptr i24 %acc_outp4_V_6, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 38 'getelementptr' 'acc_outp4_V_6_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%acc_outp4_V_7_addr = getelementptr i24 %acc_outp4_V_7, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 39 'getelementptr' 'acc_outp4_V_7_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_outp4_V_8_addr = getelementptr i24 %acc_outp4_V_8, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 40 'getelementptr' 'acc_outp4_V_8_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%acc_outp4_V_9_addr = getelementptr i24 %acc_outp4_V_9, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 41 'getelementptr' 'acc_outp4_V_9_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%acc_outp4_V_10_addr = getelementptr i24 %acc_outp4_V_10, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 42 'getelementptr' 'acc_outp4_V_10_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%acc_outp4_V_11_addr = getelementptr i24 %acc_outp4_V_11, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 43 'getelementptr' 'acc_outp4_V_11_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%acc_outp4_V_load = load i12 %acc_outp4_V_addr" [bert_layer.cpp:396]   --->   Operation 44 'load' 'acc_outp4_V_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%acc_outp4_V_1_load = load i12 %acc_outp4_V_1_addr" [bert_layer.cpp:396]   --->   Operation 45 'load' 'acc_outp4_V_1_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%acc_outp4_V_2_load = load i12 %acc_outp4_V_2_addr" [bert_layer.cpp:396]   --->   Operation 46 'load' 'acc_outp4_V_2_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%acc_outp4_V_3_load = load i12 %acc_outp4_V_3_addr" [bert_layer.cpp:396]   --->   Operation 47 'load' 'acc_outp4_V_3_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%acc_outp4_V_4_load = load i12 %acc_outp4_V_4_addr" [bert_layer.cpp:396]   --->   Operation 48 'load' 'acc_outp4_V_4_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%acc_outp4_V_5_load = load i12 %acc_outp4_V_5_addr" [bert_layer.cpp:396]   --->   Operation 49 'load' 'acc_outp4_V_5_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%acc_outp4_V_6_load = load i12 %acc_outp4_V_6_addr" [bert_layer.cpp:396]   --->   Operation 50 'load' 'acc_outp4_V_6_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%acc_outp4_V_7_load = load i12 %acc_outp4_V_7_addr" [bert_layer.cpp:396]   --->   Operation 51 'load' 'acc_outp4_V_7_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%acc_outp4_V_8_load = load i12 %acc_outp4_V_8_addr" [bert_layer.cpp:396]   --->   Operation 52 'load' 'acc_outp4_V_8_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%acc_outp4_V_9_load = load i12 %acc_outp4_V_9_addr" [bert_layer.cpp:396]   --->   Operation 53 'load' 'acc_outp4_V_9_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%acc_outp4_V_10_load = load i12 %acc_outp4_V_10_addr" [bert_layer.cpp:396]   --->   Operation 54 'load' 'acc_outp4_V_10_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%acc_outp4_V_11_load = load i12 %acc_outp4_V_11_addr" [bert_layer.cpp:396]   --->   Operation 55 'load' 'acc_outp4_V_11_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 56 [1/1] (1.54ns)   --->   "%add_ln394 = add i12 %select_ln393, i12 1" [bert_layer.cpp:394]   --->   Operation 56 'add' 'add_ln394' <Predicate = (!icmp_ln393)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln394 = store i16 %add_ln393_1, i16 %indvar_flatten29" [bert_layer.cpp:394]   --->   Operation 57 'store' 'store_ln394' <Predicate = (!icmp_ln393)> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln394 = store i12 %add_ln394, i12 %j18" [bert_layer.cpp:394]   --->   Operation 58 'store' 'store_ln394' <Predicate = (!icmp_ln393)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i19_load = load i4 %i19" [bert_layer.cpp:393]   --->   Operation 59 'load' 'i19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%add_ln393 = add i4 %i19_load, i4 1" [bert_layer.cpp:393]   --->   Operation 60 'add' 'add_ln393' <Predicate = (icmp_ln394)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.02ns)   --->   "%select_ln393_1 = select i1 %icmp_ln394, i4 %add_ln393, i4 %i19_load" [bert_layer.cpp:393]   --->   Operation 61 'select' 'select_ln393_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%acc_outp4_V_load = load i12 %acc_outp4_V_addr" [bert_layer.cpp:396]   --->   Operation 62 'load' 'acc_outp4_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%acc_outp4_V_1_load = load i12 %acc_outp4_V_1_addr" [bert_layer.cpp:396]   --->   Operation 63 'load' 'acc_outp4_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%acc_outp4_V_2_load = load i12 %acc_outp4_V_2_addr" [bert_layer.cpp:396]   --->   Operation 64 'load' 'acc_outp4_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 65 [1/2] (3.25ns)   --->   "%acc_outp4_V_3_load = load i12 %acc_outp4_V_3_addr" [bert_layer.cpp:396]   --->   Operation 65 'load' 'acc_outp4_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 66 [1/2] (3.25ns)   --->   "%acc_outp4_V_4_load = load i12 %acc_outp4_V_4_addr" [bert_layer.cpp:396]   --->   Operation 66 'load' 'acc_outp4_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 67 [1/2] (3.25ns)   --->   "%acc_outp4_V_5_load = load i12 %acc_outp4_V_5_addr" [bert_layer.cpp:396]   --->   Operation 67 'load' 'acc_outp4_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 68 [1/2] (3.25ns)   --->   "%acc_outp4_V_6_load = load i12 %acc_outp4_V_6_addr" [bert_layer.cpp:396]   --->   Operation 68 'load' 'acc_outp4_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 69 [1/2] (3.25ns)   --->   "%acc_outp4_V_7_load = load i12 %acc_outp4_V_7_addr" [bert_layer.cpp:396]   --->   Operation 69 'load' 'acc_outp4_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 70 [1/2] (3.25ns)   --->   "%acc_outp4_V_8_load = load i12 %acc_outp4_V_8_addr" [bert_layer.cpp:396]   --->   Operation 70 'load' 'acc_outp4_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%acc_outp4_V_9_load = load i12 %acc_outp4_V_9_addr" [bert_layer.cpp:396]   --->   Operation 71 'load' 'acc_outp4_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 72 [1/2] (3.25ns)   --->   "%acc_outp4_V_10_load = load i12 %acc_outp4_V_10_addr" [bert_layer.cpp:396]   --->   Operation 72 'load' 'acc_outp4_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%acc_outp4_V_11_load = load i12 %acc_outp4_V_11_addr" [bert_layer.cpp:396]   --->   Operation 73 'load' 'acc_outp4_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 74 [1/1] (2.78ns)   --->   "%v227_V = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %acc_outp4_V_load, i24 %acc_outp4_V_1_load, i24 %acc_outp4_V_2_load, i24 %acc_outp4_V_3_load, i24 %acc_outp4_V_4_load, i24 %acc_outp4_V_5_load, i24 %acc_outp4_V_6_load, i24 %acc_outp4_V_7_load, i24 %acc_outp4_V_8_load, i24 %acc_outp4_V_9_load, i24 %acc_outp4_V_10_load, i24 %acc_outp4_V_11_load, i4 %select_ln393_1" [bert_layer.cpp:396]   --->   Operation 74 'mux' 'v227_V' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.95ns)   --->   "%switch_ln400 = switch i4 %select_ln393_1, void %arrayidx372.i37165.case.11, i4 0, void %arrayidx372.i37165.case.0, i4 1, void %arrayidx372.i37165.case.1, i4 2, void %arrayidx372.i37165.case.2, i4 3, void %arrayidx372.i37165.case.3, i4 4, void %arrayidx372.i37165.case.4, i4 5, void %arrayidx372.i37165.case.5, i4 6, void %arrayidx372.i37165.case.6, i4 7, void %arrayidx372.i37165.case.7, i4 8, void %arrayidx372.i37165.case.8, i4 9, void %arrayidx372.i37165.case.9, i4 10, void %arrayidx372.i37165.case.10" [bert_layer.cpp:400]   --->   Operation 75 'switch' 'switch_ln400' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln394 = store i4 %select_ln393_1, i4 %i19" [bert_layer.cpp:394]   --->   Operation 76 'store' 'store_ln394' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln394 = br void %for.inc38.i40" [bert_layer.cpp:394]   --->   Operation 77 'br' 'br_ln394' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln398 = sext i24 %v227_V" [bert_layer.cpp:398]   --->   Operation 78 'sext' 'sext_ln398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [6/6] (6.41ns)   --->   "%v229 = sitofp i32 %sext_ln398" [bert_layer.cpp:398]   --->   Operation 79 'sitofp' 'v229' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 80 [5/6] (6.41ns)   --->   "%v229 = sitofp i32 %sext_ln398" [bert_layer.cpp:398]   --->   Operation 80 'sitofp' 'v229' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 81 [4/6] (6.41ns)   --->   "%v229 = sitofp i32 %sext_ln398" [bert_layer.cpp:398]   --->   Operation 81 'sitofp' 'v229' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 82 [3/6] (6.41ns)   --->   "%v229 = sitofp i32 %sext_ln398" [bert_layer.cpp:398]   --->   Operation 82 'sitofp' 'v229' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln393 = zext i4 %select_ln393_1" [bert_layer.cpp:393]   --->   Operation 83 'zext' 'zext_ln393' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%v349_addr = getelementptr i32 %v349, i64 0, i64 %zext_ln393" [bert_layer.cpp:393]   --->   Operation 84 'getelementptr' 'v349_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (2.32ns)   --->   "%v349_load = load i4 %v349_addr" [bert_layer.cpp:393]   --->   Operation 85 'load' 'v349_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 86 [2/6] (6.41ns)   --->   "%v229 = sitofp i32 %sext_ln398" [bert_layer.cpp:398]   --->   Operation 86 'sitofp' 'v229' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 87 [1/2] (2.32ns)   --->   "%v349_load = load i4 %v349_addr" [bert_layer.cpp:393]   --->   Operation 87 'load' 'v349_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 88 [1/6] (6.41ns)   --->   "%v229 = sitofp i32 %sext_ln398" [bert_layer.cpp:398]   --->   Operation 88 'sitofp' 'v229' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln393 = bitcast i32 %v349_load" [bert_layer.cpp:393]   --->   Operation 89 'bitcast' 'bitcast_ln393' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [4/4] (5.70ns)   --->   "%v230 = fmul i32 %v229, i32 %bitcast_ln393" [bert_layer.cpp:399]   --->   Operation 90 'fmul' 'v230' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 91 [3/4] (5.70ns)   --->   "%v230 = fmul i32 %v229, i32 %bitcast_ln393" [bert_layer.cpp:399]   --->   Operation 91 'fmul' 'v230' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 92 [2/4] (5.70ns)   --->   "%v230 = fmul i32 %v229, i32 %bitcast_ln393" [bert_layer.cpp:399]   --->   Operation 92 'fmul' 'v230' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 93 [1/4] (5.70ns)   --->   "%v230 = fmul i32 %v229, i32 %bitcast_ln393" [bert_layer.cpp:399]   --->   Operation 93 'fmul' 'v230' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (icmp_ln393)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_scale_outp_i19_l_j18_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 95 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln395 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:395]   --->   Operation 96 'specpipeline' 'specpipeline_ln395' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln394 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48" [bert_layer.cpp:394]   --->   Operation 97 'specloopname' 'specloopname_ln394' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%v362_addr = getelementptr i32 %v362, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 98 'getelementptr' 'v362_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%v362_1_addr = getelementptr i32 %v362_1, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 99 'getelementptr' 'v362_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%v362_2_addr = getelementptr i32 %v362_2, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 100 'getelementptr' 'v362_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%v362_3_addr = getelementptr i32 %v362_3, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 101 'getelementptr' 'v362_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%v362_4_addr = getelementptr i32 %v362_4, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 102 'getelementptr' 'v362_4_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%v362_5_addr = getelementptr i32 %v362_5, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 103 'getelementptr' 'v362_5_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%v362_6_addr = getelementptr i32 %v362_6, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 104 'getelementptr' 'v362_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%v362_7_addr = getelementptr i32 %v362_7, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 105 'getelementptr' 'v362_7_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%v362_8_addr = getelementptr i32 %v362_8, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 106 'getelementptr' 'v362_8_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%v362_9_addr = getelementptr i32 %v362_9, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 107 'getelementptr' 'v362_9_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%v362_10_addr = getelementptr i32 %v362_10, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 108 'getelementptr' 'v362_10_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%v362_11_addr = getelementptr i32 %v362_11, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 109 'getelementptr' 'v362_11_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_10_addr" [bert_layer.cpp:400]   --->   Operation 110 'store' 'store_ln400' <Predicate = (select_ln393_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 111 'br' 'br_ln400' <Predicate = (select_ln393_1 == 10)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_9_addr" [bert_layer.cpp:400]   --->   Operation 112 'store' 'store_ln400' <Predicate = (select_ln393_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 113 'br' 'br_ln400' <Predicate = (select_ln393_1 == 9)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_8_addr" [bert_layer.cpp:400]   --->   Operation 114 'store' 'store_ln400' <Predicate = (select_ln393_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 115 'br' 'br_ln400' <Predicate = (select_ln393_1 == 8)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_7_addr" [bert_layer.cpp:400]   --->   Operation 116 'store' 'store_ln400' <Predicate = (select_ln393_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 117 'br' 'br_ln400' <Predicate = (select_ln393_1 == 7)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_6_addr" [bert_layer.cpp:400]   --->   Operation 118 'store' 'store_ln400' <Predicate = (select_ln393_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 119 'br' 'br_ln400' <Predicate = (select_ln393_1 == 6)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_5_addr" [bert_layer.cpp:400]   --->   Operation 120 'store' 'store_ln400' <Predicate = (select_ln393_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 121 'br' 'br_ln400' <Predicate = (select_ln393_1 == 5)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_4_addr" [bert_layer.cpp:400]   --->   Operation 122 'store' 'store_ln400' <Predicate = (select_ln393_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 123 'br' 'br_ln400' <Predicate = (select_ln393_1 == 4)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_3_addr" [bert_layer.cpp:400]   --->   Operation 124 'store' 'store_ln400' <Predicate = (select_ln393_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 125 'br' 'br_ln400' <Predicate = (select_ln393_1 == 3)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_2_addr" [bert_layer.cpp:400]   --->   Operation 126 'store' 'store_ln400' <Predicate = (select_ln393_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 127 'br' 'br_ln400' <Predicate = (select_ln393_1 == 2)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_1_addr" [bert_layer.cpp:400]   --->   Operation 128 'store' 'store_ln400' <Predicate = (select_ln393_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 129 'br' 'br_ln400' <Predicate = (select_ln393_1 == 1)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_addr" [bert_layer.cpp:400]   --->   Operation 130 'store' 'store_ln400' <Predicate = (select_ln393_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 131 'br' 'br_ln400' <Predicate = (select_ln393_1 == 0)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_11_addr" [bert_layer.cpp:400]   --->   Operation 132 'store' 'store_ln400' <Predicate = (select_ln393_1 == 15) | (select_ln393_1 == 14) | (select_ln393_1 == 13) | (select_ln393_1 == 12) | (select_ln393_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 133 'br' 'br_ln400' <Predicate = (select_ln393_1 == 15) | (select_ln393_1 == 14) | (select_ln393_1 == 13) | (select_ln393_1 == 12) | (select_ln393_1 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v349]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp4_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp4_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp4_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp4_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp4_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp4_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp4_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp4_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp4_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp4_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp4_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v362]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v362_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v362_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v362_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v362_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v362_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v362_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v362_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v362_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v362_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v362_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v362_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j18                   (alloca           ) [ 01000000000000]
i19                   (alloca           ) [ 01100000000000]
indvar_flatten29      (alloca           ) [ 01000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
indvar_flatten29_load (load             ) [ 00000000000000]
icmp_ln393            (icmp             ) [ 01111111111110]
add_ln393_1           (add              ) [ 00000000000000]
br_ln393              (br               ) [ 00000000000000]
j18_load              (load             ) [ 00000000000000]
icmp_ln394            (icmp             ) [ 01100000000000]
select_ln393          (select           ) [ 00000000000000]
zext_ln394            (zext             ) [ 01111111111111]
acc_outp4_V_addr      (getelementptr    ) [ 01100000000000]
acc_outp4_V_1_addr    (getelementptr    ) [ 01100000000000]
acc_outp4_V_2_addr    (getelementptr    ) [ 01100000000000]
acc_outp4_V_3_addr    (getelementptr    ) [ 01100000000000]
acc_outp4_V_4_addr    (getelementptr    ) [ 01100000000000]
acc_outp4_V_5_addr    (getelementptr    ) [ 01100000000000]
acc_outp4_V_6_addr    (getelementptr    ) [ 01100000000000]
acc_outp4_V_7_addr    (getelementptr    ) [ 01100000000000]
acc_outp4_V_8_addr    (getelementptr    ) [ 01100000000000]
acc_outp4_V_9_addr    (getelementptr    ) [ 01100000000000]
acc_outp4_V_10_addr   (getelementptr    ) [ 01100000000000]
acc_outp4_V_11_addr   (getelementptr    ) [ 01100000000000]
add_ln394             (add              ) [ 00000000000000]
store_ln394           (store            ) [ 00000000000000]
store_ln394           (store            ) [ 00000000000000]
i19_load              (load             ) [ 00000000000000]
add_ln393             (add              ) [ 00000000000000]
select_ln393_1        (select           ) [ 01011111111111]
acc_outp4_V_load      (load             ) [ 00000000000000]
acc_outp4_V_1_load    (load             ) [ 00000000000000]
acc_outp4_V_2_load    (load             ) [ 00000000000000]
acc_outp4_V_3_load    (load             ) [ 00000000000000]
acc_outp4_V_4_load    (load             ) [ 00000000000000]
acc_outp4_V_5_load    (load             ) [ 00000000000000]
acc_outp4_V_6_load    (load             ) [ 00000000000000]
acc_outp4_V_7_load    (load             ) [ 00000000000000]
acc_outp4_V_8_load    (load             ) [ 00000000000000]
acc_outp4_V_9_load    (load             ) [ 00000000000000]
acc_outp4_V_10_load   (load             ) [ 00000000000000]
acc_outp4_V_11_load   (load             ) [ 00000000000000]
v227_V                (mux              ) [ 01010000000000]
switch_ln400          (switch           ) [ 00000000000000]
store_ln394           (store            ) [ 00000000000000]
br_ln394              (br               ) [ 00000000000000]
sext_ln398            (sext             ) [ 01001111100000]
zext_ln393            (zext             ) [ 00000000000000]
v349_addr             (getelementptr    ) [ 01000000100000]
v349_load             (load             ) [ 01000000010000]
v229                  (sitofp           ) [ 01000000011110]
bitcast_ln393         (bitcast          ) [ 01000000001110]
v230                  (fmul             ) [ 01000000000001]
specloopname_ln0      (specloopname     ) [ 00000000000000]
empty                 (speclooptripcount) [ 00000000000000]
specpipeline_ln395    (specpipeline     ) [ 00000000000000]
specloopname_ln394    (specloopname     ) [ 00000000000000]
v362_addr             (getelementptr    ) [ 00000000000000]
v362_1_addr           (getelementptr    ) [ 00000000000000]
v362_2_addr           (getelementptr    ) [ 00000000000000]
v362_3_addr           (getelementptr    ) [ 00000000000000]
v362_4_addr           (getelementptr    ) [ 00000000000000]
v362_5_addr           (getelementptr    ) [ 00000000000000]
v362_6_addr           (getelementptr    ) [ 00000000000000]
v362_7_addr           (getelementptr    ) [ 00000000000000]
v362_8_addr           (getelementptr    ) [ 00000000000000]
v362_9_addr           (getelementptr    ) [ 00000000000000]
v362_10_addr          (getelementptr    ) [ 00000000000000]
v362_11_addr          (getelementptr    ) [ 00000000000000]
store_ln400           (store            ) [ 00000000000000]
br_ln400              (br               ) [ 00000000000000]
store_ln400           (store            ) [ 00000000000000]
br_ln400              (br               ) [ 00000000000000]
store_ln400           (store            ) [ 00000000000000]
br_ln400              (br               ) [ 00000000000000]
store_ln400           (store            ) [ 00000000000000]
br_ln400              (br               ) [ 00000000000000]
store_ln400           (store            ) [ 00000000000000]
br_ln400              (br               ) [ 00000000000000]
store_ln400           (store            ) [ 00000000000000]
br_ln400              (br               ) [ 00000000000000]
store_ln400           (store            ) [ 00000000000000]
br_ln400              (br               ) [ 00000000000000]
store_ln400           (store            ) [ 00000000000000]
br_ln400              (br               ) [ 00000000000000]
store_ln400           (store            ) [ 00000000000000]
br_ln400              (br               ) [ 00000000000000]
store_ln400           (store            ) [ 00000000000000]
br_ln400              (br               ) [ 00000000000000]
store_ln400           (store            ) [ 00000000000000]
br_ln400              (br               ) [ 00000000000000]
store_ln400           (store            ) [ 00000000000000]
br_ln400              (br               ) [ 00000000000000]
ret_ln0               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v349">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v349"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc_outp4_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc_outp4_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp4_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc_outp4_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp4_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="acc_outp4_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp4_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="acc_outp4_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp4_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="acc_outp4_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp4_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="acc_outp4_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp4_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="acc_outp4_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp4_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="acc_outp4_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp4_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="acc_outp4_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp4_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="acc_outp4_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp4_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="acc_outp4_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp4_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v362">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v362"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v362_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v362_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v362_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v362_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v362_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v362_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v362_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v362_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v362_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v362_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="v362_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v362_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="v362_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v362_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="v362_8">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v362_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="v362_9">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v362_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="v362_10">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v362_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="v362_11">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v362_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.12i24.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_scale_outp_i19_l_j18_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="j18_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j18/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i19_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i19/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten29_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten29/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="acc_outp4_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="24" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="0"/>
<pin id="128" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp4_V_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="acc_outp4_V_1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="24" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="12" slack="0"/>
<pin id="135" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp4_V_1_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="acc_outp4_V_2_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="12" slack="0"/>
<pin id="142" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp4_V_2_addr/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="acc_outp4_V_3_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="24" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="12" slack="0"/>
<pin id="149" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp4_V_3_addr/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="acc_outp4_V_4_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="24" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="12" slack="0"/>
<pin id="156" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp4_V_4_addr/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="acc_outp4_V_5_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="24" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="12" slack="0"/>
<pin id="163" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp4_V_5_addr/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="acc_outp4_V_6_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="24" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="12" slack="0"/>
<pin id="170" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp4_V_6_addr/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="acc_outp4_V_7_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="24" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="12" slack="0"/>
<pin id="177" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp4_V_7_addr/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="acc_outp4_V_8_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="12" slack="0"/>
<pin id="184" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp4_V_8_addr/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="acc_outp4_V_9_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="24" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="12" slack="0"/>
<pin id="191" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp4_V_9_addr/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="acc_outp4_V_10_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="24" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="12" slack="0"/>
<pin id="198" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp4_V_10_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="acc_outp4_V_11_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="24" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="12" slack="0"/>
<pin id="205" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp4_V_11_addr/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp4_V_load/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp4_V_1_load/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp4_V_2_load/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp4_V_3_load/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp4_V_4_load/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp4_V_5_load/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp4_V_6_load/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="12" slack="0"/>
<pin id="252" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp4_V_7_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp4_V_8_load/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp4_V_9_load/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="0"/>
<pin id="270" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp4_V_10_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="0"/>
<pin id="276" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_outp4_V_11_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="v349_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="4" slack="0"/>
<pin id="284" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v349_addr/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v349_load/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="v362_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="12" slack="12"/>
<pin id="297" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v362_addr/13 "/>
</bind>
</comp>

<comp id="300" class="1004" name="v362_1_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="12" slack="12"/>
<pin id="304" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v362_1_addr/13 "/>
</bind>
</comp>

<comp id="307" class="1004" name="v362_2_addr_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="12" slack="12"/>
<pin id="311" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v362_2_addr/13 "/>
</bind>
</comp>

<comp id="314" class="1004" name="v362_3_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="12" slack="12"/>
<pin id="318" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v362_3_addr/13 "/>
</bind>
</comp>

<comp id="321" class="1004" name="v362_4_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="12" slack="12"/>
<pin id="325" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v362_4_addr/13 "/>
</bind>
</comp>

<comp id="328" class="1004" name="v362_5_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="12" slack="12"/>
<pin id="332" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v362_5_addr/13 "/>
</bind>
</comp>

<comp id="335" class="1004" name="v362_6_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="12" slack="12"/>
<pin id="339" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v362_6_addr/13 "/>
</bind>
</comp>

<comp id="342" class="1004" name="v362_7_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="12" slack="12"/>
<pin id="346" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v362_7_addr/13 "/>
</bind>
</comp>

<comp id="349" class="1004" name="v362_8_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="12" slack="12"/>
<pin id="353" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v362_8_addr/13 "/>
</bind>
</comp>

<comp id="356" class="1004" name="v362_9_addr_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="12" slack="12"/>
<pin id="360" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v362_9_addr/13 "/>
</bind>
</comp>

<comp id="363" class="1004" name="v362_10_addr_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="12" slack="12"/>
<pin id="367" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v362_10_addr/13 "/>
</bind>
</comp>

<comp id="370" class="1004" name="v362_11_addr_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="12" slack="12"/>
<pin id="374" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v362_11_addr/13 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln400_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="1"/>
<pin id="380" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/13 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln400_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="1"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/13 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln400_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="1"/>
<pin id="392" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/13 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln400_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="1"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/13 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln400_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="1"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/13 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln400_access_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="1"/>
<pin id="410" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/13 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln400_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="1"/>
<pin id="416" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/13 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln400_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="1"/>
<pin id="422" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/13 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln400_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="1"/>
<pin id="428" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/13 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln400_access_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="12" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="1"/>
<pin id="434" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/13 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln400_access_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="1"/>
<pin id="440" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/13 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln400_access_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="1"/>
<pin id="446" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/13 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v230/9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="24" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="v229/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln0_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln0_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln0_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="12" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="indvar_flatten29_load_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten29_load/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln393_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln393/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln393_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln393_1/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="j18_load_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="12" slack="0"/>
<pin id="488" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j18_load/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln394_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="0" index="1" bw="12" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln394/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln393_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="12" slack="0"/>
<pin id="498" dir="0" index="2" bw="12" slack="0"/>
<pin id="499" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln393/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln394_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="12" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln394/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln394_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln394/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln394_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="0" index="1" bw="16" slack="0"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln394/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln394_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="0"/>
<pin id="532" dir="0" index="1" bw="12" slack="0"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln394/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="i19_load_load_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="1"/>
<pin id="537" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i19_load/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln393_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln393/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln393_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="0" index="1" bw="4" slack="0"/>
<pin id="547" dir="0" index="2" bw="4" slack="0"/>
<pin id="548" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln393_1/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="v227_V_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="24" slack="0"/>
<pin id="553" dir="0" index="1" bw="24" slack="0"/>
<pin id="554" dir="0" index="2" bw="24" slack="0"/>
<pin id="555" dir="0" index="3" bw="24" slack="0"/>
<pin id="556" dir="0" index="4" bw="24" slack="0"/>
<pin id="557" dir="0" index="5" bw="24" slack="0"/>
<pin id="558" dir="0" index="6" bw="24" slack="0"/>
<pin id="559" dir="0" index="7" bw="24" slack="0"/>
<pin id="560" dir="0" index="8" bw="24" slack="0"/>
<pin id="561" dir="0" index="9" bw="24" slack="0"/>
<pin id="562" dir="0" index="10" bw="24" slack="0"/>
<pin id="563" dir="0" index="11" bw="24" slack="0"/>
<pin id="564" dir="0" index="12" bw="24" slack="0"/>
<pin id="565" dir="0" index="13" bw="4" slack="0"/>
<pin id="566" dir="1" index="14" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="v227_V/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln394_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="0"/>
<pin id="583" dir="0" index="1" bw="4" slack="1"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln394/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sext_ln398_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="24" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln398/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln393_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="5"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln393/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="bitcast_ln393_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln393/9 "/>
</bind>
</comp>

<comp id="598" class="1005" name="j18_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="12" slack="0"/>
<pin id="600" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j18 "/>
</bind>
</comp>

<comp id="605" class="1005" name="i19_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i19 "/>
</bind>
</comp>

<comp id="612" class="1005" name="indvar_flatten29_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="0"/>
<pin id="614" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten29 "/>
</bind>
</comp>

<comp id="619" class="1005" name="icmp_ln393_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="11"/>
<pin id="621" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln393 "/>
</bind>
</comp>

<comp id="623" class="1005" name="icmp_ln394_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln394 "/>
</bind>
</comp>

<comp id="628" class="1005" name="zext_ln394_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="12"/>
<pin id="630" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln394 "/>
</bind>
</comp>

<comp id="644" class="1005" name="acc_outp4_V_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="12" slack="1"/>
<pin id="646" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp4_V_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="acc_outp4_V_1_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="12" slack="1"/>
<pin id="651" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp4_V_1_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="acc_outp4_V_2_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="12" slack="1"/>
<pin id="656" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp4_V_2_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="acc_outp4_V_3_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="12" slack="1"/>
<pin id="661" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp4_V_3_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="acc_outp4_V_4_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="12" slack="1"/>
<pin id="666" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp4_V_4_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="acc_outp4_V_5_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="12" slack="1"/>
<pin id="671" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp4_V_5_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="acc_outp4_V_6_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="1"/>
<pin id="676" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp4_V_6_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="acc_outp4_V_7_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="12" slack="1"/>
<pin id="681" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp4_V_7_addr "/>
</bind>
</comp>

<comp id="684" class="1005" name="acc_outp4_V_8_addr_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="12" slack="1"/>
<pin id="686" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp4_V_8_addr "/>
</bind>
</comp>

<comp id="689" class="1005" name="acc_outp4_V_9_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="12" slack="1"/>
<pin id="691" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp4_V_9_addr "/>
</bind>
</comp>

<comp id="694" class="1005" name="acc_outp4_V_10_addr_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="12" slack="1"/>
<pin id="696" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp4_V_10_addr "/>
</bind>
</comp>

<comp id="699" class="1005" name="acc_outp4_V_11_addr_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="12" slack="1"/>
<pin id="701" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp4_V_11_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="select_ln393_1_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="5"/>
<pin id="706" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="select_ln393_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="v227_V_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="24" slack="1"/>
<pin id="711" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v227_V "/>
</bind>
</comp>

<comp id="714" class="1005" name="sext_ln398_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln398 "/>
</bind>
</comp>

<comp id="719" class="1005" name="v349_addr_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="1"/>
<pin id="721" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v349_addr "/>
</bind>
</comp>

<comp id="724" class="1005" name="v349_load_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v349_load "/>
</bind>
</comp>

<comp id="729" class="1005" name="v229_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v229 "/>
</bind>
</comp>

<comp id="734" class="1005" name="bitcast_ln393_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln393 "/>
</bind>
</comp>

<comp id="739" class="1005" name="v230_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v230 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="74" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="74" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="74" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="74" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="74" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="74" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="74" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="74" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="74" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="74" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="74" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="74" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="124" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="131" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="138" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="145" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="152" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="159" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="166" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="173" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="180" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="187" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="194" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="201" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="74" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="74" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="74" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="74" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="74" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="34" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="74" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="74" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="40" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="74" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="74" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="74" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="46" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="74" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="74" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="363" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="356" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="349" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="400"><net_src comp="342" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="335" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="328" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="418"><net_src comp="321" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="424"><net_src comp="314" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="430"><net_src comp="307" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="436"><net_src comp="300" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="442"><net_src comp="293" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="448"><net_src comp="370" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="460"><net_src comp="62" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="64" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="66" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="478"><net_src comp="471" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="68" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="471" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="70" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="72" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="66" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="486" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="512"><net_src comp="503" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="514"><net_src comp="503" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="515"><net_src comp="503" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="516"><net_src comp="503" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="517"><net_src comp="503" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="518"><net_src comp="503" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="523"><net_src comp="495" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="76" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="480" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="519" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="542"><net_src comp="535" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="78" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="535" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="567"><net_src comp="80" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="568"><net_src comp="208" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="569"><net_src comp="214" pin="3"/><net_sink comp="551" pin=2"/></net>

<net id="570"><net_src comp="220" pin="3"/><net_sink comp="551" pin=3"/></net>

<net id="571"><net_src comp="226" pin="3"/><net_sink comp="551" pin=4"/></net>

<net id="572"><net_src comp="232" pin="3"/><net_sink comp="551" pin=5"/></net>

<net id="573"><net_src comp="238" pin="3"/><net_sink comp="551" pin=6"/></net>

<net id="574"><net_src comp="244" pin="3"/><net_sink comp="551" pin=7"/></net>

<net id="575"><net_src comp="250" pin="3"/><net_sink comp="551" pin=8"/></net>

<net id="576"><net_src comp="256" pin="3"/><net_sink comp="551" pin=9"/></net>

<net id="577"><net_src comp="262" pin="3"/><net_sink comp="551" pin=10"/></net>

<net id="578"><net_src comp="268" pin="3"/><net_sink comp="551" pin=11"/></net>

<net id="579"><net_src comp="274" pin="3"/><net_sink comp="551" pin=12"/></net>

<net id="580"><net_src comp="544" pin="3"/><net_sink comp="551" pin=13"/></net>

<net id="585"><net_src comp="544" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="586" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="593"><net_src comp="590" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="597"><net_src comp="594" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="601"><net_src comp="112" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="608"><net_src comp="116" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="615"><net_src comp="120" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="618"><net_src comp="612" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="622"><net_src comp="474" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="489" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="631"><net_src comp="503" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="634"><net_src comp="628" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="635"><net_src comp="628" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="637"><net_src comp="628" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="638"><net_src comp="628" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="639"><net_src comp="628" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="640"><net_src comp="628" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="641"><net_src comp="628" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="642"><net_src comp="628" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="643"><net_src comp="628" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="647"><net_src comp="124" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="652"><net_src comp="131" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="657"><net_src comp="138" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="662"><net_src comp="145" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="667"><net_src comp="152" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="672"><net_src comp="159" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="677"><net_src comp="166" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="682"><net_src comp="173" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="687"><net_src comp="180" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="692"><net_src comp="187" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="697"><net_src comp="194" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="702"><net_src comp="201" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="707"><net_src comp="544" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="712"><net_src comp="551" pin="14"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="717"><net_src comp="586" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="722"><net_src comp="280" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="727"><net_src comp="287" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="732"><net_src comp="453" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="737"><net_src comp="594" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="742"><net_src comp="449" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="746"><net_src comp="739" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="748"><net_src comp="739" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="749"><net_src comp="739" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="750"><net_src comp="739" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="751"><net_src comp="739" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="752"><net_src comp="739" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="753"><net_src comp="739" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="754"><net_src comp="739" pin="1"/><net_sink comp="443" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v349 | {}
	Port: v362 | {13 }
	Port: v362_1 | {13 }
	Port: v362_2 | {13 }
	Port: v362_3 | {13 }
	Port: v362_4 | {13 }
	Port: v362_5 | {13 }
	Port: v362_6 | {13 }
	Port: v362_7 | {13 }
	Port: v362_8 | {13 }
	Port: v362_9 | {13 }
	Port: v362_10 | {13 }
	Port: v362_11 | {13 }
 - Input state : 
	Port: Bert_layer_Pipeline_l_scale_outp_i19_l_j18 : v349 | {7 8 }
	Port: Bert_layer_Pipeline_l_scale_outp_i19_l_j18 : acc_outp4_V | {1 2 }
	Port: Bert_layer_Pipeline_l_scale_outp_i19_l_j18 : acc_outp4_V_1 | {1 2 }
	Port: Bert_layer_Pipeline_l_scale_outp_i19_l_j18 : acc_outp4_V_2 | {1 2 }
	Port: Bert_layer_Pipeline_l_scale_outp_i19_l_j18 : acc_outp4_V_3 | {1 2 }
	Port: Bert_layer_Pipeline_l_scale_outp_i19_l_j18 : acc_outp4_V_4 | {1 2 }
	Port: Bert_layer_Pipeline_l_scale_outp_i19_l_j18 : acc_outp4_V_5 | {1 2 }
	Port: Bert_layer_Pipeline_l_scale_outp_i19_l_j18 : acc_outp4_V_6 | {1 2 }
	Port: Bert_layer_Pipeline_l_scale_outp_i19_l_j18 : acc_outp4_V_7 | {1 2 }
	Port: Bert_layer_Pipeline_l_scale_outp_i19_l_j18 : acc_outp4_V_8 | {1 2 }
	Port: Bert_layer_Pipeline_l_scale_outp_i19_l_j18 : acc_outp4_V_9 | {1 2 }
	Port: Bert_layer_Pipeline_l_scale_outp_i19_l_j18 : acc_outp4_V_10 | {1 2 }
	Port: Bert_layer_Pipeline_l_scale_outp_i19_l_j18 : acc_outp4_V_11 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten29_load : 1
		icmp_ln393 : 2
		add_ln393_1 : 2
		br_ln393 : 3
		j18_load : 1
		icmp_ln394 : 2
		select_ln393 : 3
		zext_ln394 : 4
		acc_outp4_V_addr : 5
		acc_outp4_V_1_addr : 5
		acc_outp4_V_2_addr : 5
		acc_outp4_V_3_addr : 5
		acc_outp4_V_4_addr : 5
		acc_outp4_V_5_addr : 5
		acc_outp4_V_6_addr : 5
		acc_outp4_V_7_addr : 5
		acc_outp4_V_8_addr : 5
		acc_outp4_V_9_addr : 5
		acc_outp4_V_10_addr : 5
		acc_outp4_V_11_addr : 5
		acc_outp4_V_load : 6
		acc_outp4_V_1_load : 6
		acc_outp4_V_2_load : 6
		acc_outp4_V_3_load : 6
		acc_outp4_V_4_load : 6
		acc_outp4_V_5_load : 6
		acc_outp4_V_6_load : 6
		acc_outp4_V_7_load : 6
		acc_outp4_V_8_load : 6
		acc_outp4_V_9_load : 6
		acc_outp4_V_10_load : 6
		acc_outp4_V_11_load : 6
		add_ln394 : 4
		store_ln394 : 3
		store_ln394 : 5
	State 2
		add_ln393 : 1
		select_ln393_1 : 2
		v227_V : 3
		switch_ln400 : 3
		store_ln394 : 3
	State 3
		v229 : 1
	State 4
	State 5
	State 6
	State 7
		v349_addr : 1
		v349_load : 2
	State 8
	State 9
		v230 : 1
	State 10
	State 11
	State 12
	State 13
		store_ln400 : 1
		store_ln400 : 1
		store_ln400 : 1
		store_ln400 : 1
		store_ln400 : 1
		store_ln400 : 1
		store_ln400 : 1
		store_ln400 : 1
		store_ln400 : 1
		store_ln400 : 1
		store_ln400 : 1
		store_ln400 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_449      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|    mux   |     v227_V_fu_551     |    0    |    0    |    65   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln393_1_fu_480  |    0    |    0    |    23   |
|    add   |    add_ln394_fu_519   |    0    |    0    |    12   |
|          |    add_ln393_fu_538   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln393_fu_474   |    0    |    0    |    13   |
|          |   icmp_ln394_fu_489   |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln393_fu_495  |    0    |    0    |    12   |
|          | select_ln393_1_fu_544 |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|  sitofp  |       grp_fu_453      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln394_fu_503   |    0    |    0    |    0    |
|          |   zext_ln393_fu_590   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln398_fu_586   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |   143   |   475   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|acc_outp4_V_10_addr_reg_694|   12   |
|acc_outp4_V_11_addr_reg_699|   12   |
| acc_outp4_V_1_addr_reg_649|   12   |
| acc_outp4_V_2_addr_reg_654|   12   |
| acc_outp4_V_3_addr_reg_659|   12   |
| acc_outp4_V_4_addr_reg_664|   12   |
| acc_outp4_V_5_addr_reg_669|   12   |
| acc_outp4_V_6_addr_reg_674|   12   |
| acc_outp4_V_7_addr_reg_679|   12   |
| acc_outp4_V_8_addr_reg_684|   12   |
| acc_outp4_V_9_addr_reg_689|   12   |
|  acc_outp4_V_addr_reg_644 |   12   |
|   bitcast_ln393_reg_734   |   32   |
|        i19_reg_605        |    4   |
|     icmp_ln393_reg_619    |    1   |
|     icmp_ln394_reg_623    |    1   |
|  indvar_flatten29_reg_612 |   16   |
|        j18_reg_598        |   12   |
|   select_ln393_1_reg_704  |    4   |
|     sext_ln398_reg_714    |   32   |
|       v227_V_reg_709      |   24   |
|        v229_reg_729       |   32   |
|        v230_reg_739       |   32   |
|     v349_addr_reg_719     |    4   |
|     v349_load_reg_724     |   32   |
|     zext_ln394_reg_628    |   64   |
+---------------------------+--------+
|           Total           |   434  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_208 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_214 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_220 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_226 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_232 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_238 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_244 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_250 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_256 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_262 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_268 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_274 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_287 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_449    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_453    |  p0  |   2  |  24  |   48   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   408  ||  23.82  ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   143  |   475  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |   135  |
|  Register |    -   |    -   |   434  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   23   |   577  |   610  |
+-----------+--------+--------+--------+--------+
