Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7e2a462d02394603bed68bfcb4b824f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot subTb_behav xil_defaultlib.subTb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port result [C:/Users/sco/Desktop/colab6/colab6.srcs/sim_1/new/subTb.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.subO1
Compiling module xil_defaultlib.subO2
Compiling module xil_defaultlib.subtraction
Compiling module xil_defaultlib.subTb
Compiling module xil_defaultlib.glbl
Built simulation snapshot subTb_behav
