Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: Register_File.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Register_File.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Register_File"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Register_File
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\Register_File\NRegister.vhd" into library work
Parsing entity <NRegister>.
Parsing architecture <Behavioral> of entity <nregister>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\Register_File\NDecoder.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\Register_File\Mux_NBit_2x1.vhd" into library work
Parsing entity <Mux_NBit_2x1>.
Parsing architecture <Behavioral> of entity <mux_nbit_2x1>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\Register_File\Enable_Interface.vhd" into library work
Parsing entity <Enable_Interface>.
Parsing architecture <Behavioral> of entity <enable_interface>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\Register_File\constants.vhd" into library work
Parsing package <CONSTANTS>.
Parsing package body <CONSTANTS>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\Register_File\Register_File.vhd" into library work
Parsing entity <Register_File>.
Parsing architecture <Structural> of entity <register_file>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Register_File> (architecture <Structural>) with generics from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Enable_Interface> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <NRegister> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Register_File>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\Register_File\Register_File.vhd".
        NBIT_ADDR = 5
        NBIT_DATA = 32
    Summary:
	no macro.
Unit <Register_File> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\Register_File\NDecoder.vhd".
        DEC_NBIT = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <Decoder> synthesized.

Synthesizing Unit <Enable_Interface>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\Register_File\Enable_Interface.vhd".
        NBIT_DATA = 5
    Summary:
	no macro.
Unit <Enable_Interface> synthesized.

Synthesizing Unit <NRegister>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\Register_File\NRegister.vhd".
        N = 32
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <NRegister> synthesized.

Synthesizing Unit <Mux_NBit_2x1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\Register_File\Mux_NBit_2x1.vhd".
        NBIT_IN = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 32
 32-bit register                                       : 32
# Multiplexers                                         : 63
 32-bit 2-to-1 multiplexer                             : 63

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <data_out_31> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_30> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_29> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_28> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_27> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_26> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_25> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_24> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_23> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_22> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_21> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_20> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_19> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_18> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_17> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_16> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_14> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_13> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_12> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_11> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_9> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_8> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_5> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_1> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_0> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Multiplexers                                         : 63
 32-bit 2-to-1 multiplexer                             : 63

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Register_File> ...

Optimizing unit <NRegister> ...
WARNING:Xst:1710 - FF/Latch <cyc_regs[0].if0.R0/data_out_0> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_1> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_2> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_3> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_4> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_5> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_6> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_7> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_8> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_9> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_10> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_11> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_12> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_13> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_14> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_15> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_16> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_17> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_18> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_19> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_20> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_21> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_22> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_23> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_24> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_25> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_26> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_27> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_28> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_29> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_30> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cyc_regs[0].if0.R0/data_out_31> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Register_File, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 992
 Flip-Flops                                            : 992

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Register_File.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 751
#      GND                         : 1
#      INV                         : 1
#      LUT3                        : 10
#      LUT4                        : 4
#      LUT5                        : 31
#      LUT6                        : 640
#      MUXF7                       : 64
# FlipFlops/Latches                : 992
#      FDCE                        : 992
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 116
#      IBUF                        : 52
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             992  out of  126800     0%  
 Number of Slice LUTs:                  686  out of  63400     1%  
    Number used as Logic:               686  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1111
   Number with an unused Flip Flop:     119  out of   1111    10%  
   Number with an unused LUT:           425  out of   1111    38%  
   Number of fully used LUT-FF pairs:   567  out of   1111    51%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                         117
 Number of bonded IOBs:                 117  out of    210    55%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
RF_clk                             | BUFGP                  | 992   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 1.962ns
   Maximum output required time after clock: 2.230ns
   Maximum combinational path delay: 2.861ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RF_clk'
  Total number of paths / destination ports: 9920 / 2976
-------------------------------------------------------------------------
Offset:              1.962ns (Levels of Logic = 3)
  Source:            RF_AddrWr<1> (PAD)
  Destination:       cyc_regs[11].ifi.Ri/data_out_31 (FF)
  Destination Clock: RF_clk falling

  Data Path: RF_AddrWr<1> to cyc_regs[11].ifi.Ri/data_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.570  RF_AddrWr_1_IBUF (RF_AddrWr_1_IBUF)
     LUT4:I0->O            8   0.097   0.715  WR_DEC/Mmux_DEC_output1111 (WR_DEC/Mmux_DEC_output111)
     LUT5:I0->O           32   0.097   0.386  cyc_regs[11].ifi.Ri/load_enable_AND_71_o1 (cyc_regs[11].ifi.Ri/load_enable_AND_71_o)
     FDCE:CE                   0.095          cyc_regs[11].ifi.Ri/data_out_0
    ----------------------------------------
    Total                      1.962ns (0.290ns logic, 1.672ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RF_clk'
  Total number of paths / destination ports: 1984 / 64
-------------------------------------------------------------------------
Offset:              2.230ns (Levels of Logic = 4)
  Source:            cyc_regs[5].ifi.Ri/data_out_31 (FF)
  Destination:       RF_out1<31> (PAD)
  Source Clock:      RF_clk falling

  Data Path: cyc_regs[5].ifi.Ri/data_out_31 to RF_out1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.561  cyc_regs[5].ifi.Ri/data_out_31 (cyc_regs[5].ifi.Ri/data_out_31)
     LUT6:I2->O            1   0.097   0.556  depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_873 (depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_873)
     LUT6:I2->O            1   0.097   0.000  depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_324 (depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_324)
     MUXF7:I1->O           1   0.279   0.279  depth2[4].width2[0].mod_if2.MUX2/Mmux_portY_2_f7_23 (RF_out2_31_OBUF)
     OBUF:I->O                 0.000          RF_out2_31_OBUF (RF_out2<31>)
    ----------------------------------------
    Total                      2.230ns (0.834ns logic, 1.396ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4032 / 64
-------------------------------------------------------------------------
Delay:               2.861ns (Levels of Logic = 6)
  Source:            RF_enable (PAD)
  Destination:       RF_out1<31> (PAD)

  Data Path: RF_enable to RF_out1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   0.001   0.620  RF_enable_IBUF (RF_enable_IBUF)
     LUT3:I0->O          256   0.097   0.834  depth1[1].width1[0].mod_if1.MUX1/sel_INV_7_o1 (depth1[1].width1[0].mod_if1.MUX1/sel_INV_7_o)
     LUT6:I0->O            1   0.097   0.556  depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_81 (depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_81)
     LUT6:I2->O            1   0.097   0.000  depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_3 (depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_3)
     MUXF7:I1->O           1   0.279   0.279  depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_2_f7 (RF_out1_0_OBUF)
     OBUF:I->O                 0.000          RF_out1_0_OBUF (RF_out1<0>)
    ----------------------------------------
    Total                      2.861ns (0.571ns logic, 2.290ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.83 secs
 
--> 

Total memory usage is 326896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   64 (   0 filtered)
Number of infos    :    0 (   0 filtered)

