// Seed: 3328527877
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input wire id_2,
    input supply0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    output wand id_6,
    input supply1 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input wor id_10,
    output tri id_11,
    output uwire id_12,
    input wand id_13,
    input tri id_14
);
  assign id_12 = id_4++;
  logic id_16 = -1;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
