// Seed: 3447065809
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_4 = 1'b0 < 1 - id_1;
  tri0 id_5;
  supply0 id_6;
  wire id_7;
  assign id_3 = 1;
  assign id_5 = 1'b0;
  assign id_6 = id_5;
  assign id_4 = (1);
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1
    , id_4,
    output tri id_2
);
  wire id_6;
  supply1 id_7 = 1;
  wire id_8;
  wire id_9;
  module_0(
      id_9, id_7, id_7
  );
endmodule
