/*
 * Copyright (C) 2019 Intel Corporation
 *
 * SPDX-License-Identifier: MIT
 *
 */

__attribute__((intel_reqd_sub_group_size(16))) kernel void
test_whole_kernel(const global uint *pSrc, global uint *pDst) {
  const int x = get_global_id(0);
  const int y = get_global_id(1);

  const int width = get_global_size(0);
  const int height = get_global_size(1);

  __asm__ volatile(
      // clang-format off
      "{\n"
      ".decl my_P1 v_type=P num_elts=16\n"
      "    cmp.gt (M1, 16) my_P1 %[iPrev_p_x](0,0)<1;1,0> 0x0:d\n"
      "    (!my_P1) goto (M1, 16) label0\n"
      "label1:\n"
      ".decl add33 v_type=G type=d num_elts=16 align=hword\n"
      "    add (M1, 16) add33(0,0)<1> %[iNext_p_x](0,0)<1;1,0> 0x1:w\n"
      ".decl my_P2 v_type=P num_elts=16\n"
      "    cmp.lt (M1, 16) my_P2 add33(0,0)<1;1,0> %[hxw](0,0)<0;1,0>\n"
      "    (!my_P2) goto (M1, 16) label0\n"
      "label2:\n"
      ".decl VV0048 v_type=G type=d num_elts=48 align=hword\n"
      "    svm_gather4scaled.RGB (M1, 16) 0x0:ud %[pSrc_iPrev_x_m_1].0 VV0048.0\n"
      ".decl VV0049 v_type=G type=d num_elts=16 align=hword\n"
      "    svm_gather.4.1 (M1, 16) %[pSrc_iPrev_x].0 VV0049.0\n"
      ".decl VV0052 v_type=G type=d num_elts=48 align=hword\n"
      "    svm_gather4scaled.RGB (M1, 16) 0x0:ud %[pSrc_iOffset_x_m_1].0 VV0052.0\n"
      ".decl VV0053 v_type=G type=d num_elts=16 align=hword\n"
      "    svm_gather.4.1 (M1, 16) %[pSrc_iOffset_x].0 VV0053.0\n"
      ".decl VV0056 v_type=G type=d num_elts=48 align=hword\n"
      "    svm_gather4scaled.RGB (M1, 16) 0x0:ud %[pSrc_iNext_x_m_1].0 VV0056.0\n"
      ".decl VV0057 v_type=G type=d num_elts=16 align=hword\n"
      "    svm_gather.4.1 (M1, 16) %[pSrc_iNext_x].0 VV0057.0\n"
      ".decl and_ v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and_(0,0)<1> VV0048(0,0)<1;1,0> 0xff:d\n"
      ".decl and83 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and83(0,0)<1> VV0049(0,0)<1;1,0> 0xff:d\n"
      ".decl and85 v_type=G type=d num_elts=16 align=hword\n"
      ".decl tmp1  v_type=G type=d num_elts=16 align=hword alias=<VV0048, 128>\n"
      "    and (M1, 16) and85(0,0)<1> tmp1(0,0)<1;1,0> 0xff:d\n"
      ".decl and87 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and87(0,0)<1> VV0052(0,0)<1;1,0> 0xff:d\n"
      ".decl and89 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and89(0,0)<1> VV0053(0,0)<1;1,0> 0xff:d\n"
      ".decl and91 v_type=G type=d num_elts=16 align=hword\n"
      ".decl tmp2  v_type=G type=d num_elts=16 align=hword alias=<VV0052, 128>\n"
      "    and (M1, 16) and91(0,0)<1> tmp2(0,0)<1;1,0> 0xff:d\n"
      ".decl and93 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and93(0,0)<1> VV0056(0,0)<1;1,0> 0xff:d\n"
      ".decl and95 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and95(0,0)<1> VV0057(0,0)<1;1,0> 0xff:d\n"
      ".decl and97 v_type=G type=d num_elts=16 align=hword\n"
      ".decl tmp3  v_type=G type=d num_elts=16 align=hword alias=<VV0056, 128>\n"
      "    and (M1, 16) and97(0,0)<1> tmp3(0,0)<1;1,0> 0xff:d\n"
      ".decl cond_i v_type=G type=d num_elts=16 align=hword\n"
      ".decl and83_0 v_type=G type=ud num_elts=16 align=hword alias=<and83, 0>\n"
      ".decl and__0 v_type=G type=ud num_elts=16 align=hword alias=<and_, 0>\n"
      ".decl cond_i_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i, 0>\n"
      "    min (M1, 16) cond_i_0(0,0)<1> and83_0(0,0)<1;1,0> and__0(0,0)<1;1,0>\n"
      ".decl cond_i68 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i68_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i68, 0>\n"
      "    max (M1, 16) cond_i68_0(0,0)<1> and83_0(0,0)<1;1,0> and__0(0,0)<1;1,0>\n"
      ".decl cond_i70 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and85_0 v_type=G type=ud num_elts=16 align=hword alias=<and85, 0>\n"
      ".decl and87_0 v_type=G type=ud num_elts=16 align=hword alias=<and87, 0>\n"
      ".decl cond_i70_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i70, 0>\n"
      "    min (M1, 16) cond_i70_0(0,0)<1> and85_0(0,0)<1;1,0> and87_0(0,0)<1;1,0>\n"
      ".decl cond_i72 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i72_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i72, 0>\n"
      "    max (M1, 16) cond_i72_0(0,0)<1> and85_0(0,0)<1;1,0> and87_0(0,0)<1;1,0>\n"
      ".decl cond_i74 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i74_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i74, 0>\n"
      "    min (M1, 16) cond_i74_0(0,0)<1> cond_i_0(0,0)<1;1,0> cond_i72_0(0,0)<1;1,0>\n"
      ".decl cond_i76 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i76_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i76, 0>\n"
      "    max (M1, 16) cond_i76_0(0,0)<1> cond_i_0(0,0)<1;1,0> cond_i72_0(0,0)<1;1,0>\n"
      ".decl cond_i78 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i78_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i78, 0>\n"
      "    min (M1, 16) cond_i78_0(0,0)<1> cond_i68_0(0,0)<1;1,0> cond_i70_0(0,0)<1;1,0>\n"
      ".decl cond_i80 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i80_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i80, 0>\n"
      "    max (M1, 16) cond_i80_0(0,0)<1> cond_i68_0(0,0)<1;1,0> cond_i70_0(0,0)<1;1,0>\n"
      ".decl cond_i84 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i84_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i84, 0>\n"
      "    max (M1, 16) cond_i84_0(0,0)<1> cond_i76_0(0,0)<1;1,0> cond_i80_0(0,0)<1;1,0>\n"
      ".decl cond_i131 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i131_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i131, 0>\n"
      "    max (M1, 16) cond_i131_0(0,0)<1> cond_i74_0(0,0)<1;1,0> cond_i78_0(0,0)<1;1,0>\n"
      ".decl cond_i129 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and89_0 v_type=G type=ud num_elts=16 align=hword alias=<and89, 0>\n"
      ".decl and91_0 v_type=G type=ud num_elts=16 align=hword alias=<and91, 0>\n"
      ".decl cond_i129_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i129, 0>\n"
      "    min (M1, 16) cond_i129_0(0,0)<1> and89_0(0,0)<1;1,0> and91_0(0,0)<1;1,0>\n"
      ".decl cond_i127 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i127_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i127, 0>\n"
      "    max (M1, 16) cond_i127_0(0,0)<1> and89_0(0,0)<1;1,0> and91_0(0,0)<1;1,0>\n"
      ".decl cond_i125 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and97_0 v_type=G type=ud num_elts=16 align=hword alias=<and97, 0>\n"
      ".decl and95_0 v_type=G type=ud num_elts=16 align=hword alias=<and95, 0>\n"
      ".decl cond_i125_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i125, 0>\n"
      "    min (M1, 16) cond_i125_0(0,0)<1> and97_0(0,0)<1;1,0> and95_0(0,0)<1;1,0>\n"
      ".decl cond_i123 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i123_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i123, 0>\n"
      "    max (M1, 16) cond_i123_0(0,0)<1> and97_0(0,0)<1;1,0> and95_0(0,0)<1;1,0>\n"
      ".decl cond_i121 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and93_0 v_type=G type=ud num_elts=16 align=hword alias=<and93, 0>\n"
      ".decl cond_i121_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i121, 0>\n"
      "    min (M1, 16) cond_i121_0(0,0)<1> cond_i123_0(0,0)<1;1,0> and93_0(0,0)<1;1,0>\n"
      ".decl cond_i119 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i119_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i119, 0>\n"
      "    max (M1, 16) cond_i119_0(0,0)<1> cond_i123_0(0,0)<1;1,0> and93_0(0,0)<1;1,0>\n"
      ".decl cond_i117 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i117_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i117, 0>\n"
      "    min (M1, 16) cond_i117_0(0,0)<1> cond_i125_0(0,0)<1;1,0> cond_i121_0(0,0)<1;1,0>\n"
      ".decl cond_i115 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i115_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i115, 0>\n"
      "    max (M1, 16) cond_i115_0(0,0)<1> cond_i125_0(0,0)<1;1,0> cond_i121_0(0,0)<1;1,0>\n"
      ".decl cond_i113 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i113_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i113, 0>\n"
      "    min (M1, 16) cond_i113_0(0,0)<1> cond_i119_0(0,0)<1;1,0> cond_i127_0(0,0)<1;1,0>\n"
      ".decl cond_i111 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i111_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i111, 0>\n"
      "    max (M1, 16) cond_i111_0(0,0)<1> cond_i119_0(0,0)<1;1,0> cond_i127_0(0,0)<1;1,0>\n"
      ".decl cond_i109 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i109_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i109, 0>\n"
      "    min (M1, 16) cond_i109_0(0,0)<1> cond_i117_0(0,0)<1;1,0> cond_i113_0(0,0)<1;1,0>\n"
      ".decl cond_i107 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i107_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i107, 0>\n"
      "    max (M1, 16) cond_i107_0(0,0)<1> cond_i117_0(0,0)<1;1,0> cond_i113_0(0,0)<1;1,0>\n"
      ".decl cond_i105 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i105_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i105, 0>\n"
      "    min (M1, 16) cond_i105_0(0,0)<1> cond_i115_0(0,0)<1;1,0> cond_i129_0(0,0)<1;1,0>\n"
      ".decl cond_i103 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i103_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i103, 0>\n"
      "    max (M1, 16) cond_i103_0(0,0)<1> cond_i115_0(0,0)<1;1,0> cond_i129_0(0,0)<1;1,0>\n"
      ".decl cond_i101 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i101_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i101, 0>\n"
      "    min (M1, 16) cond_i101_0(0,0)<1> cond_i105_0(0,0)<1;1,0> cond_i109_0(0,0)<1;1,0>\n"
      ".decl cond_i99 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i99_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i99, 0>\n"
      "    min (M1, 16) cond_i99_0(0,0)<1> cond_i103_0(0,0)<1;1,0> cond_i107_0(0,0)<1;1,0>\n"
      ".decl cond_i97 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i97_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i97, 0>\n"
      "    min (M1, 16) cond_i97_0(0,0)<1> cond_i111_0(0,0)<1;1,0> cond_i84_0(0,0)<1;1,0>\n"
      "    max (M1, 16) cond_i97_0(0,0)<1> cond_i101_0(0,0)<1;1,0> cond_i97_0(0,0)<1;1,0>\n"
      ".decl cond_i93 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i93_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i93, 0>\n"
      "    max (M1, 16) cond_i93_0(0,0)<1> cond_i99_0(0,0)<1;1,0> cond_i131_0(0,0)<1;1,0>\n"
      ".decl cond_i91 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i91_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i91, 0>\n"
      "    min (M1, 16) cond_i91_0(0,0)<1> cond_i93_0(0,0)<1;1,0> cond_i97_0(0,0)<1;1,0>\n"
      ".decl and_1 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and_1(0,0)<1> VV0048(0,0)<1;1,0> 0xff00:d\n"
      ".decl and83_1 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and83_1(0,0)<1> VV0049(0,0)<1;1,0> 0xff00:d\n"
      ".decl and85_1 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and85_1(0,0)<1> tmp1(0,0)<1;1,0> 0xff00:d\n"
      ".decl and87_1 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and87_1(0,0)<1> VV0052(0,0)<1;1,0> 0xff00:d\n"
      ".decl and89_1 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and89_1(0,0)<1> VV0053(0,0)<1;1,0> 0xff00:d\n"
      ".decl and91_1 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and91_1(0,0)<1> tmp2(0,0)<1;1,0> 0xff00:d\n"
      ".decl and93_1 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and93_1(0,0)<1> VV0056(0,0)<1;1,0> 0xff00:d\n"
      ".decl and95_1 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and95_1(0,0)<1> VV0057(0,0)<1;1,0> 0xff00:d\n"
      ".decl and97_1 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and97_1(0,0)<1> tmp3(0,0)<1;1,0> 0xff00:d\n"
      ".decl cond_i_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and83_1_0 v_type=G type=ud num_elts=16 align=hword alias=<and83_1, 0>\n"
      ".decl and_1_0 v_type=G type=ud num_elts=16 align=hword alias=<and_1, 0>\n"
      ".decl cond_i_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i_1, 0>\n"
      "    min (M1, 16) cond_i_1_0(0,0)<1> and83_1_0(0,0)<1;1,0> and_1_0(0,0)<1;1,0>\n"
      ".decl cond_i68_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i68_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i68_1, 0>\n"
      "    max (M1, 16) cond_i68_1_0(0,0)<1> and83_1_0(0,0)<1;1,0> and_1_0(0,0)<1;1,0>\n"
      ".decl cond_i70_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and85_1_0 v_type=G type=ud num_elts=16 align=hword alias=<and85_1, 0>\n"
      ".decl and87_1_0 v_type=G type=ud num_elts=16 align=hword alias=<and87_1, 0>\n"
      ".decl cond_i70_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i70_1, 0>\n"
      "    min (M1, 16) cond_i70_1_0(0,0)<1> and85_1_0(0,0)<1;1,0> and87_1_0(0,0)<1;1,0>\n"
      ".decl cond_i72_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i72_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i72_1, 0>\n"
      "    max (M1, 16) cond_i72_1_0(0,0)<1> and85_1_0(0,0)<1;1,0> and87_1_0(0,0)<1;1,0>\n"
      ".decl cond_i74_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i74_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i74_1, 0>\n"
      "    min (M1, 16) cond_i74_1_0(0,0)<1> cond_i_1_0(0,0)<1;1,0> cond_i72_1_0(0,0)<1;1,0>\n"
      ".decl cond_i76_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i76_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i76_1, 0>\n"
      "    max (M1, 16) cond_i76_1_0(0,0)<1> cond_i_1_0(0,0)<1;1,0> cond_i72_1_0(0,0)<1;1,0>\n"
      ".decl cond_i78_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i78_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i78_1, 0>\n"
      "    min (M1, 16) cond_i78_1_0(0,0)<1> cond_i68_1_0(0,0)<1;1,0> cond_i70_1_0(0,0)<1;1,0>\n"
      ".decl cond_i80_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i80_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i80_1, 0>\n"
      "    max (M1, 16) cond_i80_1_0(0,0)<1> cond_i68_1_0(0,0)<1;1,0> cond_i70_1_0(0,0)<1;1,0>\n"
      ".decl cond_i84_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i84_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i84_1, 0>\n"
      "    max (M1, 16) cond_i84_1_0(0,0)<1> cond_i76_1_0(0,0)<1;1,0> cond_i80_1_0(0,0)<1;1,0>\n"
      ".decl cond_i131_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i131_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i131_1, 0>\n"
      "    max (M1, 16) cond_i131_1_0(0,0)<1> cond_i74_1_0(0,0)<1;1,0> cond_i78_1_0(0,0)<1;1,0>\n"
      ".decl cond_i129_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and89_1_0 v_type=G type=ud num_elts=16 align=hword alias=<and89_1, 0>\n"
      ".decl and91_1_0 v_type=G type=ud num_elts=16 align=hword alias=<and91_1, 0>\n"
      ".decl cond_i129_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i129_1, 0>\n"
      "    min (M1, 16) cond_i129_1_0(0,0)<1> and89_1_0(0,0)<1;1,0> and91_1_0(0,0)<1;1,0>\n"
      ".decl cond_i127_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i127_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i127_1, 0>\n"
      "    max (M1, 16) cond_i127_1_0(0,0)<1> and89_1_0(0,0)<1;1,0> and91_1_0(0,0)<1;1,0>\n"
      ".decl cond_i125_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and97_1_0 v_type=G type=ud num_elts=16 align=hword alias=<and97_1, 0>\n"
      ".decl and95_1_0 v_type=G type=ud num_elts=16 align=hword alias=<and95_1, 0>\n"
      ".decl cond_i125_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i125_1, 0>\n"
      "    min (M1, 16) cond_i125_1_0(0,0)<1> and97_1_0(0,0)<1;1,0> and95_1_0(0,0)<1;1,0>\n"
      ".decl cond_i123_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i123_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i123_1, 0>\n"
      "    max (M1, 16) cond_i123_1_0(0,0)<1> and97_1_0(0,0)<1;1,0> and95_1_0(0,0)<1;1,0>\n"
      ".decl cond_i121_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and93_1_0 v_type=G type=ud num_elts=16 align=hword alias=<and93_1, 0>\n"
      ".decl cond_i121_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i121_1, 0>\n"
      "    min (M1, 16) cond_i121_1_0(0,0)<1> cond_i123_1_0(0,0)<1;1,0> and93_1_0(0,0)<1;1,0>\n"
      ".decl cond_i119_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i119_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i119_1, 0>\n"
      "    max (M1, 16) cond_i119_1_0(0,0)<1> cond_i123_1_0(0,0)<1;1,0> and93_1_0(0,0)<1;1,0>\n"
      ".decl cond_i117_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i117_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i117_1, 0>\n"
      "    min (M1, 16) cond_i117_1_0(0,0)<1> cond_i125_1_0(0,0)<1;1,0> cond_i121_1_0(0,0)<1;1,0>\n"
      ".decl cond_i115_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i115_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i115_1, 0>\n"
      "    max (M1, 16) cond_i115_1_0(0,0)<1> cond_i125_1_0(0,0)<1;1,0> cond_i121_1_0(0,0)<1;1,0>\n"
      ".decl cond_i113_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i113_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i113_1, 0>\n"
      "    min (M1, 16) cond_i113_1_0(0,0)<1> cond_i119_1_0(0,0)<1;1,0> cond_i127_1_0(0,0)<1;1,0>\n"
      ".decl cond_i111_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i111_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i111_1, 0>\n"
      "    max (M1, 16) cond_i111_1_0(0,0)<1> cond_i119_1_0(0,0)<1;1,0> cond_i127_1_0(0,0)<1;1,0>\n"
      ".decl cond_i109_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i109_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i109_1, 0>\n"
      "    min (M1, 16) cond_i109_1_0(0,0)<1> cond_i117_1_0(0,0)<1;1,0> cond_i113_1_0(0,0)<1;1,0>\n"
      ".decl cond_i107_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i107_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i107_1, 0>\n"
      "    max (M1, 16) cond_i107_1_0(0,0)<1> cond_i117_1_0(0,0)<1;1,0> cond_i113_1_0(0,0)<1;1,0>\n"
      ".decl cond_i105_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i105_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i105_1, 0>\n"
      "    min (M1, 16) cond_i105_1_0(0,0)<1> cond_i115_1_0(0,0)<1;1,0> cond_i129_1_0(0,0)<1;1,0>\n"
      ".decl cond_i103_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i103_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i103_1, 0>\n"
      "    max (M1, 16) cond_i103_1_0(0,0)<1> cond_i115_1_0(0,0)<1;1,0> cond_i129_1_0(0,0)<1;1,0>\n"
      ".decl cond_i101_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i101_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i101_1, 0>\n"
      "    min (M1, 16) cond_i101_1_0(0,0)<1> cond_i105_1_0(0,0)<1;1,0> cond_i109_1_0(0,0)<1;1,0>\n"
      ".decl cond_i99_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i99_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i99_1, 0>\n"
      "    min (M1, 16) cond_i99_1_0(0,0)<1> cond_i103_1_0(0,0)<1;1,0> cond_i107_1_0(0,0)<1;1,0>\n"
      ".decl cond_i97_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i97_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i97_1, 0>\n"
      "    min (M1, 16) cond_i97_1_0(0,0)<1> cond_i111_1_0(0,0)<1;1,0> cond_i84_1_0(0,0)<1;1,0>\n"
      "    max (M1, 16) cond_i97_1_0(0,0)<1> cond_i101_1_0(0,0)<1;1,0> cond_i97_1_0(0,0)<1;1,0>\n"
      ".decl cond_i93_1 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i93_1_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i93_1, 0>\n"
      "    max (M1, 16) cond_i93_1_0(0,0)<1> cond_i99_1_0(0,0)<1;1,0> cond_i131_1_0(0,0)<1;1,0>\n"
      "    min (M1, 16) cond_i93_1_0(0,0)<1> cond_i93_1_0(0,0)<1;1,0> cond_i97_1_0(0,0)<1;1,0>\n"
      ".decl or_1 v_type=G type=d num_elts=16 align=hword\n"
      "    or (M1, 16) or_1(0,0)<1> cond_i91(0,0)<1;1,0> cond_i93_1(0,0)<1;1,0>\n"
      ".decl and_2 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and_2(0,0)<1> VV0048(0,0)<1;1,0> 0xff0000:d\n"
      ".decl and83_2 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and83_2(0,0)<1> VV0049(0,0)<1;1,0> 0xff0000:d\n"
      ".decl and85_2 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and85_2(0,0)<1> tmp1(0,0)<1;1,0> 0xff0000:d\n"
      ".decl and87_2 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and87_2(0,0)<1> VV0052(0,0)<1;1,0> 0xff0000:d\n"
      ".decl and89_2 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and89_2(0,0)<1> VV0053(0,0)<1;1,0> 0xff0000:d\n"
      ".decl and91_2 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and91_2(0,0)<1> tmp2(0,0)<1;1,0> 0xff0000:d\n"
      ".decl and93_2 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and93_2(0,0)<1> VV0056(0,0)<1;1,0> 0xff0000:d\n"
      ".decl and95_2 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and95_2(0,0)<1> VV0057(0,0)<1;1,0> 0xff0000:d\n"
      ".decl and97_2 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and97_2(0,0)<1> tmp3(0,0)<1;1,0> 0xff0000:d\n"
      ".decl cond_i_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and83_2_0 v_type=G type=ud num_elts=16 align=hword alias=<and83_2, 0>\n"
      ".decl and_2_0 v_type=G type=ud num_elts=16 align=hword alias=<and_2, 0>\n"
      ".decl cond_i_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i_2, 0>\n"
      "    min (M1, 16) cond_i_2_0(0,0)<1> and83_2_0(0,0)<1;1,0> and_2_0(0,0)<1;1,0>\n"
      ".decl cond_i68_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i68_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i68_2, 0>\n"
      "    max (M1, 16) cond_i68_2_0(0,0)<1> and83_2_0(0,0)<1;1,0> and_2_0(0,0)<1;1,0>\n"
      ".decl cond_i70_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and85_2_0 v_type=G type=ud num_elts=16 align=hword alias=<and85_2, 0>\n"
      ".decl and87_2_0 v_type=G type=ud num_elts=16 align=hword alias=<and87_2, 0>\n"
      ".decl cond_i70_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i70_2, 0>\n"
      "    min (M1, 16) cond_i70_2_0(0,0)<1> and85_2_0(0,0)<1;1,0> and87_2_0(0,0)<1;1,0>\n"
      ".decl cond_i72_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i72_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i72_2, 0>\n"
      "    max (M1, 16) cond_i72_2_0(0,0)<1> and85_2_0(0,0)<1;1,0> and87_2_0(0,0)<1;1,0>\n"
      ".decl cond_i74_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i74_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i74_2, 0>\n"
      "    min (M1, 16) cond_i74_2_0(0,0)<1> cond_i_2_0(0,0)<1;1,0> cond_i72_2_0(0,0)<1;1,0>\n"
      ".decl cond_i76_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i76_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i76_2, 0>\n"
      "    max (M1, 16) cond_i76_2_0(0,0)<1> cond_i_2_0(0,0)<1;1,0> cond_i72_2_0(0,0)<1;1,0>\n"
      ".decl cond_i78_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i78_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i78_2, 0>\n"
      "    min (M1, 16) cond_i78_2_0(0,0)<1> cond_i68_2_0(0,0)<1;1,0> cond_i70_2_0(0,0)<1;1,0>\n"
      ".decl cond_i80_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i80_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i80_2, 0>\n"
      "    max (M1, 16) cond_i80_2_0(0,0)<1> cond_i68_2_0(0,0)<1;1,0> cond_i70_2_0(0,0)<1;1,0>\n"
      ".decl cond_i84_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i84_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i84_2, 0>\n"
      "    max (M1, 16) cond_i84_2_0(0,0)<1> cond_i76_2_0(0,0)<1;1,0> cond_i80_2_0(0,0)<1;1,0>\n"
      ".decl cond_i131_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i131_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i131_2, 0>\n"
      "    max (M1, 16) cond_i131_2_0(0,0)<1> cond_i74_2_0(0,0)<1;1,0> cond_i78_2_0(0,0)<1;1,0>\n"
      ".decl cond_i129_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and89_2_0 v_type=G type=ud num_elts=16 align=hword alias=<and89_2, 0>\n"
      ".decl and91_2_0 v_type=G type=ud num_elts=16 align=hword alias=<and91_2, 0>\n"
      ".decl cond_i129_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i129_2, 0>\n"
      "    min (M1, 16) cond_i129_2_0(0,0)<1> and89_2_0(0,0)<1;1,0> and91_2_0(0,0)<1;1,0>\n"
      ".decl cond_i127_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i127_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i127_2, 0>\n"
      "    max (M1, 16) cond_i127_2_0(0,0)<1> and89_2_0(0,0)<1;1,0> and91_2_0(0,0)<1;1,0>\n"
      ".decl cond_i125_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and97_2_0 v_type=G type=ud num_elts=16 align=hword alias=<and97_2, 0>\n"
      ".decl and95_2_0 v_type=G type=ud num_elts=16 align=hword alias=<and95_2, 0>\n"
      ".decl cond_i125_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i125_2, 0>\n"
      "    min (M1, 16) cond_i125_2_0(0,0)<1> and97_2_0(0,0)<1;1,0> and95_2_0(0,0)<1;1,0>\n"
      ".decl cond_i123_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i123_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i123_2, 0>\n"
      "    max (M1, 16) cond_i123_2_0(0,0)<1> and97_2_0(0,0)<1;1,0> and95_2_0(0,0)<1;1,0>\n"
      ".decl cond_i121_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and93_2_0 v_type=G type=ud num_elts=16 align=hword alias=<and93_2, 0>\n"
      ".decl cond_i121_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i121_2, 0>\n"
      "    min (M1, 16) cond_i121_2_0(0,0)<1> cond_i123_2_0(0,0)<1;1,0> and93_2_0(0,0)<1;1,0>\n"
      ".decl cond_i119_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i119_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i119_2, 0>\n"
      "    max (M1, 16) cond_i119_2_0(0,0)<1> cond_i123_2_0(0,0)<1;1,0> and93_2_0(0,0)<1;1,0>\n"
      ".decl cond_i117_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i117_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i117_2, 0>\n"
      "    min (M1, 16) cond_i117_2_0(0,0)<1> cond_i125_2_0(0,0)<1;1,0> cond_i121_2_0(0,0)<1;1,0>\n"
      ".decl cond_i115_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i115_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i115_2, 0>\n"
      "    max (M1, 16) cond_i115_2_0(0,0)<1> cond_i125_2_0(0,0)<1;1,0> cond_i121_2_0(0,0)<1;1,0>\n"
      ".decl cond_i113_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i113_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i113_2, 0>\n"
      "    min (M1, 16) cond_i113_2_0(0,0)<1> cond_i119_2_0(0,0)<1;1,0> cond_i127_2_0(0,0)<1;1,0>\n"
      ".decl cond_i111_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i111_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i111_2, 0>\n"
      "    max (M1, 16) cond_i111_2_0(0,0)<1> cond_i119_2_0(0,0)<1;1,0> cond_i127_2_0(0,0)<1;1,0>\n"
      ".decl cond_i109_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i109_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i109_2, 0>\n"
      "    min (M1, 16) cond_i109_2_0(0,0)<1> cond_i117_2_0(0,0)<1;1,0> cond_i113_2_0(0,0)<1;1,0>\n"
      ".decl cond_i107_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i107_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i107_2, 0>\n"
      "    max (M1, 16) cond_i107_2_0(0,0)<1> cond_i117_2_0(0,0)<1;1,0> cond_i113_2_0(0,0)<1;1,0>\n"
      ".decl cond_i105_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i105_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i105_2, 0>\n"
      "    min (M1, 16) cond_i105_2_0(0,0)<1> cond_i115_2_0(0,0)<1;1,0> cond_i129_2_0(0,0)<1;1,0>\n"
      ".decl cond_i103_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i103_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i103_2, 0>\n"
      "    max (M1, 16) cond_i103_2_0(0,0)<1> cond_i115_2_0(0,0)<1;1,0> cond_i129_2_0(0,0)<1;1,0>\n"
      ".decl cond_i101_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i101_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i101_2, 0>\n"
      "    min (M1, 16) cond_i101_2_0(0,0)<1> cond_i105_2_0(0,0)<1;1,0> cond_i109_2_0(0,0)<1;1,0>\n"
      ".decl cond_i99_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i99_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i99_2, 0>\n"
      "    min (M1, 16) cond_i99_2_0(0,0)<1> cond_i103_2_0(0,0)<1;1,0> cond_i107_2_0(0,0)<1;1,0>\n"
      ".decl cond_i97_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i97_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i97_2, 0>\n"
      "    min (M1, 16) cond_i97_2_0(0,0)<1> cond_i111_2_0(0,0)<1;1,0> cond_i84_2_0(0,0)<1;1,0>\n"
      "    max (M1, 16) cond_i97_2_0(0,0)<1> cond_i101_2_0(0,0)<1;1,0> cond_i97_2_0(0,0)<1;1,0>\n"
      ".decl cond_i93_2 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i93_2_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i93_2, 0>\n"
      "    max (M1, 16) cond_i93_2_0(0,0)<1> cond_i99_2_0(0,0)<1;1,0> cond_i131_2_0(0,0)<1;1,0>\n"
      "    min (M1, 16) cond_i93_2_0(0,0)<1> cond_i93_2_0(0,0)<1;1,0> cond_i97_2_0(0,0)<1;1,0>\n"
      ".decl or_2 v_type=G type=d num_elts=16 align=hword\n"
      "    or (M1, 16) or_2(0,0)<1> or_1(0,0)<1;1,0> cond_i93_2(0,0)<1;1,0>\n"
      ".decl and_3 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and_3(0,0)<1> VV0048(0,0)<1;1,0> 0xff000000:d\n"
      ".decl and83_3 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and83_3(0,0)<1> VV0049(0,0)<1;1,0> 0xff000000:d\n"
      ".decl and85_3 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and85_3(0,0)<1> tmp1(0,0)<1;1,0> 0xff000000:d\n"
      ".decl and87_3 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and87_3(0,0)<1> VV0052(0,0)<1;1,0> 0xff000000:d\n"
      ".decl and89_3 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and89_3(0,0)<1> VV0053(0,0)<1;1,0> 0xff000000:d\n"
      ".decl and91_3 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and91_3(0,0)<1> tmp2(0,0)<1;1,0> 0xff000000:d\n"
      ".decl and93_3 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and93_3(0,0)<1> VV0056(0,0)<1;1,0> 0xff000000:d\n"
      ".decl and95_3 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and95_3(0,0)<1> VV0057(0,0)<1;1,0> 0xff000000:d\n"
      ".decl and97_3 v_type=G type=d num_elts=16 align=hword\n"
      "    and (M1, 16) and97_3(0,0)<1> tmp3(0,0)<1;1,0> 0xff000000:d\n"
      ".decl cond_i_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and83_3_0 v_type=G type=ud num_elts=16 align=hword alias=<and83_3, 0>\n"
      ".decl and_3_0 v_type=G type=ud num_elts=16 align=hword alias=<and_3, 0>\n"
      ".decl cond_i_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i_3, 0>\n"
      "    min (M1, 16) cond_i_3_0(0,0)<1> and83_3_0(0,0)<1;1,0> and_3_0(0,0)<1;1,0>\n"
      ".decl cond_i68_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i68_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i68_3, 0>\n"
      "    max (M1, 16) cond_i68_3_0(0,0)<1> and83_3_0(0,0)<1;1,0> and_3_0(0,0)<1;1,0>\n"
      ".decl cond_i70_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and85_3_0 v_type=G type=ud num_elts=16 align=hword alias=<and85_3, 0>\n"
      ".decl and87_3_0 v_type=G type=ud num_elts=16 align=hword alias=<and87_3, 0>\n"
      ".decl cond_i70_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i70_3, 0>\n"
      "    min (M1, 16) cond_i70_3_0(0,0)<1> and85_3_0(0,0)<1;1,0> and87_3_0(0,0)<1;1,0>\n"
      ".decl cond_i72_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i72_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i72_3, 0>\n"
      "    max (M1, 16) cond_i72_3_0(0,0)<1> and85_3_0(0,0)<1;1,0> and87_3_0(0,0)<1;1,0>\n"
      ".decl cond_i74_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i74_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i74_3, 0>\n"
      "    min (M1, 16) cond_i74_3_0(0,0)<1> cond_i_3_0(0,0)<1;1,0> cond_i72_3_0(0,0)<1;1,0>\n"
      ".decl cond_i76_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i76_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i76_3, 0>\n"
      "    max (M1, 16) cond_i76_3_0(0,0)<1> cond_i_3_0(0,0)<1;1,0> cond_i72_3_0(0,0)<1;1,0>\n"
      ".decl cond_i78_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i78_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i78_3, 0>\n"
      "    min (M1, 16) cond_i78_3_0(0,0)<1> cond_i68_3_0(0,0)<1;1,0> cond_i70_3_0(0,0)<1;1,0>\n"
      ".decl cond_i80_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i80_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i80_3, 0>\n"
      "    max (M1, 16) cond_i80_3_0(0,0)<1> cond_i68_3_0(0,0)<1;1,0> cond_i70_3_0(0,0)<1;1,0>\n"
      ".decl cond_i84_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i84_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i84_3, 0>\n"
      "    max (M1, 16) cond_i84_3_0(0,0)<1> cond_i76_3_0(0,0)<1;1,0> cond_i80_3_0(0,0)<1;1,0>\n"
      ".decl cond_i131_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i131_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i131_3, 0>\n"
      "    max (M1, 16) cond_i131_3_0(0,0)<1> cond_i74_3_0(0,0)<1;1,0> cond_i78_3_0(0,0)<1;1,0>\n"
      ".decl cond_i129_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and89_3_0 v_type=G type=ud num_elts=16 align=hword alias=<and89_3, 0>\n"
      ".decl and91_3_0 v_type=G type=ud num_elts=16 align=hword alias=<and91_3, 0>\n"
      ".decl cond_i129_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i129_3, 0>\n"
      "    min (M1, 16) cond_i129_3_0(0,0)<1> and89_3_0(0,0)<1;1,0> and91_3_0(0,0)<1;1,0>\n"
      ".decl cond_i127_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i127_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i127_3, 0>\n"
      "    max (M1, 16) cond_i127_3_0(0,0)<1> and89_3_0(0,0)<1;1,0> and91_3_0(0,0)<1;1,0>\n"
      ".decl cond_i125_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and97_3_0 v_type=G type=ud num_elts=16 align=hword alias=<and97_3, 0>\n"
      ".decl and95_3_0 v_type=G type=ud num_elts=16 align=hword alias=<and95_3, 0>\n"
      ".decl cond_i125_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i125_3, 0>\n"
      "    min (M1, 16) cond_i125_3_0(0,0)<1> and97_3_0(0,0)<1;1,0> and95_3_0(0,0)<1;1,0>\n"
      ".decl cond_i123_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i123_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i123_3, 0>\n"
      "    max (M1, 16) cond_i123_3_0(0,0)<1> and97_3_0(0,0)<1;1,0> and95_3_0(0,0)<1;1,0>\n"
      ".decl cond_i121_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl and93_3_0 v_type=G type=ud num_elts=16 align=hword alias=<and93_3, 0>\n"
      ".decl cond_i121_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i121_3, 0>\n"
      "    min (M1, 16) cond_i121_3_0(0,0)<1> cond_i123_3_0(0,0)<1;1,0> and93_3_0(0,0)<1;1,0>\n"
      ".decl cond_i119_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i119_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i119_3, 0>\n"
      "    max (M1, 16) cond_i119_3_0(0,0)<1> cond_i123_3_0(0,0)<1;1,0> and93_3_0(0,0)<1;1,0>\n"
      ".decl cond_i117_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i117_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i117_3, 0>\n"
      "    min (M1, 16) cond_i117_3_0(0,0)<1> cond_i125_3_0(0,0)<1;1,0> cond_i121_3_0(0,0)<1;1,0>\n"
      ".decl cond_i115_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i115_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i115_3, 0>\n"
      "    max (M1, 16) cond_i115_3_0(0,0)<1> cond_i125_3_0(0,0)<1;1,0> cond_i121_3_0(0,0)<1;1,0>\n"
      ".decl cond_i113_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i113_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i113_3, 0>\n"
      "    min (M1, 16) cond_i113_3_0(0,0)<1> cond_i119_3_0(0,0)<1;1,0> cond_i127_3_0(0,0)<1;1,0>\n"
      ".decl cond_i111_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i111_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i111_3, 0>\n"
      "    max (M1, 16) cond_i111_3_0(0,0)<1> cond_i119_3_0(0,0)<1;1,0> cond_i127_3_0(0,0)<1;1,0>\n"
      ".decl cond_i109_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i109_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i109_3, 0>\n"
      "    min (M1, 16) cond_i109_3_0(0,0)<1> cond_i117_3_0(0,0)<1;1,0> cond_i113_3_0(0,0)<1;1,0>\n"
      ".decl cond_i107_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i107_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i107_3, 0>\n"
      "    max (M1, 16) cond_i107_3_0(0,0)<1> cond_i117_3_0(0,0)<1;1,0> cond_i113_3_0(0,0)<1;1,0>\n"
      ".decl cond_i105_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i105_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i105_3, 0>\n"
      "    min (M1, 16) cond_i105_3_0(0,0)<1> cond_i115_3_0(0,0)<1;1,0> cond_i129_3_0(0,0)<1;1,0>\n"
      ".decl cond_i103_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i103_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i103_3, 0>\n"
      "    max (M1, 16) cond_i103_3_0(0,0)<1> cond_i115_3_0(0,0)<1;1,0> cond_i129_3_0(0,0)<1;1,0>\n"
      ".decl cond_i101_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i101_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i101_3, 0>\n"
      "    min (M1, 16) cond_i101_3_0(0,0)<1> cond_i105_3_0(0,0)<1;1,0> cond_i109_3_0(0,0)<1;1,0>\n"
      ".decl cond_i99_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i99_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i99_3, 0>\n"
      "    min (M1, 16) cond_i99_3_0(0,0)<1> cond_i103_3_0(0,0)<1;1,0> cond_i107_3_0(0,0)<1;1,0>\n"
      ".decl cond_i97_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i97_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i97_3, 0>\n"
      "    min (M1, 16) cond_i97_3_0(0,0)<1> cond_i111_3_0(0,0)<1;1,0> cond_i84_3_0(0,0)<1;1,0>\n"
      "    max (M1, 16) cond_i97_3_0(0,0)<1> cond_i101_3_0(0,0)<1;1,0> cond_i97_3_0(0,0)<1;1,0>\n"
      ".decl cond_i93_3 v_type=G type=d num_elts=16 align=hword\n"
      ".decl cond_i93_3_0 v_type=G type=ud num_elts=16 align=hword alias=<cond_i93_3, 0>\n"
      "    max (M1, 16) cond_i93_3_0(0,0)<1> cond_i99_3_0(0,0)<1;1,0> cond_i131_3_0(0,0)<1;1,0>\n"
      "    min (M1, 16) cond_i93_3_0(0,0)<1> cond_i93_3_0(0,0)<1;1,0> cond_i97_3_0(0,0)<1;1,0>\n"
      ".decl or_3 v_type=G type=d num_elts=16 align=hword\n"
      "    or (M1, 16) or_3(0,0)<1> or_2(0,0)<1;1,0> cond_i93_3(0,0)<1;1,0>\n"
      "    goto (M1, 1) label3\n"
      "label0:\n"
      "    svm_gather.4.1 (M1, 16) %[pSrc_iOffset_x].0 or_3.0\n"
      "label3:\n"
      "    svm_scatter.4.1 (M1, 16) %[pDst_iOffset_x].0 or_3.0\n"
      "    ret (M1, 1)\n"
      "}\n"
      // clang-format on
      :
      : [iPrev_p_x] "rw"(y * width - width + x),
        [iNext_p_x] "rw"(y * width + width + x), [hxw] "rw"(height * width),
        [pSrc_iPrev_x] "rw"(&pSrc[y * width - width + x]),
        [pSrc_iPrev_x_m_1] "rw"(&pSrc[y * width - width + x - 1]),
        [pSrc_iOffset_x] "rw"(&pSrc[y * width + x]),
        [pSrc_iOffset_x_m_1] "rw"(&pSrc[y * width + x - 1]),
        [pSrc_iNext_x] "rw"(&pSrc[y * width + width + x]),
        [pSrc_iNext_x_m_1] "rw"(&pSrc[y * width + width + x - 1]),
        [pDst_iOffset_x] "rw"(&pDst[y * width + x]));
}
