Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 29 19:36:43 2023
| Host         : athanasi-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_receiver_control_sets_placed.rpt
| Design       : uart_receiver
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|      8 |            1 |
|      9 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              20 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              21 |            6 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal               |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                            |                               |                3 |              4 |
|  clk_IBUF_BUFG | baud_controller_rx_inst/E[0]               | baud_controller_rx_inst/SR[0] |                2 |              4 |
|  clk_IBUF_BUFG | baud_controller_rx_inst/baud_enable_reg[0] | sync_reest/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG | receive_module_inst/data                   | sync_reest/AR[0]              |                2 |              8 |
|  clk_IBUF_BUFG | receive_module_inst/Rx_DATA[7]_i_1_n_0     | sync_reest/AR[0]              |                3 |              9 |
|  clk_IBUF_BUFG |                                            | sync_reest/AR[0]              |                7 |             20 |
+----------------+--------------------------------------------+-------------------------------+------------------+----------------+


