Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec  8 16:17:13 2024
| Host         : P1-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning           Missing input or output delay               43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1666)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4486)
5. checking no_input_delay (5)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1666)
---------------------------
 There are 1666 register/latch pins with no clock driven by root clock pin: cpu_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4486)
---------------------------------------------------
 There are 4486 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.531        0.000                      0                  429        0.102        0.000                      0                  429        4.020        0.000                       0                   270  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.531        0.000                      0                  429        0.102        0.000                      0                  429        4.020        0.000                       0                   270  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.110ns (46.565%)  route 4.716ns (53.435%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.664     5.267    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.721 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[1]
                         net (fo=3, routed)           1.128     8.849    CPU/stepper1/ScanCode/posData[1]
    SLICE_X10Y130        LUT4 (Prop_lut4_I1_O)        0.124     8.973 f  CPU/stepper1/ScanCode/target[31]_i_3/O
                         net (fo=1, routed)           0.405     9.378    CPU/stepper1/ScanCode/target[31]_i_3_n_0
    SLICE_X11Y132        LUT5 (Prop_lut5_I3_O)        0.124     9.502 r  CPU/stepper1/ScanCode/target[31]_i_2/O
                         net (fo=49, routed)          0.694    10.196    CPU/stepper1/ScanCode/target[31]_i_2_n_0
    SLICE_X10Y132        LUT5 (Prop_lut5_I1_O)        0.124    10.320 r  CPU/stepper1/ScanCode/count[17]_i_32/O
                         net (fo=1, routed)           0.992    11.313    CPU/stepper1/ScanCode/count[17]_i_32_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.124    11.437 r  CPU/stepper1/ScanCode/count[17]_i_21/O
                         net (fo=1, routed)           0.000    11.437    CPU/stepper1/ScanCode/count[17]_i_21_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.817 r  CPU/stepper1/ScanCode/count_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.817    CPU/stepper1/ScanCode/count_reg[17]_i_13_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  CPU/stepper1/ScanCode/count_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.934    CPU/stepper1/ScanCode/count_reg[17]_i_7_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.163 r  CPU/stepper1/ScanCode/count_reg[17]_i_3/CO[2]
                         net (fo=2, routed)           0.459    12.622    CPU/stepper1/ScanCode_n_42
    SLICE_X13Y134        LUT4 (Prop_lut4_I1_O)        0.310    12.932 r  CPU/stepper1/current[9]_i_2/O
                         net (fo=12, routed)          0.695    13.627    CPU/stepper1/current[9]_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I1_O)        0.124    13.751 r  CPU/stepper1/current[9]_i_1/O
                         net (fo=10, routed)          0.342    14.093    CPU/stepper1/current[9]_i_1_n_0
    SLICE_X14Y134        FDRE                                         r  CPU/stepper1/current_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.502    14.924    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X14Y134        FDRE                                         r  CPU/stepper1/current_reg[1]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X14Y134        FDRE (Setup_fdre_C_R)       -0.524    14.624    CPU/stepper1/current_reg[1]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.110ns (46.565%)  route 4.716ns (53.435%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.664     5.267    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.721 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[1]
                         net (fo=3, routed)           1.128     8.849    CPU/stepper1/ScanCode/posData[1]
    SLICE_X10Y130        LUT4 (Prop_lut4_I1_O)        0.124     8.973 f  CPU/stepper1/ScanCode/target[31]_i_3/O
                         net (fo=1, routed)           0.405     9.378    CPU/stepper1/ScanCode/target[31]_i_3_n_0
    SLICE_X11Y132        LUT5 (Prop_lut5_I3_O)        0.124     9.502 r  CPU/stepper1/ScanCode/target[31]_i_2/O
                         net (fo=49, routed)          0.694    10.196    CPU/stepper1/ScanCode/target[31]_i_2_n_0
    SLICE_X10Y132        LUT5 (Prop_lut5_I1_O)        0.124    10.320 r  CPU/stepper1/ScanCode/count[17]_i_32/O
                         net (fo=1, routed)           0.992    11.313    CPU/stepper1/ScanCode/count[17]_i_32_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.124    11.437 r  CPU/stepper1/ScanCode/count[17]_i_21/O
                         net (fo=1, routed)           0.000    11.437    CPU/stepper1/ScanCode/count[17]_i_21_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.817 r  CPU/stepper1/ScanCode/count_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.817    CPU/stepper1/ScanCode/count_reg[17]_i_13_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  CPU/stepper1/ScanCode/count_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.934    CPU/stepper1/ScanCode/count_reg[17]_i_7_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.163 r  CPU/stepper1/ScanCode/count_reg[17]_i_3/CO[2]
                         net (fo=2, routed)           0.459    12.622    CPU/stepper1/ScanCode_n_42
    SLICE_X13Y134        LUT4 (Prop_lut4_I1_O)        0.310    12.932 r  CPU/stepper1/current[9]_i_2/O
                         net (fo=12, routed)          0.695    13.627    CPU/stepper1/current[9]_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I1_O)        0.124    13.751 r  CPU/stepper1/current[9]_i_1/O
                         net (fo=10, routed)          0.342    14.093    CPU/stepper1/current[9]_i_1_n_0
    SLICE_X14Y134        FDRE                                         r  CPU/stepper1/current_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.502    14.924    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X14Y134        FDRE                                         r  CPU/stepper1/current_reg[2]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X14Y134        FDRE (Setup_fdre_C_R)       -0.524    14.624    CPU/stepper1/current_reg[2]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.110ns (46.565%)  route 4.716ns (53.435%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.664     5.267    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.721 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[1]
                         net (fo=3, routed)           1.128     8.849    CPU/stepper1/ScanCode/posData[1]
    SLICE_X10Y130        LUT4 (Prop_lut4_I1_O)        0.124     8.973 f  CPU/stepper1/ScanCode/target[31]_i_3/O
                         net (fo=1, routed)           0.405     9.378    CPU/stepper1/ScanCode/target[31]_i_3_n_0
    SLICE_X11Y132        LUT5 (Prop_lut5_I3_O)        0.124     9.502 r  CPU/stepper1/ScanCode/target[31]_i_2/O
                         net (fo=49, routed)          0.694    10.196    CPU/stepper1/ScanCode/target[31]_i_2_n_0
    SLICE_X10Y132        LUT5 (Prop_lut5_I1_O)        0.124    10.320 r  CPU/stepper1/ScanCode/count[17]_i_32/O
                         net (fo=1, routed)           0.992    11.313    CPU/stepper1/ScanCode/count[17]_i_32_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.124    11.437 r  CPU/stepper1/ScanCode/count[17]_i_21/O
                         net (fo=1, routed)           0.000    11.437    CPU/stepper1/ScanCode/count[17]_i_21_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.817 r  CPU/stepper1/ScanCode/count_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.817    CPU/stepper1/ScanCode/count_reg[17]_i_13_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  CPU/stepper1/ScanCode/count_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.934    CPU/stepper1/ScanCode/count_reg[17]_i_7_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.163 r  CPU/stepper1/ScanCode/count_reg[17]_i_3/CO[2]
                         net (fo=2, routed)           0.459    12.622    CPU/stepper1/ScanCode_n_42
    SLICE_X13Y134        LUT4 (Prop_lut4_I1_O)        0.310    12.932 r  CPU/stepper1/current[9]_i_2/O
                         net (fo=12, routed)          0.695    13.627    CPU/stepper1/current[9]_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I1_O)        0.124    13.751 r  CPU/stepper1/current[9]_i_1/O
                         net (fo=10, routed)          0.342    14.093    CPU/stepper1/current[9]_i_1_n_0
    SLICE_X14Y134        FDRE                                         r  CPU/stepper1/current_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.502    14.924    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X14Y134        FDRE                                         r  CPU/stepper1/current_reg[5]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X14Y134        FDRE (Setup_fdre_C_R)       -0.524    14.624    CPU/stepper1/current_reg[5]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.110ns (46.565%)  route 4.716ns (53.435%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.664     5.267    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.721 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[1]
                         net (fo=3, routed)           1.128     8.849    CPU/stepper1/ScanCode/posData[1]
    SLICE_X10Y130        LUT4 (Prop_lut4_I1_O)        0.124     8.973 f  CPU/stepper1/ScanCode/target[31]_i_3/O
                         net (fo=1, routed)           0.405     9.378    CPU/stepper1/ScanCode/target[31]_i_3_n_0
    SLICE_X11Y132        LUT5 (Prop_lut5_I3_O)        0.124     9.502 r  CPU/stepper1/ScanCode/target[31]_i_2/O
                         net (fo=49, routed)          0.694    10.196    CPU/stepper1/ScanCode/target[31]_i_2_n_0
    SLICE_X10Y132        LUT5 (Prop_lut5_I1_O)        0.124    10.320 r  CPU/stepper1/ScanCode/count[17]_i_32/O
                         net (fo=1, routed)           0.992    11.313    CPU/stepper1/ScanCode/count[17]_i_32_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.124    11.437 r  CPU/stepper1/ScanCode/count[17]_i_21/O
                         net (fo=1, routed)           0.000    11.437    CPU/stepper1/ScanCode/count[17]_i_21_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.817 r  CPU/stepper1/ScanCode/count_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.817    CPU/stepper1/ScanCode/count_reg[17]_i_13_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  CPU/stepper1/ScanCode/count_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.934    CPU/stepper1/ScanCode/count_reg[17]_i_7_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.163 r  CPU/stepper1/ScanCode/count_reg[17]_i_3/CO[2]
                         net (fo=2, routed)           0.459    12.622    CPU/stepper1/ScanCode_n_42
    SLICE_X13Y134        LUT4 (Prop_lut4_I1_O)        0.310    12.932 r  CPU/stepper1/current[9]_i_2/O
                         net (fo=12, routed)          0.695    13.627    CPU/stepper1/current[9]_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I1_O)        0.124    13.751 r  CPU/stepper1/current[9]_i_1/O
                         net (fo=10, routed)          0.342    14.093    CPU/stepper1/current[9]_i_1_n_0
    SLICE_X14Y134        FDRE                                         r  CPU/stepper1/current_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.502    14.924    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X14Y134        FDRE                                         r  CPU/stepper1/current_reg[6]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X14Y134        FDRE (Setup_fdre_C_R)       -0.524    14.624    CPU/stepper1/current_reg[6]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.110ns (46.565%)  route 4.716ns (53.435%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.664     5.267    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.721 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[1]
                         net (fo=3, routed)           1.128     8.849    CPU/stepper1/ScanCode/posData[1]
    SLICE_X10Y130        LUT4 (Prop_lut4_I1_O)        0.124     8.973 f  CPU/stepper1/ScanCode/target[31]_i_3/O
                         net (fo=1, routed)           0.405     9.378    CPU/stepper1/ScanCode/target[31]_i_3_n_0
    SLICE_X11Y132        LUT5 (Prop_lut5_I3_O)        0.124     9.502 r  CPU/stepper1/ScanCode/target[31]_i_2/O
                         net (fo=49, routed)          0.694    10.196    CPU/stepper1/ScanCode/target[31]_i_2_n_0
    SLICE_X10Y132        LUT5 (Prop_lut5_I1_O)        0.124    10.320 r  CPU/stepper1/ScanCode/count[17]_i_32/O
                         net (fo=1, routed)           0.992    11.313    CPU/stepper1/ScanCode/count[17]_i_32_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.124    11.437 r  CPU/stepper1/ScanCode/count[17]_i_21/O
                         net (fo=1, routed)           0.000    11.437    CPU/stepper1/ScanCode/count[17]_i_21_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.817 r  CPU/stepper1/ScanCode/count_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.817    CPU/stepper1/ScanCode/count_reg[17]_i_13_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  CPU/stepper1/ScanCode/count_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.934    CPU/stepper1/ScanCode/count_reg[17]_i_7_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.163 r  CPU/stepper1/ScanCode/count_reg[17]_i_3/CO[2]
                         net (fo=2, routed)           0.459    12.622    CPU/stepper1/ScanCode_n_42
    SLICE_X13Y134        LUT4 (Prop_lut4_I1_O)        0.310    12.932 r  CPU/stepper1/current[9]_i_2/O
                         net (fo=12, routed)          0.695    13.627    CPU/stepper1/current[9]_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I1_O)        0.124    13.751 r  CPU/stepper1/current[9]_i_1/O
                         net (fo=10, routed)          0.342    14.093    CPU/stepper1/current[9]_i_1_n_0
    SLICE_X14Y134        FDRE                                         r  CPU/stepper1/current_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.502    14.924    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X14Y134        FDRE                                         r  CPU/stepper1/current_reg[7]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X14Y134        FDRE (Setup_fdre_C_R)       -0.524    14.624    CPU/stepper1/current_reg[7]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/FSM_onehot_control_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 4.110ns (45.027%)  route 5.018ns (54.973%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.664     5.267    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.721 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[1]
                         net (fo=3, routed)           1.128     8.849    CPU/stepper1/ScanCode/posData[1]
    SLICE_X10Y130        LUT4 (Prop_lut4_I1_O)        0.124     8.973 f  CPU/stepper1/ScanCode/target[31]_i_3/O
                         net (fo=1, routed)           0.405     9.378    CPU/stepper1/ScanCode/target[31]_i_3_n_0
    SLICE_X11Y132        LUT5 (Prop_lut5_I3_O)        0.124     9.502 r  CPU/stepper1/ScanCode/target[31]_i_2/O
                         net (fo=49, routed)          0.694    10.196    CPU/stepper1/ScanCode/target[31]_i_2_n_0
    SLICE_X10Y132        LUT5 (Prop_lut5_I1_O)        0.124    10.320 r  CPU/stepper1/ScanCode/count[17]_i_32/O
                         net (fo=1, routed)           0.992    11.313    CPU/stepper1/ScanCode/count[17]_i_32_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.124    11.437 r  CPU/stepper1/ScanCode/count[17]_i_21/O
                         net (fo=1, routed)           0.000    11.437    CPU/stepper1/ScanCode/count[17]_i_21_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.817 r  CPU/stepper1/ScanCode/count_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.817    CPU/stepper1/ScanCode/count_reg[17]_i_13_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  CPU/stepper1/ScanCode/count_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.934    CPU/stepper1/ScanCode/count_reg[17]_i_7_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.163 r  CPU/stepper1/ScanCode/count_reg[17]_i_3/CO[2]
                         net (fo=2, routed)           0.459    12.622    CPU/stepper1/ScanCode_n_42
    SLICE_X13Y134        LUT4 (Prop_lut4_I1_O)        0.310    12.932 r  CPU/stepper1/current[9]_i_2/O
                         net (fo=12, routed)          0.592    13.524    CPU/stepper1/current[9]_i_2_n_0
    SLICE_X11Y133        LUT2 (Prop_lut2_I1_O)        0.124    13.648 r  CPU/stepper1/FSM_onehot_control[3]_i_1/O
                         net (fo=4, routed)           0.747    14.395    CPU/stepper1/FSM_onehot_control[3]_i_1_n_0
    SLICE_X10Y127        FDSE                                         r  CPU/stepper1/FSM_onehot_control_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.497    14.919    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X10Y127        FDSE                                         r  CPU/stepper1/FSM_onehot_control_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X10Y127        FDSE (Setup_fdse_C_CE)      -0.169    14.974    CPU/stepper1/FSM_onehot_control_reg[0]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -14.395    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/FSM_onehot_control_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 4.110ns (45.027%)  route 5.018ns (54.973%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.664     5.267    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.721 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[1]
                         net (fo=3, routed)           1.128     8.849    CPU/stepper1/ScanCode/posData[1]
    SLICE_X10Y130        LUT4 (Prop_lut4_I1_O)        0.124     8.973 f  CPU/stepper1/ScanCode/target[31]_i_3/O
                         net (fo=1, routed)           0.405     9.378    CPU/stepper1/ScanCode/target[31]_i_3_n_0
    SLICE_X11Y132        LUT5 (Prop_lut5_I3_O)        0.124     9.502 r  CPU/stepper1/ScanCode/target[31]_i_2/O
                         net (fo=49, routed)          0.694    10.196    CPU/stepper1/ScanCode/target[31]_i_2_n_0
    SLICE_X10Y132        LUT5 (Prop_lut5_I1_O)        0.124    10.320 r  CPU/stepper1/ScanCode/count[17]_i_32/O
                         net (fo=1, routed)           0.992    11.313    CPU/stepper1/ScanCode/count[17]_i_32_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.124    11.437 r  CPU/stepper1/ScanCode/count[17]_i_21/O
                         net (fo=1, routed)           0.000    11.437    CPU/stepper1/ScanCode/count[17]_i_21_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.817 r  CPU/stepper1/ScanCode/count_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.817    CPU/stepper1/ScanCode/count_reg[17]_i_13_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  CPU/stepper1/ScanCode/count_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.934    CPU/stepper1/ScanCode/count_reg[17]_i_7_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.163 r  CPU/stepper1/ScanCode/count_reg[17]_i_3/CO[2]
                         net (fo=2, routed)           0.459    12.622    CPU/stepper1/ScanCode_n_42
    SLICE_X13Y134        LUT4 (Prop_lut4_I1_O)        0.310    12.932 r  CPU/stepper1/current[9]_i_2/O
                         net (fo=12, routed)          0.592    13.524    CPU/stepper1/current[9]_i_2_n_0
    SLICE_X11Y133        LUT2 (Prop_lut2_I1_O)        0.124    13.648 r  CPU/stepper1/FSM_onehot_control[3]_i_1/O
                         net (fo=4, routed)           0.747    14.395    CPU/stepper1/FSM_onehot_control[3]_i_1_n_0
    SLICE_X10Y127        FDRE                                         r  CPU/stepper1/FSM_onehot_control_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.497    14.919    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X10Y127        FDRE                                         r  CPU/stepper1/FSM_onehot_control_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X10Y127        FDRE (Setup_fdre_C_CE)      -0.169    14.974    CPU/stepper1/FSM_onehot_control_reg[3]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -14.395    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 4.110ns (46.471%)  route 4.734ns (53.529%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.664     5.267    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.721 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[1]
                         net (fo=3, routed)           1.128     8.849    CPU/stepper1/ScanCode/posData[1]
    SLICE_X10Y130        LUT4 (Prop_lut4_I1_O)        0.124     8.973 f  CPU/stepper1/ScanCode/target[31]_i_3/O
                         net (fo=1, routed)           0.405     9.378    CPU/stepper1/ScanCode/target[31]_i_3_n_0
    SLICE_X11Y132        LUT5 (Prop_lut5_I3_O)        0.124     9.502 r  CPU/stepper1/ScanCode/target[31]_i_2/O
                         net (fo=49, routed)          0.694    10.196    CPU/stepper1/ScanCode/target[31]_i_2_n_0
    SLICE_X10Y132        LUT5 (Prop_lut5_I1_O)        0.124    10.320 r  CPU/stepper1/ScanCode/count[17]_i_32/O
                         net (fo=1, routed)           0.992    11.313    CPU/stepper1/ScanCode/count[17]_i_32_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.124    11.437 r  CPU/stepper1/ScanCode/count[17]_i_21/O
                         net (fo=1, routed)           0.000    11.437    CPU/stepper1/ScanCode/count[17]_i_21_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.817 r  CPU/stepper1/ScanCode/count_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.817    CPU/stepper1/ScanCode/count_reg[17]_i_13_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  CPU/stepper1/ScanCode/count_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.934    CPU/stepper1/ScanCode/count_reg[17]_i_7_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.163 r  CPU/stepper1/ScanCode/count_reg[17]_i_3/CO[2]
                         net (fo=2, routed)           0.459    12.622    CPU/stepper1/ScanCode_n_42
    SLICE_X13Y134        LUT4 (Prop_lut4_I1_O)        0.310    12.932 r  CPU/stepper1/current[9]_i_2/O
                         net (fo=12, routed)          0.695    13.627    CPU/stepper1/current[9]_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I1_O)        0.124    13.751 r  CPU/stepper1/current[9]_i_1/O
                         net (fo=10, routed)          0.360    14.111    CPU/stepper1/current[9]_i_1_n_0
    SLICE_X13Y133        FDRE                                         r  CPU/stepper1/current_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.501    14.923    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X13Y133        FDRE                                         r  CPU/stepper1/current_reg[0]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X13Y133        FDRE (Setup_fdre_C_R)       -0.429    14.718    CPU/stepper1/current_reg[0]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 4.110ns (46.471%)  route 4.734ns (53.529%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.664     5.267    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.721 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[1]
                         net (fo=3, routed)           1.128     8.849    CPU/stepper1/ScanCode/posData[1]
    SLICE_X10Y130        LUT4 (Prop_lut4_I1_O)        0.124     8.973 f  CPU/stepper1/ScanCode/target[31]_i_3/O
                         net (fo=1, routed)           0.405     9.378    CPU/stepper1/ScanCode/target[31]_i_3_n_0
    SLICE_X11Y132        LUT5 (Prop_lut5_I3_O)        0.124     9.502 r  CPU/stepper1/ScanCode/target[31]_i_2/O
                         net (fo=49, routed)          0.694    10.196    CPU/stepper1/ScanCode/target[31]_i_2_n_0
    SLICE_X10Y132        LUT5 (Prop_lut5_I1_O)        0.124    10.320 r  CPU/stepper1/ScanCode/count[17]_i_32/O
                         net (fo=1, routed)           0.992    11.313    CPU/stepper1/ScanCode/count[17]_i_32_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.124    11.437 r  CPU/stepper1/ScanCode/count[17]_i_21/O
                         net (fo=1, routed)           0.000    11.437    CPU/stepper1/ScanCode/count[17]_i_21_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.817 r  CPU/stepper1/ScanCode/count_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.817    CPU/stepper1/ScanCode/count_reg[17]_i_13_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  CPU/stepper1/ScanCode/count_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.934    CPU/stepper1/ScanCode/count_reg[17]_i_7_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.163 r  CPU/stepper1/ScanCode/count_reg[17]_i_3/CO[2]
                         net (fo=2, routed)           0.459    12.622    CPU/stepper1/ScanCode_n_42
    SLICE_X13Y134        LUT4 (Prop_lut4_I1_O)        0.310    12.932 r  CPU/stepper1/current[9]_i_2/O
                         net (fo=12, routed)          0.695    13.627    CPU/stepper1/current[9]_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I1_O)        0.124    13.751 r  CPU/stepper1/current[9]_i_1/O
                         net (fo=10, routed)          0.360    14.111    CPU/stepper1/current[9]_i_1_n_0
    SLICE_X13Y133        FDRE                                         r  CPU/stepper1/current_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.501    14.923    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X13Y133        FDRE                                         r  CPU/stepper1/current_reg[3]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X13Y133        FDRE (Setup_fdre_C_R)       -0.429    14.718    CPU/stepper1/current_reg[3]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/current_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 4.110ns (46.471%)  route 4.734ns (53.529%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.664     5.267    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.721 r  CPU/stepper1/ScanCode/MemoryArray_reg/DOADO[1]
                         net (fo=3, routed)           1.128     8.849    CPU/stepper1/ScanCode/posData[1]
    SLICE_X10Y130        LUT4 (Prop_lut4_I1_O)        0.124     8.973 f  CPU/stepper1/ScanCode/target[31]_i_3/O
                         net (fo=1, routed)           0.405     9.378    CPU/stepper1/ScanCode/target[31]_i_3_n_0
    SLICE_X11Y132        LUT5 (Prop_lut5_I3_O)        0.124     9.502 r  CPU/stepper1/ScanCode/target[31]_i_2/O
                         net (fo=49, routed)          0.694    10.196    CPU/stepper1/ScanCode/target[31]_i_2_n_0
    SLICE_X10Y132        LUT5 (Prop_lut5_I1_O)        0.124    10.320 r  CPU/stepper1/ScanCode/count[17]_i_32/O
                         net (fo=1, routed)           0.992    11.313    CPU/stepper1/ScanCode/count[17]_i_32_n_0
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.124    11.437 r  CPU/stepper1/ScanCode/count[17]_i_21/O
                         net (fo=1, routed)           0.000    11.437    CPU/stepper1/ScanCode/count[17]_i_21_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.817 r  CPU/stepper1/ScanCode/count_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.817    CPU/stepper1/ScanCode/count_reg[17]_i_13_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.934 r  CPU/stepper1/ScanCode/count_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.934    CPU/stepper1/ScanCode/count_reg[17]_i_7_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.163 r  CPU/stepper1/ScanCode/count_reg[17]_i_3/CO[2]
                         net (fo=2, routed)           0.459    12.622    CPU/stepper1/ScanCode_n_42
    SLICE_X13Y134        LUT4 (Prop_lut4_I1_O)        0.310    12.932 r  CPU/stepper1/current[9]_i_2/O
                         net (fo=12, routed)          0.695    13.627    CPU/stepper1/current[9]_i_2_n_0
    SLICE_X12Y134        LUT4 (Prop_lut4_I1_O)        0.124    13.751 r  CPU/stepper1/current[9]_i_1/O
                         net (fo=10, routed)          0.360    14.111    CPU/stepper1/current[9]_i_1_n_0
    SLICE_X13Y133        FDRE                                         r  CPU/stepper1/current_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.501    14.923    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X13Y133        FDRE                                         r  CPU/stepper1/current_reg[4]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X13Y133        FDRE (Setup_fdre_C_R)       -0.429    14.718    CPU/stepper1/current_reg[4]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                  0.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/ScanCode/MemoryArray_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.162%)  route 0.202ns (58.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.561     1.480    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  CPU/stepper2/ps2/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  CPU/stepper2/ps2/rx_data_reg[3]/Q
                         net (fo=1, routed)           0.202     1.823    CPU/stepper1/ScanCode/MemoryArray_reg_2[3]
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.873     2.038    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.538    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.721    CPU/stepper1/ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 CPU/stepper1/ps2/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/ScanCode/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.856%)  route 0.219ns (57.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.560     1.479    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  CPU/stepper1/ps2/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  CPU/stepper1/ps2/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.219     1.862    CPU/stepper1/ScanCode/Q[6]
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.875     2.040    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.540    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.723    CPU/stepper1/ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/ScanCode/MemoryArray_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.304%)  route 0.206ns (61.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.561     1.480    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  CPU/stepper2/ps2/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  CPU/stepper2/ps2/rx_data_reg[6]/Q
                         net (fo=1, routed)           0.206     1.815    CPU/stepper1/ScanCode/MemoryArray_reg_2[6]
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.873     2.038    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.538    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     1.668    CPU/stepper1/ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CPU/stepper1/ps2/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/ps2/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.557     1.476    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X15Y123        FDRE                                         r  CPU/stepper1/ps2/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CPU/stepper1/ps2/clk_inter_reg/Q
                         net (fo=2, routed)           0.098     1.716    CPU/stepper1/ps2/clk_inter
    SLICE_X14Y123        LUT4 (Prop_lut4_I1_O)        0.045     1.761 r  CPU/stepper1/ps2/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.761    CPU/stepper1/ps2/ps2_clk_clean_i_1_n_0
    SLICE_X14Y123        FDRE                                         r  CPU/stepper1/ps2/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.825     1.990    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X14Y123        FDRE                                         r  CPU/stepper1/ps2/ps2_clk_clean_reg/C
                         clock pessimism             -0.500     1.489    
    SLICE_X14Y123        FDRE (Hold_fdre_C_D)         0.120     1.609    CPU/stepper1/ps2/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CPU/stepper1/target_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/LED_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.561     1.480    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  CPU/stepper1/target_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  CPU/stepper1/target_reg[0]/Q
                         net (fo=3, routed)           0.127     1.749    CPU/stepper1_n_26
    SLICE_X10Y128        SRL16E                                       r  CPU/LED_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    CPU/clk_100mhz_IBUF_BUFG
    SLICE_X10Y128        SRL16E                                       r  CPU/LED_reg[0]_srl2/CLK
                         clock pessimism             -0.500     1.492    
    SLICE_X10Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.594    CPU/LED_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 CPU/stepper2/ps2/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/ScanCode/MemoryArray_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.455%)  route 0.257ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.561     1.480    CPU/stepper2/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  CPU/stepper2/ps2/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  CPU/stepper2/ps2/rx_data_reg[1]/Q
                         net (fo=1, routed)           0.257     1.878    CPU/stepper1/ScanCode/MemoryArray_reg_2[1]
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.873     2.038    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.538    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.721    CPU/stepper1/ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 CPU/stepper1/ps2/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/ps2/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.557     1.476    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  CPU/stepper1/ps2/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.164     1.640 f  CPU/stepper1/ps2/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.060     1.701    CPU/stepper1/ps2/FSM_onehot_state_reg_n_0_[4]
    SLICE_X9Y126         LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  CPU/stepper1/ps2/ps2_clk_h_inv_i_1/O
                         net (fo=1, routed)           0.000     1.746    CPU/stepper1/ps2/ps2_data_h
    SLICE_X9Y126         FDRE                                         r  CPU/stepper1/ps2/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.825     1.990    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X9Y126         FDRE                                         r  CPU/stepper1/ps2/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.500     1.489    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.092     1.581    CPU/stepper1/ps2/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 CPU/stepper1/ps2/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/i_updated_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.753%)  route 0.063ns (23.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.559     1.478    CPU/stepper1/ps2/clk_100mhz_IBUF_BUFG
    SLICE_X8Y128         FDRE                                         r  CPU/stepper1/ps2/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y128         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  CPU/stepper1/ps2/rx_data_reg[5]/Q
                         net (fo=2, routed)           0.063     1.706    CPU/stepper1/scancode[5]
    SLICE_X9Y128         LUT5 (Prop_lut5_I2_O)        0.045     1.751 r  CPU/stepper1/i_updated_i_1/O
                         net (fo=1, routed)           0.000     1.751    CPU/stepper1/i_updated_i_1_n_0
    SLICE_X9Y128         FDRE                                         r  CPU/stepper1/i_updated_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.828     1.993    CPU/stepper1/clk_100mhz_IBUF_BUFG
    SLICE_X9Y128         FDRE                                         r  CPU/stepper1/i_updated_reg/C
                         clock pessimism             -0.501     1.491    
    SLICE_X9Y128         FDRE (Hold_fdre_C_D)         0.091     1.582    CPU/stepper1/i_updated_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.065%)  route 0.087ns (31.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.564     1.483    clk_100mhz_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_div_reg[3]/Q
                         net (fo=5, routed)           0.087     1.712    clk_div_reg[3]
    SLICE_X53Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.757 r  clk_div[5]_i_1/O
                         net (fo=1, routed)           0.000     1.757    clk_div[5]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.834     1.999    clk_100mhz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clk_div_reg[5]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.587    clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CPU/stepper1/ScanCode/CPU/stepper1/ScanCode/MemoryArray_reg_cooolgate_en_gate_3_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/stepper1/ScanCode/MemoryArray_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.998%)  route 0.203ns (59.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.562     1.481    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    SLICE_X11Y131        FDCE                                         r  CPU/stepper1/ScanCode/CPU/stepper1/ScanCode/MemoryArray_reg_cooolgate_en_gate_3_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  CPU/stepper1/ScanCode/CPU/stepper1/ScanCode/MemoryArray_reg_cooolgate_en_gate_3_cooolDelFlop/Q
                         net (fo=1, routed)           0.203     1.825    CPU/stepper1/ScanCode/CPU/stepper1/ScanCode/MemoryArray_reg_cooolgate_en_sig_2
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.873     2.038    CPU/stepper1/ScanCode/clk_100mhz_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  CPU/stepper1/ScanCode/MemoryArray_reg/CLKBWRCLK
                         clock pessimism             -0.479     1.559    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.655    CPU/stepper1/ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y52    CPU/stepper1/ScanCode/MemoryArray_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y52    CPU/stepper1/ScanCode/MemoryArray_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y128   LED_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y129   LED_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y129   LED_reg[11]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y129   LED_reg[12]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y129   LED_reg[13]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y129   LED_reg[14]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y129   LED_reg[15]__0/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y128   CPU/LED_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y128   CPU/LED_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y128   CPU/LED_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y128   CPU/LED_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y129   CPU/LED_reg[13]_srl2/CLK



