FIRRTL version 1.1.0
circuit VendingMachine :
  module BCDTable :
    input clock : Clock
    input reset : UInt<1>
    input io_switchIn : UInt<8>
    output io_BCDn : UInt<8>

    node _io_BCDn_T = bits(io_switchIn, 6, 0)
    node table_0 = UInt<8>("h0") @[BCDTable.scala 10:19 13:14]
    node _GEN_0 = validif(eq(UInt<1>("h0"), _io_BCDn_T), table_0) @[BCDTable.scala 16:{11,11}]
    node table_1 = UInt<8>("h1") @[BCDTable.scala 10:19 13:14]
    node _GEN_1 = mux(eq(UInt<1>("h1"), _io_BCDn_T), table_1, _GEN_0) @[BCDTable.scala 16:{11,11}]
    node table_2 = UInt<8>("h2") @[BCDTable.scala 10:19 13:14]
    node _GEN_2 = mux(eq(UInt<2>("h2"), _io_BCDn_T), table_2, _GEN_1) @[BCDTable.scala 16:{11,11}]
    node table_3 = UInt<8>("h3") @[BCDTable.scala 10:19 13:14]
    node _GEN_3 = mux(eq(UInt<2>("h3"), _io_BCDn_T), table_3, _GEN_2) @[BCDTable.scala 16:{11,11}]
    node table_4 = UInt<8>("h4") @[BCDTable.scala 10:19 13:14]
    node _GEN_4 = mux(eq(UInt<3>("h4"), _io_BCDn_T), table_4, _GEN_3) @[BCDTable.scala 16:{11,11}]
    node table_5 = UInt<8>("h5") @[BCDTable.scala 10:19 13:14]
    node _GEN_5 = mux(eq(UInt<3>("h5"), _io_BCDn_T), table_5, _GEN_4) @[BCDTable.scala 16:{11,11}]
    node table_6 = UInt<8>("h6") @[BCDTable.scala 10:19 13:14]
    node _GEN_6 = mux(eq(UInt<3>("h6"), _io_BCDn_T), table_6, _GEN_5) @[BCDTable.scala 16:{11,11}]
    node table_7 = UInt<8>("h7") @[BCDTable.scala 10:19 13:14]
    node _GEN_7 = mux(eq(UInt<3>("h7"), _io_BCDn_T), table_7, _GEN_6) @[BCDTable.scala 16:{11,11}]
    node table_8 = UInt<8>("h8") @[BCDTable.scala 10:19 13:14]
    node _GEN_8 = mux(eq(UInt<4>("h8"), _io_BCDn_T), table_8, _GEN_7) @[BCDTable.scala 16:{11,11}]
    node table_9 = UInt<8>("h9") @[BCDTable.scala 10:19 13:14]
    node _GEN_9 = mux(eq(UInt<4>("h9"), _io_BCDn_T), table_9, _GEN_8) @[BCDTable.scala 16:{11,11}]
    node table_10 = UInt<8>("h10") @[BCDTable.scala 10:19 13:14]
    node _GEN_10 = mux(eq(UInt<4>("ha"), _io_BCDn_T), table_10, _GEN_9) @[BCDTable.scala 16:{11,11}]
    node table_11 = UInt<8>("h11") @[BCDTable.scala 10:19 13:14]
    node _GEN_11 = mux(eq(UInt<4>("hb"), _io_BCDn_T), table_11, _GEN_10) @[BCDTable.scala 16:{11,11}]
    node table_12 = UInt<8>("h12") @[BCDTable.scala 10:19 13:14]
    node _GEN_12 = mux(eq(UInt<4>("hc"), _io_BCDn_T), table_12, _GEN_11) @[BCDTable.scala 16:{11,11}]
    node table_13 = UInt<8>("h13") @[BCDTable.scala 10:19 13:14]
    node _GEN_13 = mux(eq(UInt<4>("hd"), _io_BCDn_T), table_13, _GEN_12) @[BCDTable.scala 16:{11,11}]
    node table_14 = UInt<8>("h14") @[BCDTable.scala 10:19 13:14]
    node _GEN_14 = mux(eq(UInt<4>("he"), _io_BCDn_T), table_14, _GEN_13) @[BCDTable.scala 16:{11,11}]
    node table_15 = UInt<8>("h15") @[BCDTable.scala 10:19 13:14]
    node _GEN_15 = mux(eq(UInt<4>("hf"), _io_BCDn_T), table_15, _GEN_14) @[BCDTable.scala 16:{11,11}]
    node table_16 = UInt<8>("h16") @[BCDTable.scala 10:19 13:14]
    node _GEN_16 = mux(eq(UInt<5>("h10"), _io_BCDn_T), table_16, _GEN_15) @[BCDTable.scala 16:{11,11}]
    node table_17 = UInt<8>("h17") @[BCDTable.scala 10:19 13:14]
    node _GEN_17 = mux(eq(UInt<5>("h11"), _io_BCDn_T), table_17, _GEN_16) @[BCDTable.scala 16:{11,11}]
    node table_18 = UInt<8>("h18") @[BCDTable.scala 10:19 13:14]
    node _GEN_18 = mux(eq(UInt<5>("h12"), _io_BCDn_T), table_18, _GEN_17) @[BCDTable.scala 16:{11,11}]
    node table_19 = UInt<8>("h19") @[BCDTable.scala 10:19 13:14]
    node _GEN_19 = mux(eq(UInt<5>("h13"), _io_BCDn_T), table_19, _GEN_18) @[BCDTable.scala 16:{11,11}]
    node table_20 = UInt<8>("h20") @[BCDTable.scala 10:19 13:14]
    node _GEN_20 = mux(eq(UInt<5>("h14"), _io_BCDn_T), table_20, _GEN_19) @[BCDTable.scala 16:{11,11}]
    node table_21 = UInt<8>("h21") @[BCDTable.scala 10:19 13:14]
    node _GEN_21 = mux(eq(UInt<5>("h15"), _io_BCDn_T), table_21, _GEN_20) @[BCDTable.scala 16:{11,11}]
    node table_22 = UInt<8>("h22") @[BCDTable.scala 10:19 13:14]
    node _GEN_22 = mux(eq(UInt<5>("h16"), _io_BCDn_T), table_22, _GEN_21) @[BCDTable.scala 16:{11,11}]
    node table_23 = UInt<8>("h23") @[BCDTable.scala 10:19 13:14]
    node _GEN_23 = mux(eq(UInt<5>("h17"), _io_BCDn_T), table_23, _GEN_22) @[BCDTable.scala 16:{11,11}]
    node table_24 = UInt<8>("h24") @[BCDTable.scala 10:19 13:14]
    node _GEN_24 = mux(eq(UInt<5>("h18"), _io_BCDn_T), table_24, _GEN_23) @[BCDTable.scala 16:{11,11}]
    node table_25 = UInt<8>("h25") @[BCDTable.scala 10:19 13:14]
    node _GEN_25 = mux(eq(UInt<5>("h19"), _io_BCDn_T), table_25, _GEN_24) @[BCDTable.scala 16:{11,11}]
    node table_26 = UInt<8>("h26") @[BCDTable.scala 10:19 13:14]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), _io_BCDn_T), table_26, _GEN_25) @[BCDTable.scala 16:{11,11}]
    node table_27 = UInt<8>("h27") @[BCDTable.scala 10:19 13:14]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), _io_BCDn_T), table_27, _GEN_26) @[BCDTable.scala 16:{11,11}]
    node table_28 = UInt<8>("h28") @[BCDTable.scala 10:19 13:14]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), _io_BCDn_T), table_28, _GEN_27) @[BCDTable.scala 16:{11,11}]
    node table_29 = UInt<8>("h29") @[BCDTable.scala 10:19 13:14]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), _io_BCDn_T), table_29, _GEN_28) @[BCDTable.scala 16:{11,11}]
    node table_30 = UInt<8>("h30") @[BCDTable.scala 10:19 13:14]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), _io_BCDn_T), table_30, _GEN_29) @[BCDTable.scala 16:{11,11}]
    node table_31 = UInt<8>("h31") @[BCDTable.scala 10:19 13:14]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), _io_BCDn_T), table_31, _GEN_30) @[BCDTable.scala 16:{11,11}]
    node table_32 = UInt<8>("h32") @[BCDTable.scala 10:19 13:14]
    node _GEN_32 = mux(eq(UInt<6>("h20"), _io_BCDn_T), table_32, _GEN_31) @[BCDTable.scala 16:{11,11}]
    node table_33 = UInt<8>("h33") @[BCDTable.scala 10:19 13:14]
    node _GEN_33 = mux(eq(UInt<6>("h21"), _io_BCDn_T), table_33, _GEN_32) @[BCDTable.scala 16:{11,11}]
    node table_34 = UInt<8>("h34") @[BCDTable.scala 10:19 13:14]
    node _GEN_34 = mux(eq(UInt<6>("h22"), _io_BCDn_T), table_34, _GEN_33) @[BCDTable.scala 16:{11,11}]
    node table_35 = UInt<8>("h35") @[BCDTable.scala 10:19 13:14]
    node _GEN_35 = mux(eq(UInt<6>("h23"), _io_BCDn_T), table_35, _GEN_34) @[BCDTable.scala 16:{11,11}]
    node table_36 = UInt<8>("h36") @[BCDTable.scala 10:19 13:14]
    node _GEN_36 = mux(eq(UInt<6>("h24"), _io_BCDn_T), table_36, _GEN_35) @[BCDTable.scala 16:{11,11}]
    node table_37 = UInt<8>("h37") @[BCDTable.scala 10:19 13:14]
    node _GEN_37 = mux(eq(UInt<6>("h25"), _io_BCDn_T), table_37, _GEN_36) @[BCDTable.scala 16:{11,11}]
    node table_38 = UInt<8>("h38") @[BCDTable.scala 10:19 13:14]
    node _GEN_38 = mux(eq(UInt<6>("h26"), _io_BCDn_T), table_38, _GEN_37) @[BCDTable.scala 16:{11,11}]
    node table_39 = UInt<8>("h39") @[BCDTable.scala 10:19 13:14]
    node _GEN_39 = mux(eq(UInt<6>("h27"), _io_BCDn_T), table_39, _GEN_38) @[BCDTable.scala 16:{11,11}]
    node table_40 = UInt<8>("h40") @[BCDTable.scala 10:19 13:14]
    node _GEN_40 = mux(eq(UInt<6>("h28"), _io_BCDn_T), table_40, _GEN_39) @[BCDTable.scala 16:{11,11}]
    node table_41 = UInt<8>("h41") @[BCDTable.scala 10:19 13:14]
    node _GEN_41 = mux(eq(UInt<6>("h29"), _io_BCDn_T), table_41, _GEN_40) @[BCDTable.scala 16:{11,11}]
    node table_42 = UInt<8>("h42") @[BCDTable.scala 10:19 13:14]
    node _GEN_42 = mux(eq(UInt<6>("h2a"), _io_BCDn_T), table_42, _GEN_41) @[BCDTable.scala 16:{11,11}]
    node table_43 = UInt<8>("h43") @[BCDTable.scala 10:19 13:14]
    node _GEN_43 = mux(eq(UInt<6>("h2b"), _io_BCDn_T), table_43, _GEN_42) @[BCDTable.scala 16:{11,11}]
    node table_44 = UInt<8>("h44") @[BCDTable.scala 10:19 13:14]
    node _GEN_44 = mux(eq(UInt<6>("h2c"), _io_BCDn_T), table_44, _GEN_43) @[BCDTable.scala 16:{11,11}]
    node table_45 = UInt<8>("h45") @[BCDTable.scala 10:19 13:14]
    node _GEN_45 = mux(eq(UInt<6>("h2d"), _io_BCDn_T), table_45, _GEN_44) @[BCDTable.scala 16:{11,11}]
    node table_46 = UInt<8>("h46") @[BCDTable.scala 10:19 13:14]
    node _GEN_46 = mux(eq(UInt<6>("h2e"), _io_BCDn_T), table_46, _GEN_45) @[BCDTable.scala 16:{11,11}]
    node table_47 = UInt<8>("h47") @[BCDTable.scala 10:19 13:14]
    node _GEN_47 = mux(eq(UInt<6>("h2f"), _io_BCDn_T), table_47, _GEN_46) @[BCDTable.scala 16:{11,11}]
    node table_48 = UInt<8>("h48") @[BCDTable.scala 10:19 13:14]
    node _GEN_48 = mux(eq(UInt<6>("h30"), _io_BCDn_T), table_48, _GEN_47) @[BCDTable.scala 16:{11,11}]
    node table_49 = UInt<8>("h49") @[BCDTable.scala 10:19 13:14]
    node _GEN_49 = mux(eq(UInt<6>("h31"), _io_BCDn_T), table_49, _GEN_48) @[BCDTable.scala 16:{11,11}]
    node table_50 = UInt<8>("h50") @[BCDTable.scala 10:19 13:14]
    node _GEN_50 = mux(eq(UInt<6>("h32"), _io_BCDn_T), table_50, _GEN_49) @[BCDTable.scala 16:{11,11}]
    node table_51 = UInt<8>("h51") @[BCDTable.scala 10:19 13:14]
    node _GEN_51 = mux(eq(UInt<6>("h33"), _io_BCDn_T), table_51, _GEN_50) @[BCDTable.scala 16:{11,11}]
    node table_52 = UInt<8>("h52") @[BCDTable.scala 10:19 13:14]
    node _GEN_52 = mux(eq(UInt<6>("h34"), _io_BCDn_T), table_52, _GEN_51) @[BCDTable.scala 16:{11,11}]
    node table_53 = UInt<8>("h53") @[BCDTable.scala 10:19 13:14]
    node _GEN_53 = mux(eq(UInt<6>("h35"), _io_BCDn_T), table_53, _GEN_52) @[BCDTable.scala 16:{11,11}]
    node table_54 = UInt<8>("h54") @[BCDTable.scala 10:19 13:14]
    node _GEN_54 = mux(eq(UInt<6>("h36"), _io_BCDn_T), table_54, _GEN_53) @[BCDTable.scala 16:{11,11}]
    node table_55 = UInt<8>("h55") @[BCDTable.scala 10:19 13:14]
    node _GEN_55 = mux(eq(UInt<6>("h37"), _io_BCDn_T), table_55, _GEN_54) @[BCDTable.scala 16:{11,11}]
    node table_56 = UInt<8>("h56") @[BCDTable.scala 10:19 13:14]
    node _GEN_56 = mux(eq(UInt<6>("h38"), _io_BCDn_T), table_56, _GEN_55) @[BCDTable.scala 16:{11,11}]
    node table_57 = UInt<8>("h57") @[BCDTable.scala 10:19 13:14]
    node _GEN_57 = mux(eq(UInt<6>("h39"), _io_BCDn_T), table_57, _GEN_56) @[BCDTable.scala 16:{11,11}]
    node table_58 = UInt<8>("h58") @[BCDTable.scala 10:19 13:14]
    node _GEN_58 = mux(eq(UInt<6>("h3a"), _io_BCDn_T), table_58, _GEN_57) @[BCDTable.scala 16:{11,11}]
    node table_59 = UInt<8>("h59") @[BCDTable.scala 10:19 13:14]
    node _GEN_59 = mux(eq(UInt<6>("h3b"), _io_BCDn_T), table_59, _GEN_58) @[BCDTable.scala 16:{11,11}]
    node table_60 = UInt<8>("h60") @[BCDTable.scala 10:19 13:14]
    node _GEN_60 = mux(eq(UInt<6>("h3c"), _io_BCDn_T), table_60, _GEN_59) @[BCDTable.scala 16:{11,11}]
    node table_61 = UInt<8>("h61") @[BCDTable.scala 10:19 13:14]
    node _GEN_61 = mux(eq(UInt<6>("h3d"), _io_BCDn_T), table_61, _GEN_60) @[BCDTable.scala 16:{11,11}]
    node table_62 = UInt<8>("h62") @[BCDTable.scala 10:19 13:14]
    node _GEN_62 = mux(eq(UInt<6>("h3e"), _io_BCDn_T), table_62, _GEN_61) @[BCDTable.scala 16:{11,11}]
    node table_63 = UInt<8>("h63") @[BCDTable.scala 10:19 13:14]
    node _GEN_63 = mux(eq(UInt<6>("h3f"), _io_BCDn_T), table_63, _GEN_62) @[BCDTable.scala 16:{11,11}]
    node table_64 = UInt<8>("h64") @[BCDTable.scala 10:19 13:14]
    node _GEN_64 = mux(eq(UInt<7>("h40"), _io_BCDn_T), table_64, _GEN_63) @[BCDTable.scala 16:{11,11}]
    node table_65 = UInt<8>("h65") @[BCDTable.scala 10:19 13:14]
    node _GEN_65 = mux(eq(UInt<7>("h41"), _io_BCDn_T), table_65, _GEN_64) @[BCDTable.scala 16:{11,11}]
    node table_66 = UInt<8>("h66") @[BCDTable.scala 10:19 13:14]
    node _GEN_66 = mux(eq(UInt<7>("h42"), _io_BCDn_T), table_66, _GEN_65) @[BCDTable.scala 16:{11,11}]
    node table_67 = UInt<8>("h67") @[BCDTable.scala 10:19 13:14]
    node _GEN_67 = mux(eq(UInt<7>("h43"), _io_BCDn_T), table_67, _GEN_66) @[BCDTable.scala 16:{11,11}]
    node table_68 = UInt<8>("h68") @[BCDTable.scala 10:19 13:14]
    node _GEN_68 = mux(eq(UInt<7>("h44"), _io_BCDn_T), table_68, _GEN_67) @[BCDTable.scala 16:{11,11}]
    node table_69 = UInt<8>("h69") @[BCDTable.scala 10:19 13:14]
    node _GEN_69 = mux(eq(UInt<7>("h45"), _io_BCDn_T), table_69, _GEN_68) @[BCDTable.scala 16:{11,11}]
    node table_70 = UInt<8>("h70") @[BCDTable.scala 10:19 13:14]
    node _GEN_70 = mux(eq(UInt<7>("h46"), _io_BCDn_T), table_70, _GEN_69) @[BCDTable.scala 16:{11,11}]
    node table_71 = UInt<8>("h71") @[BCDTable.scala 10:19 13:14]
    node _GEN_71 = mux(eq(UInt<7>("h47"), _io_BCDn_T), table_71, _GEN_70) @[BCDTable.scala 16:{11,11}]
    node table_72 = UInt<8>("h72") @[BCDTable.scala 10:19 13:14]
    node _GEN_72 = mux(eq(UInt<7>("h48"), _io_BCDn_T), table_72, _GEN_71) @[BCDTable.scala 16:{11,11}]
    node table_73 = UInt<8>("h73") @[BCDTable.scala 10:19 13:14]
    node _GEN_73 = mux(eq(UInt<7>("h49"), _io_BCDn_T), table_73, _GEN_72) @[BCDTable.scala 16:{11,11}]
    node table_74 = UInt<8>("h74") @[BCDTable.scala 10:19 13:14]
    node _GEN_74 = mux(eq(UInt<7>("h4a"), _io_BCDn_T), table_74, _GEN_73) @[BCDTable.scala 16:{11,11}]
    node table_75 = UInt<8>("h75") @[BCDTable.scala 10:19 13:14]
    node _GEN_75 = mux(eq(UInt<7>("h4b"), _io_BCDn_T), table_75, _GEN_74) @[BCDTable.scala 16:{11,11}]
    node table_76 = UInt<8>("h76") @[BCDTable.scala 10:19 13:14]
    node _GEN_76 = mux(eq(UInt<7>("h4c"), _io_BCDn_T), table_76, _GEN_75) @[BCDTable.scala 16:{11,11}]
    node table_77 = UInt<8>("h77") @[BCDTable.scala 10:19 13:14]
    node _GEN_77 = mux(eq(UInt<7>("h4d"), _io_BCDn_T), table_77, _GEN_76) @[BCDTable.scala 16:{11,11}]
    node table_78 = UInt<8>("h78") @[BCDTable.scala 10:19 13:14]
    node _GEN_78 = mux(eq(UInt<7>("h4e"), _io_BCDn_T), table_78, _GEN_77) @[BCDTable.scala 16:{11,11}]
    node table_79 = UInt<8>("h79") @[BCDTable.scala 10:19 13:14]
    node _GEN_79 = mux(eq(UInt<7>("h4f"), _io_BCDn_T), table_79, _GEN_78) @[BCDTable.scala 16:{11,11}]
    node table_80 = UInt<8>("h80") @[BCDTable.scala 10:19 13:14]
    node _GEN_80 = mux(eq(UInt<7>("h50"), _io_BCDn_T), table_80, _GEN_79) @[BCDTable.scala 16:{11,11}]
    node table_81 = UInt<8>("h81") @[BCDTable.scala 10:19 13:14]
    node _GEN_81 = mux(eq(UInt<7>("h51"), _io_BCDn_T), table_81, _GEN_80) @[BCDTable.scala 16:{11,11}]
    node table_82 = UInt<8>("h82") @[BCDTable.scala 10:19 13:14]
    node _GEN_82 = mux(eq(UInt<7>("h52"), _io_BCDn_T), table_82, _GEN_81) @[BCDTable.scala 16:{11,11}]
    node table_83 = UInt<8>("h83") @[BCDTable.scala 10:19 13:14]
    node _GEN_83 = mux(eq(UInt<7>("h53"), _io_BCDn_T), table_83, _GEN_82) @[BCDTable.scala 16:{11,11}]
    node table_84 = UInt<8>("h84") @[BCDTable.scala 10:19 13:14]
    node _GEN_84 = mux(eq(UInt<7>("h54"), _io_BCDn_T), table_84, _GEN_83) @[BCDTable.scala 16:{11,11}]
    node table_85 = UInt<8>("h85") @[BCDTable.scala 10:19 13:14]
    node _GEN_85 = mux(eq(UInt<7>("h55"), _io_BCDn_T), table_85, _GEN_84) @[BCDTable.scala 16:{11,11}]
    node table_86 = UInt<8>("h86") @[BCDTable.scala 10:19 13:14]
    node _GEN_86 = mux(eq(UInt<7>("h56"), _io_BCDn_T), table_86, _GEN_85) @[BCDTable.scala 16:{11,11}]
    node table_87 = UInt<8>("h87") @[BCDTable.scala 10:19 13:14]
    node _GEN_87 = mux(eq(UInt<7>("h57"), _io_BCDn_T), table_87, _GEN_86) @[BCDTable.scala 16:{11,11}]
    node table_88 = UInt<8>("h88") @[BCDTable.scala 10:19 13:14]
    node _GEN_88 = mux(eq(UInt<7>("h58"), _io_BCDn_T), table_88, _GEN_87) @[BCDTable.scala 16:{11,11}]
    node table_89 = UInt<8>("h89") @[BCDTable.scala 10:19 13:14]
    node _GEN_89 = mux(eq(UInt<7>("h59"), _io_BCDn_T), table_89, _GEN_88) @[BCDTable.scala 16:{11,11}]
    node table_90 = UInt<8>("h90") @[BCDTable.scala 10:19 13:14]
    node _GEN_90 = mux(eq(UInt<7>("h5a"), _io_BCDn_T), table_90, _GEN_89) @[BCDTable.scala 16:{11,11}]
    node table_91 = UInt<8>("h91") @[BCDTable.scala 10:19 13:14]
    node _GEN_91 = mux(eq(UInt<7>("h5b"), _io_BCDn_T), table_91, _GEN_90) @[BCDTable.scala 16:{11,11}]
    node table_92 = UInt<8>("h92") @[BCDTable.scala 10:19 13:14]
    node _GEN_92 = mux(eq(UInt<7>("h5c"), _io_BCDn_T), table_92, _GEN_91) @[BCDTable.scala 16:{11,11}]
    node table_93 = UInt<8>("h93") @[BCDTable.scala 10:19 13:14]
    node _GEN_93 = mux(eq(UInt<7>("h5d"), _io_BCDn_T), table_93, _GEN_92) @[BCDTable.scala 16:{11,11}]
    node table_94 = UInt<8>("h94") @[BCDTable.scala 10:19 13:14]
    node _GEN_94 = mux(eq(UInt<7>("h5e"), _io_BCDn_T), table_94, _GEN_93) @[BCDTable.scala 16:{11,11}]
    node table_95 = UInt<8>("h95") @[BCDTable.scala 10:19 13:14]
    node _GEN_95 = mux(eq(UInt<7>("h5f"), _io_BCDn_T), table_95, _GEN_94) @[BCDTable.scala 16:{11,11}]
    node table_96 = UInt<8>("h96") @[BCDTable.scala 10:19 13:14]
    node _GEN_96 = mux(eq(UInt<7>("h60"), _io_BCDn_T), table_96, _GEN_95) @[BCDTable.scala 16:{11,11}]
    node table_97 = UInt<8>("h97") @[BCDTable.scala 10:19 13:14]
    node _GEN_97 = mux(eq(UInt<7>("h61"), _io_BCDn_T), table_97, _GEN_96) @[BCDTable.scala 16:{11,11}]
    node table_98 = UInt<8>("h98") @[BCDTable.scala 10:19 13:14]
    node _GEN_98 = mux(eq(UInt<7>("h62"), _io_BCDn_T), table_98, _GEN_97) @[BCDTable.scala 16:{11,11}]
    node table_99 = UInt<8>("h99") @[BCDTable.scala 10:19 13:14]
    node _GEN_99 = mux(eq(UInt<7>("h63"), _io_BCDn_T), table_99, _GEN_98) @[BCDTable.scala 16:{11,11}]
    node _table_io_BCDn_T = _GEN_99 @[BCDTable.scala 16:11]
    io_BCDn <= _table_io_BCDn_T @[BCDTable.scala 16:11]

  module SevenSegDec :
    input clock : Clock
    input reset : UInt<1>
    input io_in : UInt<4>
    output io_out : UInt<7>

    node _T = eq(UInt<1>("h0"), io_in) @[SevenSegDec.scala 13:16]
    node _T_1 = eq(UInt<1>("h1"), io_in) @[SevenSegDec.scala 13:16]
    node _T_2 = eq(UInt<2>("h2"), io_in) @[SevenSegDec.scala 13:16]
    node _T_3 = eq(UInt<2>("h3"), io_in) @[SevenSegDec.scala 13:16]
    node _T_4 = eq(UInt<3>("h4"), io_in) @[SevenSegDec.scala 13:16]
    node _T_5 = eq(UInt<3>("h5"), io_in) @[SevenSegDec.scala 13:16]
    node _T_6 = eq(UInt<3>("h6"), io_in) @[SevenSegDec.scala 13:16]
    node _T_7 = eq(UInt<3>("h7"), io_in) @[SevenSegDec.scala 13:16]
    node _T_8 = eq(UInt<4>("h8"), io_in) @[SevenSegDec.scala 13:16]
    node _T_9 = eq(UInt<4>("h9"), io_in) @[SevenSegDec.scala 13:16]
    node _T_10 = eq(UInt<4>("ha"), io_in) @[SevenSegDec.scala 13:16]
    node _T_11 = eq(UInt<4>("hb"), io_in) @[SevenSegDec.scala 13:16]
    node _T_12 = eq(UInt<4>("hc"), io_in) @[SevenSegDec.scala 13:16]
    node _T_13 = eq(UInt<4>("hd"), io_in) @[SevenSegDec.scala 13:16]
    node _T_14 = eq(UInt<4>("he"), io_in) @[SevenSegDec.scala 13:16]
    node _T_15 = eq(UInt<4>("hf"), io_in) @[SevenSegDec.scala 13:16]
    node _GEN_0 = mux(_T_15, UInt<1>("h0"), UInt<8>("h0")) @[SevenSegDec.scala 13:16 32:26 10:27]
    node _GEN_1 = mux(_T_14, UInt<1>("h0"), _GEN_0) @[SevenSegDec.scala 13:16 31:26]
    node _GEN_2 = mux(_T_13, UInt<5>("h11"), _GEN_1) @[SevenSegDec.scala 13:16 29:26]
    node _GEN_3 = mux(_T_12, UInt<3>("h7"), _GEN_2) @[SevenSegDec.scala 13:16 28:26]
    node _GEN_4 = mux(_T_11, UInt<4>("hc"), _GEN_3) @[SevenSegDec.scala 13:16 27:26]
    node _GEN_5 = mux(_T_10, UInt<3>("h6"), _GEN_4) @[SevenSegDec.scala 13:16 26:26]
    node _GEN_6 = mux(_T_9, UInt<5>("h18"), _GEN_5) @[SevenSegDec.scala 13:16 24:26]
    node _GEN_7 = mux(_T_8, UInt<1>("h0"), _GEN_6) @[SevenSegDec.scala 13:16 23:26]
    node _GEN_8 = mux(_T_7, UInt<7>("h78"), _GEN_7) @[SevenSegDec.scala 13:16 22:26]
    node _GEN_9 = mux(_T_6, UInt<2>("h2"), _GEN_8) @[SevenSegDec.scala 13:16 21:26]
    node _GEN_10 = mux(_T_5, UInt<5>("h12"), _GEN_9) @[SevenSegDec.scala 13:16 20:26]
    node _GEN_11 = mux(_T_4, UInt<5>("h19"), _GEN_10) @[SevenSegDec.scala 13:16 19:26]
    node _GEN_12 = mux(_T_3, UInt<6>("h30"), _GEN_11) @[SevenSegDec.scala 13:16 18:26]
    node _GEN_13 = mux(_T_2, UInt<6>("h24"), _GEN_12) @[SevenSegDec.scala 13:16 17:26]
    node _GEN_14 = mux(_T_1, UInt<7>("h79"), _GEN_13) @[SevenSegDec.scala 13:16 16:26]
    node _GEN_15 = mux(_T, UInt<7>("h40"), _GEN_14) @[SevenSegDec.scala 13:16 15:26]
    node sevSeg = _GEN_15 @[SevenSegDec.scala 10:27]
    io_out <= bits(sevSeg, 6, 0) @[SevenSegDec.scala 36:10]

  module DisplayMultiplexer :
    input clock : Clock
    input reset : UInt<1>
    input io_sum : UInt<7>
    input io_price : UInt<5>
    input io_cans : UInt<8>
    output io_seg : UInt<7>
    output io_an : UInt<4>

    inst BCDPrice of BCDTable @[DisplayMultiplexer.scala 18:24]
    inst BCDSum of BCDTable @[DisplayMultiplexer.scala 20:22]
    inst sevDis of SevenSegDec @[DisplayMultiplexer.scala 22:22]
    reg reg100k : UInt<20>, clock with :
      reset => (UInt<1>("h0"), reg100k) @[DisplayMultiplexer.scala 25:24]
    reg selectReg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), selectReg) @[DisplayMultiplexer.scala 26:26]
    node _reg100k_T = add(reg100k, UInt<1>("h1")) @[DisplayMultiplexer.scala 30:22]
    node _reg100k_T_1 = tail(_reg100k_T, 1) @[DisplayMultiplexer.scala 30:22]
    node _T = eq(reg100k, UInt<17>("h186a0")) @[DisplayMultiplexer.scala 32:16]
    node _T_1 = eq(selectReg, UInt<1>("h1")) @[DisplayMultiplexer.scala 35:20]
    node _selectReg_T = shr(selectReg, 1) @[DisplayMultiplexer.scala 38:30]
    node _GEN_0 = mux(_T_1, UInt<4>("h8"), _selectReg_T) @[DisplayMultiplexer.scala 35:34 36:17 38:17]
    node _GEN_1 = mux(_T, UInt<1>("h0"), _reg100k_T_1) @[DisplayMultiplexer.scala 30:11 32:29 33:13]
    node _GEN_2 = mux(_T, _GEN_0, selectReg) @[DisplayMultiplexer.scala 26:26 32:29]
    node _T_2 = eq(io_cans, UInt<1>("h0")) @[DisplayMultiplexer.scala 45:16]
    node _T_3 = eq(UInt<1>("h1"), selectReg) @[DisplayMultiplexer.scala 46:22]
    node _T_4 = eq(UInt<2>("h2"), selectReg) @[DisplayMultiplexer.scala 46:22]
    node _T_5 = eq(UInt<3>("h4"), selectReg) @[DisplayMultiplexer.scala 46:22]
    node _T_6 = eq(UInt<4>("h8"), selectReg) @[DisplayMultiplexer.scala 46:22]
    node _GEN_3 = mux(_T_6, UInt<4>("ha"), UInt<1>("h0")) @[DisplayMultiplexer.scala 23:16 46:22 50:34]
    node _GEN_4 = mux(_T_5, UInt<4>("hb"), _GEN_3) @[DisplayMultiplexer.scala 46:22 49:34]
    node _GEN_5 = mux(_T_4, UInt<4>("hc"), _GEN_4) @[DisplayMultiplexer.scala 46:22 48:34]
    node _GEN_6 = mux(_T_3, UInt<4>("hd"), _GEN_5) @[DisplayMultiplexer.scala 46:22 47:34]
    node _T_7 = eq(UInt<1>("h1"), selectReg) @[DisplayMultiplexer.scala 53:23]
    node _sevDis_io_in_T = bits(BCDPrice.io_BCDn, 3, 0) @[DisplayMultiplexer.scala 54:54]
    node _T_8 = eq(UInt<2>("h2"), selectReg) @[DisplayMultiplexer.scala 53:23]
    node _sevDis_io_in_T_1 = bits(BCDPrice.io_BCDn, 7, 4) @[DisplayMultiplexer.scala 55:54]
    node _T_9 = eq(UInt<3>("h4"), selectReg) @[DisplayMultiplexer.scala 53:23]
    node _sevDis_io_in_T_2 = bits(BCDSum.io_BCDn, 3, 0) @[DisplayMultiplexer.scala 56:52]
    node _T_10 = eq(UInt<4>("h8"), selectReg) @[DisplayMultiplexer.scala 53:23]
    node _sevDis_io_in_T_3 = bits(BCDSum.io_BCDn, 7, 4) @[DisplayMultiplexer.scala 57:52]
    node _GEN_7 = mux(_T_10, _sevDis_io_in_T_3, UInt<1>("h0")) @[DisplayMultiplexer.scala 23:16 53:23 57:35]
    node _GEN_8 = mux(_T_9, _sevDis_io_in_T_2, _GEN_7) @[DisplayMultiplexer.scala 53:23 56:35]
    node _GEN_9 = mux(_T_8, _sevDis_io_in_T_1, _GEN_8) @[DisplayMultiplexer.scala 53:23 55:35]
    node _GEN_10 = mux(_T_7, _sevDis_io_in_T, _GEN_9) @[DisplayMultiplexer.scala 53:23 54:35]
    node _GEN_11 = mux(_T_2, _GEN_6, _GEN_10) @[DisplayMultiplexer.scala 45:24]
    node select = selectReg @[DisplayMultiplexer.scala 14:27 28:10]
    node _io_an_T = not(select) @[DisplayMultiplexer.scala 64:12]
    node sevSeg = sevDis.io_out @[DisplayMultiplexer.scala 13:27 43:10]
    io_seg <= sevSeg @[DisplayMultiplexer.scala 63:10]
    io_an <= _io_an_T @[DisplayMultiplexer.scala 64:9]
    BCDPrice.clock <= clock
    BCDPrice.reset <= reset
    BCDPrice.io_switchIn <= pad(io_price, 8) @[DisplayMultiplexer.scala 19:24]
    BCDSum.clock <= clock
    BCDSum.reset <= reset
    BCDSum.io_switchIn <= pad(io_sum, 8) @[DisplayMultiplexer.scala 21:22]
    sevDis.clock <= clock
    sevDis.reset <= reset
    sevDis.io_in <= _GEN_11
    reg100k <= mux(reset, UInt<20>("h0"), _GEN_1) @[DisplayMultiplexer.scala 25:{24,24}]
    selectReg <= mux(reset, UInt<4>("h8"), _GEN_2) @[DisplayMultiplexer.scala 26:{26,26}]

  module Display :
    input clock : Clock
    input reset : UInt<1>
    input io_price : UInt<5>
    input io_sum : UInt<7>
    input io_cans : UInt<8>
    output io_seg : UInt<7>
    output io_an : UInt<4>

    inst dispMux of DisplayMultiplexer @[Display.scala 18:23]
    node _dispMux_io_price_T = bits(io_price, 4, 0) @[Display.scala 22:31]
    node _T = gt(io_sum, UInt<7>("h63")) @[Display.scala 23:15]
    node _GEN_0 = mux(_T, UInt<7>("h63"), io_sum) @[Display.scala 23:22 24:20 26:20]
    io_seg <= dispMux.io_seg @[Display.scala 30:10]
    io_an <= dispMux.io_an @[Display.scala 31:9]
    dispMux.clock <= clock
    dispMux.reset <= reset
    dispMux.io_sum <= _GEN_0
    dispMux.io_price <= _dispMux_io_price_T @[Display.scala 22:20]
    dispMux.io_cans <= io_cans @[Display.scala 19:19]

  module VendingMachine :
    input clock : Clock
    input reset : UInt<1>
    input io_price : UInt<5>
    input io_coin2 : UInt<1>
    input io_coin5 : UInt<1>
    input io_buy : UInt<1>
    output io_releaseCan : UInt<1>
    output io_alarm : UInt<1>
    output io_seg : UInt<7>
    output io_an : UInt<4>
    input io_btn : UInt<1>
    output io_ledcan : UInt<10>

    inst Display of Display @[VendingMachine.scala 58:23]
    reg cans : UInt<4>, clock with :
      reset => (UInt<1>("h0"), cans) @[VendingMachine.scala 20:21]
    node _io_ledcan_T = or(cans, UInt<4>("h0"))
    node _io_ledcan_T_1 = bits(_io_ledcan_T, 3, 0)
    node table_0 = UInt<13>("h0") @[VendingMachine.scala 24:19 32:12]
    node _GEN_0 = validif(eq(UInt<1>("h0"), _io_ledcan_T_1), table_0) @[VendingMachine.scala 45:{13,13}]
    node table_1 = UInt<13>("h1") @[VendingMachine.scala 24:19 33:12]
    node _GEN_1 = mux(eq(UInt<1>("h1"), _io_ledcan_T_1), table_1, _GEN_0) @[VendingMachine.scala 45:{13,13}]
    node table_2 = UInt<13>("h3") @[VendingMachine.scala 24:19 34:12]
    node _GEN_2 = mux(eq(UInt<2>("h2"), _io_ledcan_T_1), table_2, _GEN_1) @[VendingMachine.scala 45:{13,13}]
    node table_3 = UInt<13>("h7") @[VendingMachine.scala 24:19 35:12]
    node _GEN_3 = mux(eq(UInt<2>("h3"), _io_ledcan_T_1), table_3, _GEN_2) @[VendingMachine.scala 45:{13,13}]
    node table_4 = UInt<13>("hf") @[VendingMachine.scala 24:19 36:12]
    node _GEN_4 = mux(eq(UInt<3>("h4"), _io_ledcan_T_1), table_4, _GEN_3) @[VendingMachine.scala 45:{13,13}]
    node table_5 = UInt<13>("h1f") @[VendingMachine.scala 24:19 37:12]
    node _GEN_5 = mux(eq(UInt<3>("h5"), _io_ledcan_T_1), table_5, _GEN_4) @[VendingMachine.scala 45:{13,13}]
    node table_6 = UInt<13>("h3f") @[VendingMachine.scala 24:19 38:12]
    node _GEN_6 = mux(eq(UInt<3>("h6"), _io_ledcan_T_1), table_6, _GEN_5) @[VendingMachine.scala 45:{13,13}]
    node table_7 = UInt<13>("h7f") @[VendingMachine.scala 24:19 39:12]
    node _GEN_7 = mux(eq(UInt<3>("h7"), _io_ledcan_T_1), table_7, _GEN_6) @[VendingMachine.scala 45:{13,13}]
    node table_8 = UInt<13>("hff") @[VendingMachine.scala 24:19 40:12]
    node _GEN_8 = mux(eq(UInt<4>("h8"), _io_ledcan_T_1), table_8, _GEN_7) @[VendingMachine.scala 45:{13,13}]
    node table_9 = UInt<13>("h1ff") @[VendingMachine.scala 24:19 41:12]
    node _GEN_9 = mux(eq(UInt<4>("h9"), _io_ledcan_T_1), table_9, _GEN_8) @[VendingMachine.scala 45:{13,13}]
    node table_10 = UInt<13>("h3ff") @[VendingMachine.scala 24:19 42:13]
    node _GEN_10 = mux(eq(UInt<4>("ha"), _io_ledcan_T_1), table_10, _GEN_9) @[VendingMachine.scala 45:{13,13}]
    reg canReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), canReg) @[VendingMachine.scala 47:23]
    reg alarmReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), alarmReg) @[VendingMachine.scala 48:25]
    reg sum : UInt<7>, clock with :
      reset => (UInt<1>("h0"), sum) @[VendingMachine.scala 54:20]
    reg stateReg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), stateReg) @[VendingMachine.scala 67:26]
    node _T = asUInt(UInt<1>("h0")) @[VendingMachine.scala 69:23]
    node _T_1 = asUInt(stateReg) @[VendingMachine.scala 69:23]
    node _T_2 = eq(_T, _T_1) @[VendingMachine.scala 69:23]
    node _T_3 = geq(sum, io_price) @[VendingMachine.scala 80:18]
    node _GEN_11 = mux(_T_3, UInt<3>("h4"), UInt<3>("h5")) @[VendingMachine.scala 81:9 82:20 85:19]
    node _GEN_12 = mux(io_buy, _GEN_11, UInt<1>("h0")) @[VendingMachine.scala 78:27 89:18]
    node _GEN_13 = mux(io_coin5, UInt<2>("h2"), _GEN_12) @[VendingMachine.scala 76:29 77:17]
    node _GEN_14 = mux(io_coin2, UInt<1>("h1"), _GEN_13) @[VendingMachine.scala 74:21 75:17]
    node _T_4 = asUInt(UInt<1>("h1")) @[VendingMachine.scala 69:23]
    node _T_5 = asUInt(stateReg) @[VendingMachine.scala 69:23]
    node _T_6 = eq(_T_4, _T_5) @[VendingMachine.scala 69:23]
    node _sum_T = add(sum, UInt<2>("h2")) @[VendingMachine.scala 94:18]
    node _sum_T_1 = tail(_sum_T, 1) @[VendingMachine.scala 94:18]
    node _T_7 = asUInt(UInt<2>("h2")) @[VendingMachine.scala 69:23]
    node _T_8 = asUInt(stateReg) @[VendingMachine.scala 69:23]
    node _T_9 = eq(_T_7, _T_8) @[VendingMachine.scala 69:23]
    node _sum_T_2 = add(sum, UInt<3>("h5")) @[VendingMachine.scala 98:18]
    node _sum_T_3 = tail(_sum_T_2, 1) @[VendingMachine.scala 98:18]
    node _T_10 = asUInt(UInt<2>("h3")) @[VendingMachine.scala 69:23]
    node _T_11 = asUInt(stateReg) @[VendingMachine.scala 69:23]
    node _T_12 = eq(_T_10, _T_11) @[VendingMachine.scala 69:23]
    node _T_13 = eq(io_coin2, UInt<1>("h0")) @[VendingMachine.scala 102:13]
    node _T_14 = eq(io_coin5, UInt<1>("h0")) @[VendingMachine.scala 102:26]
    node _T_15 = and(_T_13, _T_14) @[VendingMachine.scala 102:23]
    node _T_16 = eq(io_buy, UInt<1>("h0")) @[VendingMachine.scala 102:39]
    node _T_17 = and(_T_15, _T_16) @[VendingMachine.scala 102:36]
    node _T_18 = eq(io_buy, UInt<1>("h0")) @[VendingMachine.scala 102:50]
    node _T_19 = and(_T_17, _T_18) @[VendingMachine.scala 102:47]
    node _GEN_15 = mux(_T_19, UInt<1>("h0"), stateReg) @[VendingMachine.scala 102:58 103:18 67:26]
    node _GEN_16 = mux(_T_19, UInt<1>("h0"), canReg) @[VendingMachine.scala 102:58 104:16 49:10]
    node _GEN_17 = mux(_T_19, UInt<1>("h0"), alarmReg) @[VendingMachine.scala 102:58 105:18 50:12]
    node _T_20 = asUInt(UInt<3>("h4")) @[VendingMachine.scala 69:23]
    node _T_21 = asUInt(stateReg) @[VendingMachine.scala 69:23]
    node _T_22 = eq(_T_20, _T_21) @[VendingMachine.scala 69:23]
    node _T_23 = eq(cans, UInt<1>("h0")) @[VendingMachine.scala 111:24]
    node _sum_T_4 = sub(sum, io_price) @[VendingMachine.scala 115:20]
    node _sum_T_5 = tail(_sum_T_4, 1) @[VendingMachine.scala 115:20]
    node _cans_T = sub(cans, UInt<1>("h1")) @[VendingMachine.scala 116:22]
    node _cans_T_1 = tail(_cans_T, 1) @[VendingMachine.scala 116:22]
    node _GEN_18 = mux(_T_23, UInt<3>("h6"), UInt<2>("h3")) @[VendingMachine.scala 111:32 112:18 117:18]
    node _GEN_19 = mux(_T_23, sum, _sum_T_5) @[VendingMachine.scala 111:32 115:13 56:7]
    node _GEN_20 = mux(_T_23, cans, _cans_T_1) @[VendingMachine.scala 111:32 116:14 20:21]
    node _GEN_21 = mux(io_buy, UInt<1>("h1"), canReg) @[VendingMachine.scala 109:19 110:23 51:17]
    node _GEN_22 = mux(io_buy, stateReg, _GEN_18) @[VendingMachine.scala 109:19 67:26]
    node _GEN_23 = mux(io_buy, sum, _GEN_19) @[VendingMachine.scala 109:19 56:7]
    node _GEN_24 = mux(io_buy, cans, _GEN_20) @[VendingMachine.scala 109:19 20:21]
    node _T_24 = asUInt(UInt<3>("h5")) @[VendingMachine.scala 69:23]
    node _T_25 = asUInt(stateReg) @[VendingMachine.scala 69:23]
    node _T_26 = eq(_T_24, _T_25) @[VendingMachine.scala 69:23]
    node _GEN_25 = mux(io_buy, UInt<1>("h1"), alarmReg) @[VendingMachine.scala 121:19 122:18 52:12]
    node _GEN_26 = mux(io_buy, stateReg, UInt<2>("h3")) @[VendingMachine.scala 121:19 124:18 67:26]
    node _T_27 = asUInt(UInt<3>("h6")) @[VendingMachine.scala 69:23]
    node _T_28 = asUInt(stateReg) @[VendingMachine.scala 69:23]
    node _T_29 = eq(_T_27, _T_28) @[VendingMachine.scala 69:23]
    node _GEN_27 = mux(io_btn, UInt<4>("ha"), UInt<1>("h0")) @[VendingMachine.scala 128:12 129:19 130:14]
    node _GEN_28 = mux(io_btn, UInt<1>("h0"), stateReg) @[VendingMachine.scala 129:19 131:18 67:26]
    node _GEN_29 = mux(_T_29, _GEN_27, cans) @[VendingMachine.scala 20:21 69:23]
    node _GEN_30 = mux(_T_29, _GEN_28, stateReg) @[VendingMachine.scala 69:23 67:26]
    node _GEN_31 = mux(_T_26, _GEN_25, alarmReg) @[VendingMachine.scala 52:12 69:23]
    node _GEN_32 = mux(_T_26, _GEN_26, _GEN_30) @[VendingMachine.scala 69:23]
    node _GEN_33 = mux(_T_26, cans, _GEN_29) @[VendingMachine.scala 20:21 69:23]
    node _GEN_34 = mux(_T_22, _GEN_21, canReg) @[VendingMachine.scala 51:17 69:23]
    node _GEN_35 = mux(_T_22, _GEN_22, _GEN_32) @[VendingMachine.scala 69:23]
    node _GEN_36 = mux(_T_22, _GEN_23, sum) @[VendingMachine.scala 69:23 56:7]
    node _GEN_37 = mux(_T_22, _GEN_24, _GEN_33) @[VendingMachine.scala 69:23]
    node _GEN_38 = mux(_T_22, alarmReg, _GEN_31) @[VendingMachine.scala 52:12 69:23]
    node _GEN_39 = mux(_T_12, _GEN_15, _GEN_35) @[VendingMachine.scala 69:23]
    node _GEN_40 = mux(_T_12, _GEN_16, canReg) @[VendingMachine.scala 49:10 69:23]
    node _GEN_41 = mux(_T_12, _GEN_17, alarmReg) @[VendingMachine.scala 50:12 69:23]
    node _GEN_42 = mux(_T_12, canReg, _GEN_34) @[VendingMachine.scala 51:17 69:23]
    node _GEN_43 = mux(_T_12, sum, _GEN_36) @[VendingMachine.scala 69:23 56:7]
    node _GEN_44 = mux(_T_12, cans, _GEN_37) @[VendingMachine.scala 20:21 69:23]
    node _GEN_45 = mux(_T_12, alarmReg, _GEN_38) @[VendingMachine.scala 52:12 69:23]
    node _GEN_46 = mux(_T_9, _sum_T_3, _GEN_43) @[VendingMachine.scala 69:23 98:11]
    node _GEN_47 = mux(_T_9, UInt<2>("h3"), _GEN_39) @[VendingMachine.scala 69:23 99:16]
    node _GEN_48 = mux(_T_9, canReg, _GEN_40) @[VendingMachine.scala 49:10 69:23]
    node _GEN_49 = mux(_T_9, alarmReg, _GEN_41) @[VendingMachine.scala 50:12 69:23]
    node _GEN_50 = mux(_T_9, canReg, _GEN_42) @[VendingMachine.scala 51:17 69:23]
    node _GEN_51 = mux(_T_9, cans, _GEN_44) @[VendingMachine.scala 20:21 69:23]
    node _GEN_52 = mux(_T_9, alarmReg, _GEN_45) @[VendingMachine.scala 52:12 69:23]
    node _GEN_53 = mux(_T_6, _sum_T_1, _GEN_46) @[VendingMachine.scala 69:23 94:11]
    node _GEN_54 = mux(_T_6, UInt<2>("h3"), _GEN_47) @[VendingMachine.scala 69:23 95:16]
    node _GEN_55 = mux(_T_6, canReg, _GEN_48) @[VendingMachine.scala 49:10 69:23]
    node _GEN_56 = mux(_T_6, alarmReg, _GEN_49) @[VendingMachine.scala 50:12 69:23]
    node _GEN_57 = mux(_T_6, canReg, _GEN_50) @[VendingMachine.scala 51:17 69:23]
    node _GEN_58 = mux(_T_6, cans, _GEN_51) @[VendingMachine.scala 20:21 69:23]
    node _GEN_59 = mux(_T_6, alarmReg, _GEN_52) @[VendingMachine.scala 52:12 69:23]
    node _GEN_60 = mux(_T_2, _GEN_14, _GEN_54) @[VendingMachine.scala 69:23]
    node _GEN_61 = mux(_T_2, sum, _GEN_53) @[VendingMachine.scala 69:23 56:7]
    node _GEN_62 = mux(_T_2, canReg, _GEN_55) @[VendingMachine.scala 49:10 69:23]
    node _GEN_63 = mux(_T_2, alarmReg, _GEN_56) @[VendingMachine.scala 50:12 69:23]
    node _GEN_64 = mux(_T_2, canReg, _GEN_57) @[VendingMachine.scala 51:17 69:23]
    node _GEN_65 = mux(_T_2, cans, _GEN_58) @[VendingMachine.scala 20:21 69:23]
    node _GEN_66 = mux(_T_2, alarmReg, _GEN_59) @[VendingMachine.scala 52:12 69:23]
    node _T_30 = gt(sum, UInt<7>("h63")) @[VendingMachine.scala 145:12]
    node _GEN_67 = mux(_T_30, UInt<7>("h63"), _GEN_61) @[VendingMachine.scala 145:19 146:9]
    node sevSeg = UInt<1>("h0") @[VendingMachine.scala 18:{27,27}]
    node _table_io_ledcan_T_1 = _GEN_10 @[VendingMachine.scala 45:13]
    io_releaseCan <= _GEN_64
    io_alarm <= _GEN_66
    io_seg <= Display.io_seg @[VendingMachine.scala 153:10]
    io_an <= Display.io_an @[VendingMachine.scala 154:9]
    io_ledcan <= bits(_table_io_ledcan_T_1, 9, 0) @[VendingMachine.scala 45:13]
    cans <= mux(reset, UInt<4>("ha"), _GEN_65) @[VendingMachine.scala 20:{21,21}]
    canReg <= mux(reset, UInt<1>("h0"), _GEN_62) @[VendingMachine.scala 47:{23,23}]
    alarmReg <= mux(reset, UInt<1>("h0"), _GEN_63) @[VendingMachine.scala 48:{25,25}]
    sum <= mux(reset, UInt<7>("h0"), _GEN_67) @[VendingMachine.scala 54:{20,20}]
    Display.clock <= clock
    Display.reset <= reset
    Display.io_price <= io_price @[VendingMachine.scala 149:20]
    Display.io_sum <= sum @[VendingMachine.scala 150:18]
    Display.io_cans <= pad(cans, 8) @[VendingMachine.scala 151:19]
    stateReg <= mux(reset, UInt<1>("h0"), _GEN_60) @[VendingMachine.scala 67:{26,26}]
