
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Sat Jan 25 13:07:09 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 52133 ; free virtual = 54034
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 52133 ; free virtual = 54033
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 435.047 ; gain = 0.094 ; free physical = 52104 ; free virtual = 54005
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 435.156 ; gain = 0.203 ; free physical = 52095 ; free virtual = 53997
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 562.953 ; gain = 128.000 ; free physical = 51058 ; free virtual = 52960
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemi' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemi' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:241:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:255:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (<stdin>:262:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 626.953 ; gain = 192.000 ; free physical = 50612 ; free virtual = 52542
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.33 seconds; current allocated memory: 285.538 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 286.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 286.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 287.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 287.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 287.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 288.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 288.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 289.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 289.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.19 seconds; current allocated memory: 308.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.5 seconds; current allocated memory: 330.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.03 seconds; current allocated memory: 331.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 332.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 3.49 seconds; current allocated memory: 334.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 337.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 340.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 342.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixMultiply'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 345.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Strassen'.
INFO: [HLS 200-111]  Elapsed time: 4.47 seconds; current allocated memory: 392.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/np' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/lp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'np', 'lp', 'mp', 'mat1', 'mat2', 'mat3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 18.64 seconds; current allocated memory: 578.231 MB.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_60_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:38 ; elapsed = 00:01:57 . Memory (MB): peak = 1074.965 ; gain = 640.012 ; free physical = 51805 ; free virtual = 53904
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:09:24 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1346.902 ; gain = 2.016 ; free physical = 50079 ; free virtual = 52196
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1346.902 ; gain = 0.000 ; free physical = 49885 ; free virtual = 52006
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sat Jan 25 13:09:57 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jan 25 13:09:57 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/synth_1/runme.log
[Sat Jan 25 13:09:57 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1374.578 ; gain = 0.000 ; free physical = 37629 ; free virtual = 38546
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1211671 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.512 ; gain = 78.000 ; free physical = 37599 ; free virtual = 38568
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1183864-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1183864-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1548.262 ; gain = 131.750 ; free physical = 37767 ; free virtual = 38738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1548.262 ; gain = 131.750 ; free physical = 37807 ; free virtual = 38779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1548.262 ; gain = 131.750 ; free physical = 37807 ; free virtual = 38779
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.332 ; gain = 0.000 ; free physical = 42892 ; free virtual = 44164
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.332 ; gain = 0.000 ; free physical = 42900 ; free virtual = 44172
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2524.332 ; gain = 0.000 ; free physical = 43736 ; free virtual = 45009
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2524.332 ; gain = 1107.820 ; free physical = 45675 ; free virtual = 46954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2524.332 ; gain = 1107.820 ; free physical = 45675 ; free virtual = 46954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2524.332 ; gain = 1107.820 ; free physical = 45674 ; free virtual = 46953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2524.332 ; gain = 1107.820 ; free physical = 45673 ; free virtual = 46953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 2524.332 ; gain = 1107.820 ; free physical = 45646 ; free virtual = 46933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2812.832 ; gain = 1396.320 ; free physical = 47549 ; free virtual = 48896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2812.832 ; gain = 1396.320 ; free physical = 47544 ; free virtual = 48891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.848 ; gain = 1405.336 ; free physical = 47543 ; free virtual = 48890
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2821.848 ; gain = 1405.336 ; free physical = 47537 ; free virtual = 48893
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2821.848 ; gain = 1405.336 ; free physical = 47537 ; free virtual = 48893
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2821.848 ; gain = 1405.336 ; free physical = 47537 ; free virtual = 48893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2821.848 ; gain = 1405.336 ; free physical = 47537 ; free virtual = 48893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2821.848 ; gain = 1405.336 ; free physical = 47537 ; free virtual = 48893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2821.848 ; gain = 1405.336 ; free physical = 47537 ; free virtual = 48893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2821.848 ; gain = 1405.336 ; free physical = 47537 ; free virtual = 48892
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 2821.848 ; gain = 429.266 ; free physical = 47552 ; free virtual = 48917
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2821.855 ; gain = 1405.336 ; free physical = 47563 ; free virtual = 48928
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.957 ; gain = 0.000 ; free physical = 47314 ; free virtual = 48770
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:02:00 . Memory (MB): peak = 2886.957 ; gain = 1512.379 ; free physical = 47341 ; free virtual = 48817
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.957 ; gain = 0.000 ; free physical = 47342 ; free virtual = 48817
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:22:45 2020...
[Sat Jan 25 13:22:46 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:06:55 ; elapsed = 00:12:49 . Memory (MB): peak = 1610.867 ; gain = 0.000 ; free physical = 48576 ; free virtual = 49947
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 3513 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2638.613 ; gain = 0.000 ; free physical = 45813 ; free virtual = 47196
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2241 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2221 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 2638.613 ; gain = 1027.746 ; free physical = 45813 ; free virtual = 47195
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 13:23:34 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 21006 |     0 |   1182240 |  1.78 |
|   LUT as Logic             | 18643 |     0 |   1182240 |  1.58 |
|   LUT as Memory            |  2363 |     0 |    591840 |  0.40 |
|     LUT as Distributed RAM |  2229 |     0 |           |       |
|     LUT as Shift Register  |   134 |     0 |           |       |
| CLB Registers              | 14886 |     0 |   2364480 |  0.63 |
|   Register as Flip Flop    | 14886 |     0 |   2364480 |  0.63 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1166 |     0 |    147780 |  0.79 |
| F7 Muxes                   |   106 |     0 |    591120 |  0.02 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 54    |          Yes |         Set |            - |
| 14832 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 29.5 |     0 |      2160 |  1.37 |
|   RAMB36/FIFO*    |   28 |     0 |      2160 |  1.30 |
|     RAMB36E2 only |   28 |       |           |       |
|   RAMB18          |    3 |     0 |      4320 |  0.07 |
|     RAMB18E2 only |    3 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14832 |            Register |
| LUT4     |  6091 |                 CLB |
| LUT6     |  5417 |                 CLB |
| LUT2     |  4375 |                 CLB |
| LUT5     |  3868 |                 CLB |
| LUT3     |  2821 |                 CLB |
| RAMS32   |  2221 |                 CLB |
| CARRY8   |  1166 |                 CLB |
| LUT1     |   694 |                 CLB |
| SRL16E   |   134 |                 CLB |
| MUXF7    |   106 |                 CLB |
| FDSE     |    54 |            Register |
| RAMB36E2 |    28 |           Block Ram |
| DSP48E2  |    12 |          Arithmetic |
| RAMS64E  |     8 |                 CLB |
| RAMB18E2 |     3 |           Block Ram |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:22 ; elapsed = 00:01:53 . Memory (MB): peak = 4217.484 ; gain = 1578.871 ; free physical = 48450 ; free virtual = 50009
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 13:25:27 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.601      -16.556                    182                43492        0.070        0.000                      0                43492        1.155        0.000                       0                 17309  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.601      -16.556                    182                43492        0.070        0.000                      0                43492        1.155        0.000                       0                 17309  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          182  Failing Endpoints,  Worst Slack       -0.601ns,  Total Violation      -16.556ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 1.388ns (38.374%)  route 2.229ns (61.626%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17363, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=363, unplaced)       0.293     1.151    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
                         LUT2 (Prop_LUT2_I0_O)        0.089     1.240 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4025/O
                         net (fo=1, unplaced)         0.249     1.489    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4025_n_9
                         CARRY8 (Prop_CARRY8_DI[0]_O[7])
                                                      0.185     1.674 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2455/O[7]
                         net (fo=2, unplaced)         0.149     1.823    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_sum173_fu_13092_p2[7]
                         LUT5 (Prop_LUT5_I0_O)        0.032     1.855 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4050/O
                         net (fo=1, unplaced)         0.187     2.042    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4050_n_9
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.074 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2457/O
                         net (fo=1, unplaced)         0.187     2.261    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2457_n_9
                         LUT6 (Prop_LUT6_I2_O)        0.032     2.293 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1318/O
                         net (fo=1, unplaced)         0.187     2.480    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1318_n_9
                         LUT6 (Prop_LUT6_I1_O)        0.032     2.512 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_673/O
                         net (fo=1, unplaced)         0.187     2.699    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_673_n_9
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.731 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_318__1/O
                         net (fo=1, unplaced)         0.187     2.918    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_55__0_2
                         LUT6 (Prop_LUT6_I4_O)        0.032     2.950 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_166__1/O
                         net (fo=1, unplaced)         0.187     3.137    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_17
                         LUT6 (Prop_LUT6_I2_O)        0.032     3.169 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_55__0/O
                         net (fo=1, unplaced)         0.187     3.356    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_55__0_n_9
                         LUT6 (Prop_LUT6_I2_O)        0.032     3.388 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_5/O
                         net (fo=2, unplaced)         0.229     3.617    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[7]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17363, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                 -0.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_top_L5_fu_412_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_7_5_5/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17363, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_top_L5_fu_412_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_top_L5_fu_412_reg[1]/Q
                         net (fo=11, unplaced)        0.093     0.131    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_7_5_5/A1
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_7_5_5/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17363, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_7_5_5/WCLK
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_7_5_5/SP/CLK
                         clock pessimism              0.000     0.000    
                         RAMS32 (Hold_RAMS32_CLK_ADR1)
                                                      0.061     0.061    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_7_5_5/SP
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4217.484 ; gain = 0.000 ; free physical = 48423 ; free virtual = 49983
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4249.500 ; gain = 0.000 ; free physical = 48306 ; free virtual = 49894
[Sat Jan 25 13:25:42 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4249.500 ; gain = 32.016 ; free physical = 49910 ; free virtual = 51686
[Sat Jan 25 13:25:42 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1372.152 ; gain = 0.000 ; free physical = 49403 ; free virtual = 51076
INFO: [Netlist 29-17] Analyzing 3513 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.004 ; gain = 0.000 ; free physical = 49640 ; free virtual = 51350
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2241 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2221 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:01:08 . Memory (MB): peak = 2698.004 ; gain = 1325.852 ; free physical = 49638 ; free virtual = 51348
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2836.977 ; gain = 83.031 ; free physical = 52165 ; free virtual = 53853

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1766ea786

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2836.977 ; gain = 0.000 ; free physical = 52149 ; free virtual = 53837

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2228 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 871018a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.973 ; gain = 24.012 ; free physical = 51986 ; free virtual = 53674
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 39 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14042311a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2889.973 ; gain = 24.012 ; free physical = 51969 ; free virtual = 53657
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12f128c0b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2889.973 ; gain = 24.012 ; free physical = 51925 ; free virtual = 53613
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12f128c0b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2889.973 ; gain = 24.012 ; free physical = 51918 ; free virtual = 53606
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12d07d366

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2889.973 ; gain = 24.012 ; free physical = 51872 ; free virtual = 53561
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12d07d366

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2889.973 ; gain = 24.012 ; free physical = 51868 ; free virtual = 53556
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              39  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2889.973 ; gain = 0.000 ; free physical = 51854 ; free virtual = 53543
Ending Logic Optimization Task | Checksum: 12d07d366

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2889.973 ; gain = 24.012 ; free physical = 51849 ; free virtual = 53538

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-16.435 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 31 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 62
Ending PowerOpt Patch Enables Task | Checksum: f23dc00a

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 48706 ; free virtual = 50426
Ending Power Optimization Task | Checksum: f23dc00a

Time (s): cpu = 00:01:31 ; elapsed = 00:01:50 . Memory (MB): peak = 4499.238 ; gain = 1609.266 ; free physical = 48689 ; free virtual = 50408

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f23dc00a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 48685 ; free virtual = 50404

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 48684 ; free virtual = 50403
Ending Netlist Obfuscation Task | Checksum: c400c79f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 48680 ; free virtual = 50399
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:47 ; elapsed = 00:02:06 . Memory (MB): peak = 4499.238 ; gain = 1795.227 ; free physical = 48680 ; free virtual = 50399
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 48679 ; free virtual = 50399
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 48587 ; free virtual = 50330
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 48070 ; free virtual = 49800
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 48021 ; free virtual = 49765
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 47986 ; free virtual = 49747
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 900e515e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 47986 ; free virtual = 49747
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 47977 ; free virtual = 49738

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d6c542f5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 49697 ; free virtual = 51543

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a23bade7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 49014 ; free virtual = 50809

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a23bade7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 48974 ; free virtual = 50771
Phase 1 Placer Initialization | Checksum: 1a23bade7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 48938 ; free virtual = 50741

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19ff488c4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:41 . Memory (MB): peak = 4499.238 ; gain = 0.000 ; free physical = 49687 ; free virtual = 51450

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/WEA[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_i_49__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46][11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ce0 could not be optimized because driver bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46][12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46][10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46][3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46][8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46][1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_13__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46][9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_14__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46][7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46][4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46][2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46][6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_9__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_prev_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_1__1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4599.594 ; gain = 0.000 ; free physical = 46572 ; free virtual = 48337

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 169901e84

Time (s): cpu = 00:04:19 ; elapsed = 00:02:33 . Memory (MB): peak = 4599.594 ; gain = 100.355 ; free physical = 46530 ; free virtual = 48295
Phase 2 Global Placement | Checksum: 1acdf164f

Time (s): cpu = 00:04:30 ; elapsed = 00:02:36 . Memory (MB): peak = 4631.609 ; gain = 132.371 ; free physical = 46545 ; free virtual = 48309

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1acdf164f

Time (s): cpu = 00:04:31 ; elapsed = 00:02:36 . Memory (MB): peak = 4631.609 ; gain = 132.371 ; free physical = 46555 ; free virtual = 48321

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15b0e79e7

Time (s): cpu = 00:04:42 ; elapsed = 00:02:41 . Memory (MB): peak = 4695.641 ; gain = 196.402 ; free physical = 46367 ; free virtual = 48137

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20d600ba3

Time (s): cpu = 00:04:43 ; elapsed = 00:02:42 . Memory (MB): peak = 4695.641 ; gain = 196.402 ; free physical = 46337 ; free virtual = 48112

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1a9c87beb

Time (s): cpu = 00:04:44 ; elapsed = 00:02:43 . Memory (MB): peak = 4695.641 ; gain = 196.402 ; free physical = 46299 ; free virtual = 48099

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ba535d2a

Time (s): cpu = 00:04:54 ; elapsed = 00:02:48 . Memory (MB): peak = 4695.641 ; gain = 196.402 ; free physical = 46099 ; free virtual = 47908

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 221986bc0

Time (s): cpu = 00:04:58 ; elapsed = 00:02:52 . Memory (MB): peak = 4695.641 ; gain = 196.402 ; free physical = 47801 ; free virtual = 49573

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 2141822d3

Time (s): cpu = 00:04:59 ; elapsed = 00:02:52 . Memory (MB): peak = 4695.641 ; gain = 196.402 ; free physical = 47784 ; free virtual = 49556

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1ef7c4817

Time (s): cpu = 00:05:05 ; elapsed = 00:02:57 . Memory (MB): peak = 4701.133 ; gain = 201.895 ; free physical = 47061 ; free virtual = 48833

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1fdc1e04d

Time (s): cpu = 00:05:14 ; elapsed = 00:03:00 . Memory (MB): peak = 4701.133 ; gain = 201.895 ; free physical = 47040 ; free virtual = 48812

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 2510e427e

Time (s): cpu = 00:05:17 ; elapsed = 00:03:03 . Memory (MB): peak = 4701.133 ; gain = 201.895 ; free physical = 48722 ; free virtual = 50511

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 29a60d328

Time (s): cpu = 00:05:17 ; elapsed = 00:03:03 . Memory (MB): peak = 4701.133 ; gain = 201.895 ; free physical = 48713 ; free virtual = 50502

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 223b84b57

Time (s): cpu = 00:06:00 ; elapsed = 00:03:29 . Memory (MB): peak = 4765.164 ; gain = 265.926 ; free physical = 47090 ; free virtual = 48851
Phase 3 Detail Placement | Checksum: 223b84b57

Time (s): cpu = 00:06:01 ; elapsed = 00:03:29 . Memory (MB): peak = 4765.164 ; gain = 265.926 ; free physical = 47073 ; free virtual = 48835

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 225d209f7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 225d209f7

Time (s): cpu = 00:06:24 ; elapsed = 00:03:36 . Memory (MB): peak = 4765.164 ; gain = 265.926 ; free physical = 46665 ; free virtual = 48427

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 225d209f7

Time (s): cpu = 00:06:24 ; elapsed = 00:03:36 . Memory (MB): peak = 4765.164 ; gain = 265.926 ; free physical = 46558 ; free virtual = 48319
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.749. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.749. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 20d8f2441

Time (s): cpu = 00:06:45 ; elapsed = 00:03:57 . Memory (MB): peak = 4765.164 ; gain = 265.926 ; free physical = 45696 ; free virtual = 47498
Phase 4.1.1 Post Placement Optimization | Checksum: 20d8f2441

Time (s): cpu = 00:06:45 ; elapsed = 00:03:57 . Memory (MB): peak = 4765.164 ; gain = 265.926 ; free physical = 45675 ; free virtual = 47477
Phase 4.1 Post Commit Optimization | Checksum: 20d8f2441

Time (s): cpu = 00:06:46 ; elapsed = 00:03:58 . Memory (MB): peak = 4765.164 ; gain = 265.926 ; free physical = 45629 ; free virtual = 47431

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20d8f2441

Time (s): cpu = 00:06:48 ; elapsed = 00:03:58 . Memory (MB): peak = 4765.164 ; gain = 265.926 ; free physical = 45726 ; free virtual = 47502

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20d8f2441

Time (s): cpu = 00:07:18 ; elapsed = 00:04:30 . Memory (MB): peak = 4765.164 ; gain = 265.926 ; free physical = 44456 ; free virtual = 46221

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 44451 ; free virtual = 46216
Phase 4.4 Final Placement Cleanup | Checksum: 21ed6992b

Time (s): cpu = 00:07:19 ; elapsed = 00:04:30 . Memory (MB): peak = 4765.164 ; gain = 265.926 ; free physical = 44399 ; free virtual = 46164
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21ed6992b

Time (s): cpu = 00:07:19 ; elapsed = 00:04:30 . Memory (MB): peak = 4765.164 ; gain = 265.926 ; free physical = 44365 ; free virtual = 46130
Ending Placer Task | Checksum: 163bda318

Time (s): cpu = 00:07:19 ; elapsed = 00:04:30 . Memory (MB): peak = 4765.164 ; gain = 265.926 ; free physical = 44570 ; free virtual = 46335
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:28 ; elapsed = 00:04:38 . Memory (MB): peak = 4765.164 ; gain = 265.926 ; free physical = 44554 ; free virtual = 46319
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 44547 ; free virtual = 46312
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 44380 ; free virtual = 46157
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 44492 ; free virtual = 46306
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 44087 ; free virtual = 45867
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.66 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 44029 ; free virtual = 45809
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.40 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 44225 ; free virtual = 46006
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 44014 ; free virtual = 45795

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.749 | TNS=-197.462 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c2abf990

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43944 ; free virtual = 45725
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.749 | TNS=-197.462 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 21 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/p_rect_packed_var_L5_375_reg_23027_reg[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_61_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0_0[0]. Net driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_61_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_7_0_0_i_3__6 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/grp_fu_8838_p2. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_0_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_61_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_61_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0_0[2]. Net driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_61_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_7_0_0_i_5__12 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[410][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/q0[3]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ce019 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ap_CS_fsm_reg[460]_0. Replicated 2 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_0_in. Net driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_7_0_0_i_2__12 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0[3]. Replicated 7 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_32_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_0_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ap_CS_fsm_reg[460]_3. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ap_CS_fsm_reg[460]. Replicated 2 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_14_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[387] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_33_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[644] was not replicated.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_38_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_0_in. Net driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_38_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_7_0_0_i_2__57 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0[4]. Replicated 6 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ap_CS_fsm_reg[460]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/p_rect_packed_var_L5_375_reg_23027_reg[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ce019. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_61_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_0_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_61_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_0_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 3. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/p_rect_packed_var_L5_375_reg_23027_reg[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ap_CS_fsm_reg[460]_2. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 15 nets. Created 36 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 15 nets or cells. Created 36 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.749 | TNS=-152.982 |
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43795 ; free virtual = 45592
Phase 2 Fanout Optimization | Checksum: 194bcbdc9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43793 ; free virtual = 45589

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[7].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_160__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_160__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_53_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_53
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1179_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1179
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2235_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2235
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_288__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_288__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3640_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3640
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_592_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_592
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4032_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4032
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[5].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_55__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_55__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_315__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_315__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_319__0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_166__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[255]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_667
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1303_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1303
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2397_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2397
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[6]_0[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1855
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[298].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_159__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[147].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_287__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1162_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1162
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_588_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_588
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2209_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2209
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2398_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2398
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[175]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_666
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1302_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1302
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2393_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2393
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2167_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2167
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1847_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1847
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2396_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2396
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[6].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_54__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_54__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[298]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_162__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[255]_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_301__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1235_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1235
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_620_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_620
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2324_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2324
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2210_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2210
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1299_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1299
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2386_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2386
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3348_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3348
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[564].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_550
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_158__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_158__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_277__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_277__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_38_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[6]_0[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_38_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_4196
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1094_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1094
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_13_U/Strassen_p_rect_packed_var_L5_2_ram_U/DI[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_13_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_4024
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2211_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2211
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_38_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[6]_0[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_38_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_4197
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2326_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2326
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1239_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1239
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2330_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2330
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_11
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[3].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_9
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_184__1_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_184__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_191__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_191__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_59_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_59
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_61__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_61__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2329_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2329
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2331_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2331
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1826_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1826
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1977_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1977
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3283_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3283
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3448_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3448
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_390_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_390
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_417_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_417
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_878_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_878
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_958_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_958
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4116_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4116
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[2].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_10
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[584].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_913
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1898_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1898
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_163__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_163__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_186__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_186__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_400__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_400__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_60__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_60__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1255_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1255
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2349_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2349
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_302__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_302__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3402_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3402
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_627_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_627
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_1519_reg_24347_reg[6]_0[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3222
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1163_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1163
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1093_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1093
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3284_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3284
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1170_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1170
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_589_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_589
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1181_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1181
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1974_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1974
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3445_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3445
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4405_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_4405
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_957_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_957
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4100_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4100
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_8
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[584]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_179__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_370_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_370
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_58__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_58__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_32_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[6]_0[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_32_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2570
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1698_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1698
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_814_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_814
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1236_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1236
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 7 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.749 | TNS=-152.910 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43070 ; free virtual = 44850
Phase 3 Placement Based Optimization | Checksum: 22030b7a4

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43125 ; free virtual = 44906

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 6 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_753_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_342__0_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_778_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_352__0_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_2. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2039_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_3483_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2144_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/q0[6] to 6 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_603_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_291__0_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 5 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43942 ; free virtual = 45720
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.749 | TNS=-152.910 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43939 ; free virtual = 45717
Phase 4 Rewire | Checksum: 139ff2910

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43983 ; free virtual = 45762

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 13 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_2. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.749 | TNS=-148.157 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 44275 ; free virtual = 46053
Phase 5 Critical Cell Optimization | Checksum: 1f455fcd7

Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 44271 ; free virtual = 46049

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1f455fcd7

Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 44236 ; free virtual = 46015

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/process_top_p_dst_alloc_node_spl_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1f455fcd7

Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 44195 ; free virtual = 45974

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1f455fcd7

Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 44138 ; free virtual = 45917

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1f455fcd7

Time (s): cpu = 00:01:19 ; elapsed = 00:00:45 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 44124 ; free virtual = 45903

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 33 nets.  Swapped 1805 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 33 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 1805 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.661 | TNS=-146.915 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43393 ; free virtual = 45172
Phase 10 Critical Pin Optimization | Checksum: 1f455fcd7

Time (s): cpu = 00:01:26 ; elapsed = 00:01:01 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43393 ; free virtual = 45171

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1f455fcd7

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43393 ; free virtual = 45171

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1f455fcd7

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43393 ; free virtual = 45171
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43393 ; free virtual = 45172
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.661 | TNS=-146.915 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |         44.479  |           36  |              0  |                    15  |           0  |           1  |  00:00:09  |
|  Placement Based    |          0.000  |          0.072  |            0  |              0  |                     7  |           0  |           1  |  00:00:09  |
|  Rewire             |          0.000  |          0.000  |            1  |              0  |                     5  |           0  |           1  |  00:00:02  |
|  Critical Cell      |          0.000  |          4.754  |            3  |              0  |                     1  |           0  |           1  |  00:00:15  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.088  |          1.242  |            0  |              0  |                    33  |           0  |           1  |  00:00:16  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.088  |         50.547  |           40  |              0  |                    61  |           0  |          11  |  00:00:51  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43391 ; free virtual = 45169
Ending Physical Synthesis Task | Checksum: 1496d7d88

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43385 ; free virtual = 45164
INFO: [Common 17-83] Releasing license: Implementation
326 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:06 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43476 ; free virtual = 45254
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43471 ; free virtual = 45249
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43458 ; free virtual = 45248
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 43327 ; free virtual = 45152
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4765.164 ; gain = 0.000 ; free physical = 42656 ; free virtual = 44539
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 10f6c2bc ConstDB: 0 ShapeSum: e5238fc6 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 12432905e

Time (s): cpu = 00:04:20 ; elapsed = 00:03:09 . Memory (MB): peak = 5668.254 ; gain = 903.090 ; free physical = 33415 ; free virtual = 35224
Post Restoration Checksum: NetGraph: aa1d9de2 NumContArr: 7a14f27c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12432905e

Time (s): cpu = 00:04:20 ; elapsed = 00:03:09 . Memory (MB): peak = 5668.254 ; gain = 903.090 ; free physical = 33415 ; free virtual = 35224

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12432905e

Time (s): cpu = 00:04:21 ; elapsed = 00:03:10 . Memory (MB): peak = 5668.254 ; gain = 903.090 ; free physical = 33634 ; free virtual = 35442

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12432905e

Time (s): cpu = 00:04:21 ; elapsed = 00:03:10 . Memory (MB): peak = 5668.254 ; gain = 903.090 ; free physical = 33688 ; free virtual = 35496

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 12432905e

Time (s): cpu = 00:04:29 ; elapsed = 00:03:19 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 33593 ; free virtual = 35401

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 12ce67d31

Time (s): cpu = 00:04:51 ; elapsed = 00:03:24 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 33486 ; free virtual = 35294
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.579 | TNS=-53.127| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1642055c7

Time (s): cpu = 00:05:03 ; elapsed = 00:03:29 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 33479 ; free virtual = 35288

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1db94836e

Time (s): cpu = 00:07:08 ; elapsed = 00:04:33 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 33025 ; free virtual = 34842

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.01|     2x2|      0.01|     2x2|      0.04|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.04|     4x4|      0.04|     8x8|      0.10|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.04|     2x2|      0.02|   16x16|      0.12|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.02|     4x4|      0.05|     4x4|      0.10|
|___________|________|__________|________|__________|________|__________|
Congestion Report
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X16Y140->INT_X23Y155 (CLEM_X16Y140->DSP_X23Y155)
	INT_X16Y148->INT_X23Y155 (CLEM_X16Y148->DSP_X23Y155)
	INT_X16Y147->INT_X23Y154 (CLEM_X16Y147->DSP_X23Y150)
	INT_X16Y146->INT_X23Y153 (CLEM_X16Y146->DSP_X23Y150)
	INT_X16Y145->INT_X23Y152 (CLEM_X16Y145->DSP_X23Y150)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7845
 Number of Nodes with overlaps = 1004
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.003 | TNS=-407.981| WHS=0.021  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 109d37c80

Time (s): cpu = 00:09:32 ; elapsed = 00:05:44 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 38889 ; free virtual = 40718

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 215
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.849 | TNS=-428.751| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 192cbf4e4

Time (s): cpu = 00:10:03 ; elapsed = 00:06:11 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 38331 ; free virtual = 40177

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.790 | TNS=-426.330| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 21e526f57

Time (s): cpu = 00:10:29 ; elapsed = 00:06:34 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 37801 ; free virtual = 39651

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.787 | TNS=-434.666| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1d9c1e767

Time (s): cpu = 00:11:09 ; elapsed = 00:07:10 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36613 ; free virtual = 38467

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.758 | TNS=-434.246| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 158208fbe

Time (s): cpu = 00:11:38 ; elapsed = 00:07:36 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36294 ; free virtual = 38149

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.741 | TNS=-435.396| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: aef78287

Time (s): cpu = 00:12:21 ; elapsed = 00:08:18 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 35590 ; free virtual = 37494

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.735 | TNS=-438.189| WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 1f42ffcf9

Time (s): cpu = 00:12:43 ; elapsed = 00:08:38 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 35647 ; free virtual = 37537

Phase 4.8 Global Iteration 7
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.705 | TNS=-438.559| WHS=N/A    | THS=N/A    |

Phase 4.8 Global Iteration 7 | Checksum: 152d4b194

Time (s): cpu = 00:12:57 ; elapsed = 00:08:53 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36230 ; free virtual = 38103

Phase 4.9 Global Iteration 8
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.730 | TNS=-438.597| WHS=N/A    | THS=N/A    |

Phase 4.9 Global Iteration 8 | Checksum: 1d37525f4

Time (s): cpu = 00:13:10 ; elapsed = 00:09:05 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36082 ; free virtual = 37956
Phase 4 Rip-up And Reroute | Checksum: 1d37525f4

Time (s): cpu = 00:13:10 ; elapsed = 00:09:05 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36081 ; free virtual = 37955

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16342e105

Time (s): cpu = 00:13:20 ; elapsed = 00:09:08 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36126 ; free virtual = 38000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.705 | TNS=-438.559| WHS=0.021  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17ed30498

Time (s): cpu = 00:13:23 ; elapsed = 00:09:10 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36061 ; free virtual = 37935

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17ed30498

Time (s): cpu = 00:13:23 ; elapsed = 00:09:10 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36060 ; free virtual = 37934
Phase 5 Delay and Skew Optimization | Checksum: 17ed30498

Time (s): cpu = 00:13:23 ; elapsed = 00:09:10 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36060 ; free virtual = 37934

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f43bd666

Time (s): cpu = 00:13:30 ; elapsed = 00:09:13 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36217 ; free virtual = 38091
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.705 | TNS=-406.582| WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f43bd666

Time (s): cpu = 00:13:30 ; elapsed = 00:09:13 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36217 ; free virtual = 38091
Phase 6 Post Hold Fix | Checksum: 1f43bd666

Time (s): cpu = 00:13:30 ; elapsed = 00:09:13 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36215 ; free virtual = 38089

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.595261 %
  Global Horizontal Routing Utilization  = 0.631738 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 70.892%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 94.3128%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X21Y145 -> INT_X21Y145
East Dir 1x1 Area, Max Cong = 83.6538%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.7692%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 220572c14

Time (s): cpu = 00:13:34 ; elapsed = 00:09:14 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36188 ; free virtual = 38062

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 220572c14

Time (s): cpu = 00:13:34 ; elapsed = 00:09:15 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36185 ; free virtual = 38059

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 220572c14

Time (s): cpu = 00:13:37 ; elapsed = 00:09:18 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36160 ; free virtual = 38034

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.705 | TNS=-406.582| WHS=0.021  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 220572c14

Time (s): cpu = 00:13:38 ; elapsed = 00:09:18 . Memory (MB): peak = 5769.969 ; gain = 1004.805 ; free physical = 36159 ; free virtual = 38032
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 2.8e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.669 | TNS=-344.629 | WHS=0.028 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 220572c14

Time (s): cpu = 00:14:27 ; elapsed = 00:09:51 . Memory (MB): peak = 6499.969 ; gain = 1734.805 ; free physical = 34559 ; free virtual = 36437
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.669 | TNS=-344.629 | WHS=0.028 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[32].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/addr0[0].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.669 | TNS=-344.629 | WHS=0.028 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 1b8838000

Time (s): cpu = 00:14:37 ; elapsed = 00:09:56 . Memory (MB): peak = 6650.977 ; gain = 1885.812 ; free physical = 34984 ; free virtual = 36862
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6650.977 ; gain = 0.000 ; free physical = 35029 ; free virtual = 36907
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.669 | TNS=-344.629 | WHS=0.028 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 1b8838000

Time (s): cpu = 00:14:38 ; elapsed = 00:09:57 . Memory (MB): peak = 6650.977 ; gain = 1885.812 ; free physical = 34905 ; free virtual = 36782
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:14:38 ; elapsed = 00:09:57 . Memory (MB): peak = 6650.977 ; gain = 1885.812 ; free physical = 35061 ; free virtual = 36939
INFO: [Common 17-83] Releasing license: Implementation
359 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:50 ; elapsed = 00:10:06 . Memory (MB): peak = 6650.977 ; gain = 1885.812 ; free physical = 35059 ; free virtual = 36937
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6650.977 ; gain = 0.000 ; free physical = 35027 ; free virtual = 36905
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6650.977 ; gain = 0.000 ; free physical = 34882 ; free virtual = 36772
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 6650.977 ; gain = 0.000 ; free physical = 34504 ; free virtual = 36443
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 6650.977 ; gain = 0.000 ; free physical = 34716 ; free virtual = 36627
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 6739.020 ; gain = 88.043 ; free physical = 34627 ; free virtual = 36584
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 6739.020 ; gain = 0.000 ; free physical = 36312 ; free virtual = 38220
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
371 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 6739.020 ; gain = 0.000 ; free physical = 36075 ; free virtual = 37993
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 6739.020 ; gain = 0.000 ; free physical = 35272 ; free virtual = 37191
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:46:42 2020...
[Sat Jan 25 13:46:47 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:21:06 . Memory (MB): peak = 4249.500 ; gain = 0.000 ; free physical = 38427 ; free virtual = 40347
INFO: [Netlist 29-17] Analyzing 3513 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4430.578 ; gain = 37.070 ; free physical = 38929 ; free virtual = 40853
Restored from archive | CPU: 2.590000 secs | Memory: 40.008568 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4430.578 ; gain = 37.070 ; free physical = 38929 ; free virtual = 40853
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4430.578 ; gain = 0.000 ; free physical = 38940 ; free virtual = 40864
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2241 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2221 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 4430.578 ; gain = 181.078 ; free physical = 38940 ; free virtual = 40864
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       58308 :
       # of nets not needing routing.......... :       25135 :
           # of internally routed nets........ :       23422 :
           # of nets with no loads............ :        1546 :
           # of implicitly routed ports....... :         167 :
       # of routable nets..................... :       33173 :
           # of fully routed nets............. :       33173 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 13:47:14 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.669ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 1.396ns (37.986%)  route 2.279ns (62.014%))
  Logic Levels:           9  (CARRY8=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=366, routed)         0.548     1.406    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1090[0]
    SLICE_X32Y159        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.496 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3163/O
                         net (fo=1, routed)           0.012     1.508    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_995[1]
    SLICE_X32Y159        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.196     1.704 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1676/O[6]
                         net (fo=2, routed)           0.210     1.914    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_686[6]
    SLICE_X31Y162        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.047     1.961 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3016/O
                         net (fo=1, routed)           0.178     2.139    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_760_3
    SLICE_X32Y163        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     2.186 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1561/O
                         net (fo=1, routed)           0.040     2.226    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1561_n_9
    SLICE_X32Y163        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     2.257 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_760/O
                         net (fo=1, routed)           0.212     2.469    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_760_n_9
    SLICE_X33Y155        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.032     2.501 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_344__1/O
                         net (fo=1, routed)           0.091     2.592    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_56__0_1
    SLICE_X33Y152        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.031     2.623 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_172__2/O
                         net (fo=1, routed)           0.458     3.081    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_172__2_n_9
    SLICE_X40Y149        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.032     3.113 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_56__0/O
                         net (fo=1, routed)           0.123     3.236    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_56__0_n_9
    SLICE_X41Y148        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.032     3.268 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_6/O
                         net (fo=2, routed)           0.407     3.675    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[6]
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 -0.669    

Slack (VIOLATED) :        -0.668ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 1.573ns (42.629%)  route 2.117ns (57.371%))
  Logic Levels:           10  (CARRY8=2 LUT4=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.816     0.816 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=196, routed)         0.544     1.360    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2194[1]
    SLICE_X23Y144        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.082     1.442 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1855/O
                         net (fo=1, routed)           0.012     1.454    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2054[1]
    SLICE_X23Y144        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     1.620 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_892/CO[7]
                         net (fo=1, routed)           0.023     1.643    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_892_n_9
    SLICE_X23Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.050     1.693 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2194/O[0]
                         net (fo=9, routed)           0.138     1.831    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/data143[8]
    SLICE_X23Y146        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.089     1.920 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2325/O
                         net (fo=1, routed)           0.095     2.015    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2325_n_9
    SLICE_X23Y148        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.114     2.129 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1235/O
                         net (fo=1, routed)           0.216     2.345    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1235_n_9
    SLICE_X25Y150        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.047     2.392 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_620/O
                         net (fo=1, routed)           0.080     2.472    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_620_n_9
    SLICE_X26Y150        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.048     2.520 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_301__1/O
                         net (fo=1, routed)           0.039     2.559    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_54__1_2
    SLICE_X26Y150        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.031     2.590 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_162__1/O
                         net (fo=1, routed)           0.478     3.068    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_15
    SLICE_X41Y149        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.082     3.150 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_54__1/O
                         net (fo=1, routed)           0.040     3.190    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_54__1_n_9
    SLICE_X41Y149        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.048     3.238 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_4/O
                         net (fo=2, routed)           0.452     3.690    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[8]
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     3.022    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 -0.668    

Slack (VIOLATED) :        -0.665ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 1.431ns (38.918%)  route 2.246ns (61.082%))
  Logic Levels:           10  (CARRY8=2 LUT4=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.816     0.816 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=196, routed)         0.544     1.360    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2194[1]
    SLICE_X23Y144        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.082     1.442 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1855/O
                         net (fo=1, routed)           0.012     1.454    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2054[1]
    SLICE_X23Y144        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     1.620 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_892/CO[7]
                         net (fo=1, routed)           0.023     1.643    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_892_n_9
    SLICE_X23Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     1.710 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2194/O[1]
                         net (fo=9, routed)           0.171     1.881    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/data143[9]
    SLICE_X23Y147        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.048     1.929 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2210/O
                         net (fo=1, routed)           0.089     2.018    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2210_n_9
    SLICE_X23Y149        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.047     2.065 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1162/O
                         net (fo=1, routed)           0.162     2.227    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1162_n_9
    SLICE_X27Y149        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     2.258 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_588/O
                         net (fo=1, routed)           0.246     2.504    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_588_n_9
    SLICE_X30Y150        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.031     2.535 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_287__0/O
                         net (fo=1, routed)           0.331     2.866    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_53_2
    SLICE_X43Y150        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     2.897 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_159__1/O
                         net (fo=1, routed)           0.083     2.980    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_13
    SLICE_X43Y151        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.081     3.061 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_53/O
                         net (fo=1, routed)           0.044     3.105    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_53_n_9
    SLICE_X43Y150        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.031     3.136 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_3/O
                         net (fo=2, routed)           0.541     3.677    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[9]
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                 -0.665    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 1.457ns (39.711%)  route 2.212ns (60.289%))
  Logic Levels:           9  (CARRY8=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.816     0.816 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=196, routed)         0.544     1.360    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2194[1]
    SLICE_X23Y144        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.082     1.442 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1855/O
                         net (fo=1, routed)           0.012     1.454    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2054[1]
    SLICE_X23Y144        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.209     1.663 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_892/O[7]
                         net (fo=9, routed)           0.253     1.916    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/data143[7]
    SLICE_X25Y145        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.047     1.963 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2393/O
                         net (fo=1, routed)           0.088     2.051    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2393_n_9
    SLICE_X25Y147        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.031     2.082 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1302/O
                         net (fo=1, routed)           0.323     2.405    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1302_n_9
    SLICE_X32Y148        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.082     2.487 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_666/O
                         net (fo=1, routed)           0.309     2.796    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_166__1_1
    SLICE_X43Y147        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.047     2.843 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_315__0/O
                         net (fo=1, routed)           0.081     2.924    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_315__0_n_9
    SLICE_X44Y147        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     2.955 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_166__1/O
                         net (fo=1, routed)           0.082     3.037    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_17
    SLICE_X43Y147        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.081     3.118 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_55__0/O
                         net (fo=1, routed)           0.141     3.259    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_55__0_n_9
    SLICE_X42Y148        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.031     3.290 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_5/O
                         net (fo=2, routed)           0.379     3.669    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[7]
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.647ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.302ns (36.237%)  route 2.291ns (63.763%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=366, routed)         0.385     1.243    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_19_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2226[0]
    SLICE_X29Y149        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     1.325 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_19_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_4117/O
                         net (fo=1, routed)           0.013     1.338    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3519_0[0]
    SLICE_X29Y149        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.048     1.386 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2463/O[0]
                         net (fo=4, routed)           0.282     1.668    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_675_0[0]
    SLICE_X32Y154        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.047     1.715 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3520/O
                         net (fo=1, routed)           0.133     1.848    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3520_n_9
    SLICE_X34Y154        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.047     1.895 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2070/O
                         net (fo=1, routed)           0.131     2.026    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2070_n_9
    SLICE_X34Y157        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.047     2.073 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1030/O
                         net (fo=1, routed)           0.189     2.262    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1030_n_9
    SLICE_X36Y156        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047     2.309 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_438/O
                         net (fo=1, routed)           0.377     2.686    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_62__0
    SLICE_X40Y150        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     2.718 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_196__2/O
                         net (fo=1, routed)           0.197     2.915    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_23
    SLICE_X40Y146        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.047     2.962 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_62__0/O
                         net (fo=1, routed)           0.092     3.054    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_62__0_n_9
    SLICE_X40Y146        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.047     3.101 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_12/O
                         net (fo=2, routed)           0.492     3.593    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[0]
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                 -0.647    

Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.548ns (42.272%)  route 2.114ns (57.728%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=366, routed)         0.450     1.308    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_38_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2101[0]
    SLICE_X29Y163        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.089     1.397 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_38_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_4197/O
                         net (fo=1, routed)           0.013     1.410    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2041[0]
    SLICE_X29Y163        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.118     1.528 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2502/O[2]
                         net (fo=2, routed)           0.208     1.736    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data43[2]
    SLICE_X32Y162        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     1.850 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3404/O
                         net (fo=1, routed)           0.144     1.994    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3404_n_9
    SLICE_X35Y162        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.048     2.042 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1899/O
                         net (fo=1, routed)           0.287     2.329    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_400__0_0
    SLICE_X35Y147        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.047     2.376 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_914__0/O
                         net (fo=1, routed)           0.126     2.502    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_914__0_n_9
    SLICE_X35Y147        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     2.615 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_400__0/O
                         net (fo=1, routed)           0.352     2.967    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_400__0_n_9
    SLICE_X41Y147        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.047     3.014 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_186__2/O
                         net (fo=1, routed)           0.040     3.054    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_186__2_n_9
    SLICE_X41Y147        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.082     3.136 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_60__0/O
                         net (fo=1, routed)           0.083     3.219    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_60__0_n_9
    SLICE_X41Y147        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.032     3.251 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_10/O
                         net (fo=2, routed)           0.411     3.662    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[2]
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.237     3.028    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.028    
                         arrival time                          -3.662    
  -------------------------------------------------------------------
                         slack                                 -0.634    

Slack (VIOLATED) :        -0.620ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.457ns (40.071%)  route 2.179ns (59.928%))
  Logic Levels:           9  (CARRY8=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.816     0.816 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=196, routed)         0.544     1.360    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2194[1]
    SLICE_X23Y144        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.082     1.442 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1855/O
                         net (fo=1, routed)           0.012     1.454    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2054[1]
    SLICE_X23Y144        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.209     1.663 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_892/O[7]
                         net (fo=9, routed)           0.253     1.916    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/data143[7]
    SLICE_X25Y145        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.047     1.963 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2393/O
                         net (fo=1, routed)           0.088     2.051    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_2393_n_9
    SLICE_X25Y147        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.031     2.082 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1302/O
                         net (fo=1, routed)           0.323     2.405    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1302_n_9
    SLICE_X32Y148        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.082     2.487 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_666/O
                         net (fo=1, routed)           0.309     2.796    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_166__1_1
    SLICE_X43Y147        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.047     2.843 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_315__0/O
                         net (fo=1, routed)           0.081     2.924    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_315__0_n_9
    SLICE_X44Y147        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     2.955 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_166__1/O
                         net (fo=1, routed)           0.082     3.037    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_17
    SLICE_X43Y147        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.081     3.118 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_55__0/O
                         net (fo=1, routed)           0.141     3.259    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_55__0_n_9
    SLICE_X42Y148        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.031     3.290 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_5/O
                         net (fo=2, routed)           0.346     3.636    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[7]
    RAMB36_X3Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X3Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -3.636    
  -------------------------------------------------------------------
                         slack                                 -0.620    

Slack (VIOLATED) :        -0.620ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.589ns (43.654%)  route 2.051ns (56.346%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=366, routed)         0.515     1.373    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_34_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1086[0]
    SLICE_X32Y150        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.089     1.462 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_34_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1744/O
                         net (fo=1, routed)           0.013     1.475    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3506[0]
    SLICE_X32Y150        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.182     1.657 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_823/O[4]
                         net (fo=2, routed)           0.164     1.821    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data31[4]
    SLICE_X32Y153        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.031     1.852 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1700/O
                         net (fo=1, routed)           0.099     1.951    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_370_1
    SLICE_X32Y153        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.133     2.084 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_816/O
                         net (fo=1, routed)           0.141     2.225    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_816_n_9
    SLICE_X32Y157        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.114     2.339 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_370/O
                         net (fo=1, routed)           0.141     2.480    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_370_n_9
    SLICE_X32Y162        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.568 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_179__1/O
                         net (fo=1, routed)           0.447     3.015    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_4
    SLICE_X39Y149        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.047     3.062 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_58__0/O
                         net (fo=1, routed)           0.037     3.099    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_58__0_n_9
    SLICE_X39Y149        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.047     3.146 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_8/O
                         net (fo=2, routed)           0.494     3.640    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[4]
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.245     3.020    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                 -0.620    

Slack (VIOLATED) :        -0.612ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_375_reg_23027_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.843ns (23.908%)  route 2.683ns (76.092%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_clk
    SLICE_X41Y164        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_375_reg_23027_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y164        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.072 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_375_reg_23027_reg[24]/Q
                         net (fo=1, routed)           0.148     0.220    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_7_0_0_i_11__15_0[20]
    SLICE_X41Y164        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     0.334 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_7_0_0_i_15__10/O
                         net (fo=1, routed)           0.255     0.589    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_7_0_0_i_15__10_n_9
    SLICE_X41Y164        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.133     0.722 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_7_0_0_i_11__15/O
                         net (fo=45, routed)          0.239     0.961    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_61_U/Strassen_p_rect_packed_var_L5_5_ram_U/tmp_579_reg_23236_reg[34]_1
    SLICE_X44Y162        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     1.042 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_61_U/Strassen_p_rect_packed_var_L5_5_ram_U/tmp_1278_reg_23241[9]_i_2/O
                         net (fo=16, routed)          0.435     1.477    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ce09
    SLICE_X36Y161        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.047     1.524 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/q0[32]_i_7__0/O
                         net (fo=2, routed)           0.409     1.933    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/q0_reg[0]_4
    SLICE_X47Y153        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     2.014 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/q0[32]_i_2__2/O
                         net (fo=2, routed)           0.144     2.158    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/q0[32]_i_2__2_n_9
    SLICE_X47Y150        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.101     2.259 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/ram_reg_0_i_151__1/O
                         net (fo=2, routed)           0.149     2.408    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/ram_reg_0_i_151__1_n_9
    SLICE_X48Y152        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.134     2.542 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/ram_reg_0_i_258__0/O
                         net (fo=1, routed)           0.042     2.584    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/p_dmemUL_data_we01
    SLICE_X48Y152        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.049     2.633 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_i_150__1/O
                         net (fo=1, routed)           0.268     2.901    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/grp_Strassen_fu_394_p_dmemUL_data_we0
    SLICE_X48Y144        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.031     2.932 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_i_49__1/O
                         net (fo=8, routed)           0.594     3.526    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/WEA[0]
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.526    
  -------------------------------------------------------------------
                         slack                                 -0.612    

Slack (VIOLATED) :        -0.607ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_375_reg_23027_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.843ns (23.942%)  route 2.678ns (76.058%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_clk
    SLICE_X41Y164        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_375_reg_23027_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y164        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.072 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_375_reg_23027_reg[24]/Q
                         net (fo=1, routed)           0.148     0.220    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_7_0_0_i_11__15_0[20]
    SLICE_X41Y164        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     0.334 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_7_0_0_i_15__10/O
                         net (fo=1, routed)           0.255     0.589    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_7_0_0_i_15__10_n_9
    SLICE_X41Y164        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.133     0.722 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_7_0_0_i_11__15/O
                         net (fo=45, routed)          0.239     0.961    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_61_U/Strassen_p_rect_packed_var_L5_5_ram_U/tmp_579_reg_23236_reg[34]_1
    SLICE_X44Y162        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     1.042 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_61_U/Strassen_p_rect_packed_var_L5_5_ram_U/tmp_1278_reg_23241[9]_i_2/O
                         net (fo=16, routed)          0.435     1.477    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ce09
    SLICE_X36Y161        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.047     1.524 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/q0[32]_i_7__0/O
                         net (fo=2, routed)           0.409     1.933    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/q0_reg[0]_4
    SLICE_X47Y153        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     2.014 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/q0[32]_i_2__2/O
                         net (fo=2, routed)           0.144     2.158    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/q0[32]_i_2__2_n_9
    SLICE_X47Y150        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.101     2.259 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/ram_reg_0_i_151__1/O
                         net (fo=2, routed)           0.149     2.408    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/ram_reg_0_i_151__1_n_9
    SLICE_X48Y152        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.134     2.542 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_s_fu_8699/ram_reg_0_i_258__0/O
                         net (fo=1, routed)           0.042     2.584    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/p_dmemUL_data_we01
    SLICE_X48Y152        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.049     2.633 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_i_150__1/O
                         net (fo=1, routed)           0.268     2.901    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/grp_Strassen_fu_394_p_dmemUL_data_we0
    SLICE_X48Y144        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.031     2.932 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ram_reg_0_i_49__1/O
                         net (fo=8, routed)           0.589     3.521    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/WEA[0]
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                 -0.607    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 13:47:16 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 19232 |     0 |   1182240 |  1.63 |
|   LUT as Logic             | 18035 |     0 |   1182240 |  1.53 |
|   LUT as Memory            |  1197 |     0 |    591840 |  0.20 |
|     LUT as Distributed RAM |  1123 |     0 |           |       |
|     LUT as Shift Register  |    74 |     0 |           |       |
| CLB Registers              | 14907 |     0 |   2364480 |  0.63 |
|   Register as Flip Flop    | 14907 |     0 |   2364480 |  0.63 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1166 |     0 |    147780 |  0.79 |
| F7 Muxes                   |   106 |     0 |    591120 |  0.02 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 54    |          Yes |         Set |            - |
| 14853 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  3988 |     0 |    147780 |  2.70 |
|   CLBL                                     |  1901 |     0 |           |       |
|   CLBM                                     |  2087 |     0 |           |       |
| LUT as Logic                               | 18035 |     0 |   1182240 |  1.53 |
|   using O5 output only                     |   107 |       |           |       |
|   using O6 output only                     | 12717 |       |           |       |
|   using O5 and O6                          |  5211 |       |           |       |
| LUT as Memory                              |  1197 |     0 |    591840 |  0.20 |
|   LUT as Distributed RAM                   |  1123 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    17 |       |           |       |
|     using O5 and O6                        |  1106 |       |           |       |
|   LUT as Shift Register                    |    74 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    14 |       |           |       |
|     using O5 and O6                        |    60 |       |           |       |
| CLB Registers                              | 14907 |     0 |   2364480 |  0.63 |
|   Register driven from within the CLB      |  7434 |       |           |       |
|   Register driven from outside the CLB     |  7473 |       |           |       |
|     LUT in front of the register is unused |  4139 |       |           |       |
|     LUT in front of the register is used   |  3334 |       |           |       |
| Unique Control Sets                        |   615 |       |    295560 |  0.21 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 29.5 |     0 |      2160 |  1.37 |
|   RAMB36/FIFO*    |   28 |     0 |      2160 |  1.30 |
|     RAMB36E2 only |   28 |       |           |       |
|   RAMB18          |    3 |     0 |      4320 |  0.07 |
|     RAMB18E2 only |    3 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14853 |            Register |
| LUT4     |  6090 |                 CLB |
| LUT6     |  5425 |                 CLB |
| LUT2     |  4375 |                 CLB |
| LUT5     |  3882 |                 CLB |
| LUT3     |  2819 |                 CLB |
| RAMS32   |  2221 |                 CLB |
| CARRY8   |  1166 |                 CLB |
| LUT1     |   655 |                 CLB |
| SRL16E   |   134 |                 CLB |
| MUXF7    |   106 |                 CLB |
| FDSE     |    54 |            Register |
| RAMB36E2 |    28 |           Block Ram |
| DSP48E2  |    12 |          Arithmetic |
| RAMS64E  |     8 |                 CLB |
| RAMB18E2 |     3 |           Block Ram |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  3988 |    0 |    0 |   8.10 |   0.00 |   0.00 |
|   CLBL                     |  1901 |    0 |    0 |   7.73 |   0.00 |   0.00 |
|   CLBM                     |  2087 |    0 |    0 |   8.46 |   0.00 |   0.00 |
| CLB LUTs                   | 19232 |    0 |    0 |   4.88 |   0.00 |   0.00 |
|   LUT as Logic             | 18035 |    0 |    0 |   4.58 |   0.00 |   0.00 |
|   LUT as Memory            |  1197 |    0 |    0 |   0.61 |   0.00 |   0.00 |
|     LUT as Distributed RAM |  1123 |    0 |    0 |   0.57 |   0.00 |   0.00 |
|     LUT as Shift Register  |    74 |    0 |    0 |   0.04 |   0.00 |   0.00 |
| CLB Registers              | 14907 |    0 |    0 |   1.89 |   0.00 |   0.00 |
| CARRY8                     |  1166 |    0 |    0 |   2.37 |   0.00 |   0.00 |
| F7 Muxes                   |   106 |    0 |    0 |   0.05 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  29.5 |    0 |    0 |   4.10 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    28 |    0 |    0 |   3.89 |   0.00 |   0.00 |
|   RAMB18                   |     3 |    0 |    0 |   0.21 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    12 |    0 |    0 |   0.53 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   615 |    0 |    0 |   0.62 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 13:47:17 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.669     -344.629                   1683                43533        0.028        0.000                      0                43533        1.155        0.000                       0                 17330  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.669     -344.629                   1683                43533        0.028        0.000                      0                43533        1.155        0.000                       0                 17330  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         1683  Failing Endpoints,  Worst Slack       -0.669ns,  Total Violation     -344.629ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.669ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 1.396ns (37.986%)  route 2.279ns (62.014%))
  Logic Levels:           9  (CARRY8=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=366, routed)         0.548     1.406    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1090[0]
    SLICE_X32Y159        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.496 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3163/O
                         net (fo=1, routed)           0.012     1.508    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_995[1]
    SLICE_X32Y159        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.196     1.704 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1676/O[6]
                         net (fo=2, routed)           0.210     1.914    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_686[6]
    SLICE_X31Y162        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.047     1.961 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3016/O
                         net (fo=1, routed)           0.178     2.139    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_760_3
    SLICE_X32Y163        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     2.186 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1561/O
                         net (fo=1, routed)           0.040     2.226    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1561_n_9
    SLICE_X32Y163        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     2.257 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_760/O
                         net (fo=1, routed)           0.212     2.469    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_760_n_9
    SLICE_X33Y155        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.032     2.501 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_344__1/O
                         net (fo=1, routed)           0.091     2.592    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_56__0_1
    SLICE_X33Y152        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.031     2.623 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_172__2/O
                         net (fo=1, routed)           0.458     3.081    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_172__2_n_9
    SLICE_X40Y149        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.032     3.113 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_56__0/O
                         net (fo=1, routed)           0.123     3.236    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_56__0_n_9
    SLICE_X41Y148        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.032     3.268 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_6/O
                         net (fo=2, routed)           0.407     3.675    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[6]
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 -0.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/tmp_s_reg_519_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/tmp_31_reg_712_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.075ns  (logic 0.039ns (52.000%)  route 0.036ns (48.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_clk
    SLICE_X49Y199        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/tmp_s_reg_519_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y199        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/tmp_s_reg_519_reg[26]/Q
                         net (fo=2, routed)           0.036     0.075    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/tmp_31_reg_712_reg[31]_0[23]
    SLICE_X49Y199        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/tmp_31_reg_712_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17384, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/ap_clk
    SLICE_X49Y199        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/tmp_31_reg_712_reg[23]/C
                         clock pessimism              0.000     0.000    
    SLICE_X49Y199        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/tmp_31_reg_712_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X0Y33  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X0Y33  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X0Y33  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-0.669355, worst hold slack (WHS)=0.028000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.669355) is less than 0
HLS EXTRACTION: calculating BRAM count: (3 bram18) + 2 * (28 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 19232 14907 12 59 0 74 3988 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 13:47:17 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           3988
LUT:          19232
FF:           14907
DSP:             12
BRAM:            59
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.901
CP achieved post-implementation:    3.969
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_2048/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:47:18 2020...
INFO: [HLS 200-112] Total elapsed time: 2410.68 seconds; peak allocated memory: 578.231 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jan 25 13:47:19 2020...
