m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/simulation/modelsim
vimage
Z1 !s110 1615320080
!i10b 1
!s100 CVN>T;EhQ=A`Hz4BJ`3=_1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I;j6FVJJ@a=i=_D32:LC1m0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1615318724
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/image.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/image.v
!i122 3
L0 40 61
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1615320080.000000
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/image.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/image.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus
Z6 tCvgOpt 0
vpll_1080p
R1
!i10b 1
!s100 0Z9HACO7da2B:hn?JBBEl3
R2
Idal2e^zSg]F4lF9T]UMW;1
R3
R0
w1614748332
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/pll_1080p_sim/pll_1080p.vo
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/pll_1080p_sim/pll_1080p.vo
!i122 2
Z7 L0 32 264
R4
r1
!s85 0
31
R5
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/pll_1080p_sim/pll_1080p.vo|
!s90 -reportprogress|300|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/pll_1080p_sim/pll_1080p.vo|
!i113 1
R6
vpll_720p
R1
!i10b 1
!s100 INii=IOe_b<CzjQIW7MeG2
R2
IFVF=RFC1IGURLB?hCUBVz3
R3
R0
w1614747989
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/pll_720p_sim/pll_720p.vo
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/pll_720p_sim/pll_720p.vo
!i122 1
R7
R4
r1
!s85 0
31
R5
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/pll_720p_sim/pll_720p.vo|
!s90 -reportprogress|300|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/pll_720p_sim/pll_720p.vo|
!i113 1
R6
vtb
Z8 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z9 !s110 1615320081
!i10b 1
!s100 zhUb3R9KUzAKdVA9XKnAS0
R2
I[ZB7>z9aK:adj7_7e;FR33
R3
S1
R0
w1615320076
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/../source/tb.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/../source/tb.sv
!i122 9
L0 3 30
R4
r1
!s85 0
31
Z10 !s108 1615320081.000000
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/../source/tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/../source|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/../source/tb.sv|
!i113 1
Z11 o-sv -work work
!s92 -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/../source
R6
vvga_clock
R8
R9
!i10b 1
!s100 @2Yn3<cocJb?l8T]kzGD^0
R2
IhOeHO:`kVRQ6[0[F6Xne51
R3
S1
R0
w1615304650
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_clock.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_clock.sv
Z12 FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_parameters.svh
!i122 6
L0 1 133
R4
r1
!s85 0
31
R10
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_parameters.svh|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_clock.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_clock.sv|
!i113 1
R11
Z13 !s92 -sv -work work +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source
R6
vvga_controller
R8
R9
!i10b 1
!s100 1MM5kTHha1c6_mF40G21T1
R2
IMf]F:>iNz]mV_>k`2gQiW1
R3
S1
R0
w1615320009
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_controller.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_controller.sv
!i122 7
L0 2 54
R4
r1
!s85 0
31
R10
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_controller.sv|
!i113 1
R11
R13
R6
vvga_pixel_gen_rom
R8
R9
!i10b 1
!s100 e;B1T>L^3H6Wkl7zI;;cE1
R2
I9^nJ3<?dVB^9UH1zdl[EM1
R3
S1
R0
w1615318805
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_pixel_gen_rom.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_pixel_gen_rom.sv
R12
!i122 5
L0 1 142
R4
r1
!s85 0
31
R5
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_parameters.svh|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_pixel_gen_rom.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_pixel_gen_rom.sv|
!i113 1
R11
R13
R6
vvga_pll
R1
!i10b 1
!s100 [Gll4fToLS:ia0zb`2i1O0
R2
Ie=jC_0PS2JRFVWO^[<3g53
R3
R0
w1612468342
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/vga_pll_sim/vga_pll.vo
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/vga_pll_sim/vga_pll.vo
!i122 0
R7
R4
r1
!s85 0
31
R5
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/vga_pll_sim/vga_pll.vo|
!s90 -reportprogress|300|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/vga_pll_sim/vga_pll.vo|
!i113 1
R6
vvga_reset
R8
R1
!i10b 1
!s100 6z9PKEZ3IdGc:R35C3zT21
R2
ISnOA_[SeKH1_fi<4nc?=f0
R3
S1
R0
w1613076821
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_reset.sv
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_reset.sv
!i122 4
L0 1 28
R4
r1
!s85 0
31
R5
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_reset.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/source/vga_reset.sv|
!i113 1
R11
R13
R6
