// Seed: 1881818057
module module_0 (
    input wand module_0,
    input supply1 id_1,
    input wand id_2
    , id_4
);
  assign id_4 = 1;
  wire id_5 = id_4;
endmodule
module module_1 (
    output wor id_0,
    inout tri id_1,
    output logic id_2,
    output supply1 id_3,
    input logic id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    output logic id_8,
    input uwire id_9,
    input tri0 id_10,
    output wand id_11,
    input tri0 id_12,
    input wand id_13,
    input wire id_14,
    input wor id_15,
    output tri0 id_16
);
  always @(*) begin
    id_2 <= id_4;
    id_8 <= -id_4 % id_7;
  end
  module_0(
      id_6, id_5, id_13
  );
endmodule
