# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do pong_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/imem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:09 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/imem.v 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 03:14:09 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC5/Submission {C:/Users/leowe/Downloads/Labs/PC5/Submission/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:09 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC5/Submission" C:/Users/leowe/Downloads/Labs/PC5/Submission/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 03:14:09 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC5/Submission {C:/Users/leowe/Downloads/Labs/PC5/Submission/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:09 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC5/Submission" C:/Users/leowe/Downloads/Labs/PC5/Submission/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 03:14:09 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC5/Submission {C:/Users/leowe/Downloads/Labs/PC5/Submission/opcode_decode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:09 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC5/Submission" C:/Users/leowe/Downloads/Labs/PC5/Submission/opcode_decode.v 
# -- Compiling module opcode_decode
# 
# Top level modules:
# 	opcode_decode
# End time: 03:14:09 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC5/Submission {C:/Users/leowe/Downloads/Labs/PC5/Submission/my_dffe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:09 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC5/Submission" C:/Users/leowe/Downloads/Labs/PC5/Submission/my_dffe.v 
# -- Compiling module my_dffe
# 
# Top level modules:
# 	my_dffe
# End time: 03:14:09 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC5/Submission {C:/Users/leowe/Downloads/Labs/PC5/Submission/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:09 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC5/Submission" C:/Users/leowe/Downloads/Labs/PC5/Submission/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 03:14:09 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/pong.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:10 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/pong.v 
# -- Compiling module pong
# 
# Top level modules:
# 	pong
# End time: 03:14:10 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/vga_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:10 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/vga_controller.v 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 03:14:10 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/video_sync_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:10 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/video_sync_generator.v 
# -- Compiling module video_sync_generator
# 
# Top level modules:
# 	video_sync_generator
# End time: 03:14:10 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/pong_renderer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:10 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/pong_renderer.v 
# -- Compiling module pong_renderer
# 
# Top level modules:
# 	pong_renderer
# End time: 03:14:10 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:10 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/ball_motion.v 
# -- Compiling module ball_motion
# 
# Top level modules:
# 	ball_motion
# End time: 03:14:10 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/paddle_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:10 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/paddle_control.v 
# -- Compiling module paddle_control
# 
# Top level modules:
# 	paddle_control
# End time: 03:14:10 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/PS2_Controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:10 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/PS2_Controller.v 
# -- Compiling module PS2_Controller
# 
# Top level modules:
# 	PS2_Controller
# End time: 03:14:10 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/Altera_UP_PS2_Data_In.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:10 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/Altera_UP_PS2_Data_In.v 
# -- Compiling module Altera_UP_PS2_Data_In
# 
# Top level modules:
# 	Altera_UP_PS2_Data_In
# End time: 03:14:10 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/Altera_UP_PS2_Command_Out.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:10 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/Altera_UP_PS2_Command_Out.v 
# -- Compiling module Altera_UP_PS2_Command_Out
# 
# Top level modules:
# 	Altera_UP_PS2_Command_Out
# End time: 03:14:10 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/PS2_Interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:10 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/PS2_Interface.v 
# -- Compiling module PS2_Interface
# 
# Top level modules:
# 	PS2_Interface
# End time: 03:14:10 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/dmem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:10 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/dmem.v 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 03:14:10 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:11 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/dmem_ram.v 
# -- Compiling module dmem_ram
# 
# Top level modules:
# 	dmem_ram
# End time: 03:14:11 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/processor_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:14:11 on Dec 11,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/processor_tb.v 
# -- Compiling module processor_tb
# 
# Top level modules:
# 	processor_tb
# End time: 03:14:11 on Dec 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  processor_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" processor_tb 
# Start time: 03:14:11 on Dec 11,2025
# Loading work.processor_tb
# Loading work.imem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  time | addr | prev_addr | q
#    0 |    0 |         x | 00000000
# 5000 |    1 |         0 | 00000000
# 15000 |    2 |         1 | 00000000
# 25000 |    3 |         2 | 00000001
# 35000 |    4 |         3 | 00000002
# 45000 |    5 |         4 | 00000003
# 55000 |    6 |         5 | 00000004
# 65000 |    7 |         6 | 00000005
# 75000 |    8 |         7 | 00000006
# 85000 |    9 |         8 | 00000007
# 95000 |   10 |         9 | 00000008
# 105000 |   10 |        10 | 00000009
# 115000 |   10 |        10 | 0000000a
# ** Note: $finish    : C:/Users/leowe/Downloads/Labs/PC6/processor_tb.v(38)
#    Time: 145 ns  Iteration: 1  Instance: /processor_tb
# 1
# Break in Module processor_tb at C:/Users/leowe/Downloads/Labs/PC6/processor_tb.v line 38
# End time: 03:28:29 on Dec 11,2025, Elapsed time: 0:14:18
# Errors: 0, Warnings: 0
