// Seed: 3719830953
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  input wire id_14;
  assign module_1.id_6 = 0;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wor  id_17 = 1;
  wire id_18;
  ;
  parameter [-1 : 1] id_19 = 1'b0;
  assign id_8 = id_6;
  parameter id_20 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input tri id_6;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7,
      id_3,
      id_6,
      id_1,
      id_7,
      id_5,
      id_7,
      id_6,
      id_7,
      id_5,
      id_7,
      id_1,
      id_3,
      id_7
  );
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = id_1;
  uwire id_8;
  wire  id_9;
  assign id_8 = -1;
  wire  id_10;
  logic id_11;
  ;
  logic id_12 = -1;
  wire  id_13;
endmodule
