// Seed: 1413893417
module module_0 (
    output tri  id_0,
    output tri  id_1,
    output wire id_2,
    input  wand id_3
);
  logic [7:0] id_5;
  final begin : LABEL_0
    id_5#(-1) [""] <= -1'b0;
  end
endmodule
module module_1 #(
    parameter id_15 = 32'd4,
    parameter id_7  = 32'd76
) (
    input wand id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri1 id_3,
    input wand id_4,
    input wor id_5,
    output tri1 id_6,
    input supply1 _id_7,
    output supply0 id_8,
    output tri0 id_9,
    input wand id_10,
    input wire id_11,
    input tri0 id_12
);
  wor [-1 : id_7] id_14;
  parameter id_15 = -1;
  localparam id_16 = id_15;
  assign id_8 = id_16;
  final $signed(id_15);
  ;
  wire [id_15 : 1  ==  id_7] id_17;
  assign id_6 = 1;
  wire  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ;
  assign id_30 = id_7;
  wire id_47;
  wire [-1 'b0 : -1 'b0 !=  -1] id_48;
  assign id_6  = 1'b0 == id_38;
  assign id_14 = 1;
  module_0 modCall_1 (
      id_9,
      id_6,
      id_6,
      id_5
  );
  logic id_49;
  ;
endmodule
