// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Primary design header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.

#ifndef _Vmullin_8row_c_wrapper_H_
#define _Vmullin_8row_c_wrapper_H_

#include "verilated.h"
class Vmullin_8row_c_wrapper__Syms;

//----------

VL_MODULE(Vmullin_8row_c_wrapper) {
  public:
    // CELLS
    // Public to allow access to /*verilator_public*/ items;
    // otherwise the application code can consider these internals.
    
    // PORTS
    // The application code writes and reads these signals to
    // propagate new values into/out from the Verilated model.
    VL_IN64(acc_msb,63,0);
    VL_IN64(acc_lsb,63,0);
    VL_IN64(vec_a,63,0);
    VL_IN64(mtx_0,63,0);
    VL_IN64(mtx_1,63,0);
    VL_IN64(mtx_2,63,0);
    VL_IN64(mtx_3,63,0);
    VL_IN64(mtx_4,63,0);
    VL_IN64(mtx_5,63,0);
    VL_IN64(mtx_6,63,0);
    VL_IN64(mtx_7,63,0);
    VL_OUT64(res_msb,63,0);
    VL_OUT64(res_lsb,63,0);
    
    // LOCAL SIGNALS
    // Internals; generally not touched by application code
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_0__DOT__decode_posit_16bit_unrolled_posit__DOT__regime_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_0__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_1__DOT__decode_posit_16bit_unrolled_posit__DOT__regime_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_1__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_2__DOT__decode_posit_16bit_unrolled_posit__DOT__regime_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_2__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_3__DOT__decode_posit_16bit_unrolled_posit__DOT__regime_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_3__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_4__DOT__decode_posit_16bit_unrolled_posit__DOT__regime_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_4__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_5__DOT__decode_posit_16bit_unrolled_posit__DOT__regime_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_5__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_6__DOT__decode_posit_16bit_unrolled_posit__DOT__regime_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_6__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_7__DOT__decode_posit_16bit_unrolled_posit__DOT__regime_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_7__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__shift_onehot,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__expfrac_bits,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__regime_bits,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_shift_onehot_8bit_shift_onehot__DOT__xorlines,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__inv_rails,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__top_hidden_bit,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__frac_report,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__extended_prod_exp,6,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__prod_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_lhs_frac_rhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_inv_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_hidden_crossmultiplier_8bit_rhs_frac_lhs_sign__DOT__selected_frac,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__mul_frac_finisher_bitsbit_frac_report_shifted_frac__DOT__shift_selector,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__exp_trim_16bit_mul_prod_exp_prod_frc_short__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_exp,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_diff,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_exp_untrimmed,5,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__do_exp_clipping,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__clipping_value,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__overflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__exp_trim_16p1bit_add_sum_exp_sum_frc_trimmed_sum_gs__DOT__underflowed,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_0__DOT__encode_posit_16bit_result__DOT__shift_bin,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_0__DOT__encode_posit_16bit_result__DOT__enc_efrac_16bit_efrac_gs__DOT__leading_bits,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_0__DOT__encode_posit_16bit_result__DOT__enc_finalizer_16bit_posit__DOT__infzero,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_1__DOT__encode_posit_16bit_result__DOT__shift_bin,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_1__DOT__encode_posit_16bit_result__DOT__enc_efrac_16bit_efrac_gs__DOT__leading_bits,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_1__DOT__encode_posit_16bit_result__DOT__enc_finalizer_16bit_posit__DOT__infzero,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_2__DOT__encode_posit_16bit_result__DOT__shift_bin,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_2__DOT__encode_posit_16bit_result__DOT__enc_efrac_16bit_efrac_gs__DOT__leading_bits,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_2__DOT__encode_posit_16bit_result__DOT__enc_finalizer_16bit_posit__DOT__infzero,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_3__DOT__encode_posit_16bit_result__DOT__shift_bin,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_3__DOT__encode_posit_16bit_result__DOT__enc_efrac_16bit_efrac_gs__DOT__leading_bits,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_3__DOT__encode_posit_16bit_result__DOT__enc_finalizer_16bit_posit__DOT__infzero,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_4__DOT__encode_posit_16bit_result__DOT__shift_bin,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_4__DOT__encode_posit_16bit_result__DOT__enc_efrac_16bit_efrac_gs__DOT__leading_bits,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_4__DOT__encode_posit_16bit_result__DOT__enc_finalizer_16bit_posit__DOT__infzero,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_5__DOT__encode_posit_16bit_result__DOT__shift_bin,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_5__DOT__encode_posit_16bit_result__DOT__enc_efrac_16bit_efrac_gs__DOT__leading_bits,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_5__DOT__encode_posit_16bit_result__DOT__enc_finalizer_16bit_posit__DOT__infzero,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_6__DOT__encode_posit_16bit_result__DOT__shift_bin,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_6__DOT__encode_posit_16bit_result__DOT__enc_efrac_16bit_efrac_gs__DOT__leading_bits,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_6__DOT__encode_posit_16bit_result__DOT__enc_finalizer_16bit_posit__DOT__infzero,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_7__DOT__encode_posit_16bit_result__DOT__shift_bin,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_7__DOT__encode_posit_16bit_result__DOT__enc_efrac_16bit_efrac_gs__DOT__leading_bits,1,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_7__DOT__encode_posit_16bit_result__DOT__enc_finalizer_16bit_posit__DOT__infzero,0,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_0__DOT__decode_posit_16bit_unrolled_posit__DOT__shift_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_0__DOT__decode_posit_16bit_unrolled_posit__DOT__expfrac_bits,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_0__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_shift_onehot_16bit_shift_onehot__DOT__xorlines,13,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_1__DOT__decode_posit_16bit_unrolled_posit__DOT__shift_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_1__DOT__decode_posit_16bit_unrolled_posit__DOT__expfrac_bits,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_1__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_shift_onehot_16bit_shift_onehot__DOT__xorlines,13,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_2__DOT__decode_posit_16bit_unrolled_posit__DOT__shift_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_2__DOT__decode_posit_16bit_unrolled_posit__DOT__expfrac_bits,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_2__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_shift_onehot_16bit_shift_onehot__DOT__xorlines,13,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_3__DOT__decode_posit_16bit_unrolled_posit__DOT__shift_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_3__DOT__decode_posit_16bit_unrolled_posit__DOT__expfrac_bits,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_3__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_shift_onehot_16bit_shift_onehot__DOT__xorlines,13,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_4__DOT__decode_posit_16bit_unrolled_posit__DOT__shift_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_4__DOT__decode_posit_16bit_unrolled_posit__DOT__expfrac_bits,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_4__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_shift_onehot_16bit_shift_onehot__DOT__xorlines,13,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_5__DOT__decode_posit_16bit_unrolled_posit__DOT__shift_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_5__DOT__decode_posit_16bit_unrolled_posit__DOT__expfrac_bits,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_5__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_shift_onehot_16bit_shift_onehot__DOT__xorlines,13,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_6__DOT__decode_posit_16bit_unrolled_posit__DOT__shift_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_6__DOT__decode_posit_16bit_unrolled_posit__DOT__expfrac_bits,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_6__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_shift_onehot_16bit_shift_onehot__DOT__xorlines,13,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_7__DOT__decode_posit_16bit_unrolled_posit__DOT__shift_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_7__DOT__decode_posit_16bit_unrolled_posit__DOT__expfrac_bits,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_7__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_shift_onehot_16bit_shift_onehot__DOT__xorlines,13,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_initial_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col0_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col1_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col2_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col3_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col4_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col5_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col6_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_0__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_1__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_2__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_3__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_4__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_5__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_6__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__decode_posit_wrapper8_col7_vector_7__DOT__decode_posit_8bit_unrolled_posit__DOT__dec_regime_8bit_regime_bits__DOT__regime_onehot,13,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__full_sum_result,11,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__add_rightshift_16p1bit_shft_sub_frac__DOT__summary,15,1);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__frc_shift_onehot,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__sum_frc_untrimmed,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_0__DOT__encode_posit_16bit_result__DOT__regime_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_0__DOT__encode_posit_16bit_result__DOT__enc_shifted_frac_gs_16bit_shifted_frac_gs__DOT__summary_accumulator,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_1__DOT__encode_posit_16bit_result__DOT__regime_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_1__DOT__encode_posit_16bit_result__DOT__enc_shifted_frac_gs_16bit_shifted_frac_gs__DOT__summary_accumulator,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_2__DOT__encode_posit_16bit_result__DOT__regime_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_2__DOT__encode_posit_16bit_result__DOT__enc_shifted_frac_gs_16bit_shifted_frac_gs__DOT__summary_accumulator,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_3__DOT__encode_posit_16bit_result__DOT__regime_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_3__DOT__encode_posit_16bit_result__DOT__enc_shifted_frac_gs_16bit_shifted_frac_gs__DOT__summary_accumulator,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_4__DOT__encode_posit_16bit_result__DOT__regime_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_4__DOT__encode_posit_16bit_result__DOT__enc_shifted_frac_gs_16bit_shifted_frac_gs__DOT__summary_accumulator,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_5__DOT__encode_posit_16bit_result__DOT__regime_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_5__DOT__encode_posit_16bit_result__DOT__enc_shifted_frac_gs_16bit_shifted_frac_gs__DOT__summary_accumulator,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_6__DOT__encode_posit_16bit_result__DOT__regime_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_6__DOT__encode_posit_16bit_result__DOT__enc_shifted_frac_gs_16bit_shifted_frac_gs__DOT__summary_accumulator,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_7__DOT__encode_posit_16bit_result__DOT__regime_onehot,14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_7__DOT__encode_posit_16bit_result__DOT__enc_shifted_frac_gs_16bit_shifted_frac_gs__DOT__summary_accumulator,14,0);
    //char	__VpadToAlign2844[4];
    VL_SIGW(mullin_8row_c_wrapper__DOT__vec,119,0,4);
    VL_SIGW(mullin_8row_c_wrapper__DOT__acc_1,191,0,6);
    VL_SIGW(mullin_8row_c_wrapper__DOT__acc_5,191,0,6);
    VL_SIGW(mullin_8row_c_wrapper__DOT__col_1,119,0,4);
    VL_SIGW(mullin_8row_c_wrapper__DOT__col_3,119,0,4);
    VL_SIGW(mullin_8row_c_wrapper__DOT__col_4,119,0,4);
    VL_SIGW(mullin_8row_c_wrapper__DOT__col_0,119,0,4);
    VL_SIGW(mullin_8row_c_wrapper__DOT__acc_2,191,0,6);
    VL_SIGW(mullin_8row_c_wrapper__DOT__acc_7,191,0,6);
    VL_SIGW(mullin_8row_c_wrapper__DOT__col_7,119,0,4);
    VL_SIGW(mullin_8row_c_wrapper__DOT__col_5,119,0,4);
    VL_SIGW(mullin_8row_c_wrapper__DOT__acc_0,191,0,6);
    VL_SIGW(mullin_8row_c_wrapper__DOT__acc_3,191,0,6);
    VL_SIGW(mullin_8row_c_wrapper__DOT__acc_4,191,0,6);
    VL_SIGW(mullin_8row_c_wrapper__DOT__acc_6,191,0,6);
    VL_SIGW(mullin_8row_c_wrapper__DOT__col_6,119,0,4);
    VL_SIGW(mullin_8row_c_wrapper__DOT__acc_8,191,0,6);
    VL_SIGW(mullin_8row_c_wrapper__DOT__col_2,119,0,4);
    VL_SIG(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_0__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__regime_onehot,29,1);
    VL_SIG(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_1__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__regime_onehot,29,1);
    VL_SIG(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_2__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__regime_onehot,29,1);
    VL_SIG(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_3__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__regime_onehot,29,1);
    VL_SIG(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_4__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__regime_onehot,29,1);
    VL_SIG(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_5__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__regime_onehot,29,1);
    VL_SIG(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_6__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__regime_onehot,29,1);
    VL_SIG(mullin_8row_c_wrapper__DOT__decode_posit_wrapper16_initial_accumulators_7__DOT__decode_posit_16bit_unrolled_posit__DOT__dec_regime_16bit_regime_bits__DOT__regime_onehot,29,1);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__DOT__general_mul_result,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_0_add_f_0__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_1_add_f_1__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_2_add_f_2__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_3_add_f_3__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_4_add_f_4__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_5_add_f_5__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_6_add_f_6__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_mul_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__z_acc_f,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_acc_wins_acc_dom_exp_acc_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__DOT__add_theoretical_16p1bit_mul_wins_mul_dom_exp_mul_dom_frc__DOT__sum_frac,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mullin_addition_cleanup_add_e_7_add_f_7__DOT__add_find_shift_onehot_16bit_frc_shift_onehot__DOT__sumvalue,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_0__DOT__encode_posit_16bit_result__DOT__shifted_frac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_0__DOT__encode_posit_16bit_result__DOT__efrac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_1__DOT__encode_posit_16bit_result__DOT__shifted_frac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_1__DOT__encode_posit_16bit_result__DOT__efrac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_2__DOT__encode_posit_16bit_result__DOT__shifted_frac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_2__DOT__encode_posit_16bit_result__DOT__efrac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_3__DOT__encode_posit_16bit_result__DOT__shifted_frac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_3__DOT__encode_posit_16bit_result__DOT__efrac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_4__DOT__encode_posit_16bit_result__DOT__shifted_frac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_4__DOT__encode_posit_16bit_result__DOT__efrac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_5__DOT__encode_posit_16bit_result__DOT__shifted_frac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_5__DOT__encode_posit_16bit_result__DOT__efrac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_6__DOT__encode_posit_16bit_result__DOT__shifted_frac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_6__DOT__encode_posit_16bit_result__DOT__efrac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_7__DOT__encode_posit_16bit_result__DOT__shifted_frac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__encode_posit_wrapper_res_wires_7__DOT__encode_posit_16bit_result__DOT__efrac_gs,16,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__initial_accumulators[8],23,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__col7_vector[8],14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__col2_vector[8],14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__col3_vector[8],14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__col5_vector[8],14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__res_wires[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__col0_vector[8],14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__col1_vector[8],14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__col6_vector[8],14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__col4_vector[8],14,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__initial_vector[8],14,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__add_sgn[8],0,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mul_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__ur_acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mtx_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__add_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mtx_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mtx_f[8],7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mul_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__vec_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__acc_s[8],2,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mul_raw_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__acc_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__ur_acc_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__add_zer[8],0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__add_provisional_exp[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__add_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__vec_s[8],2,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__add_provisional_frc[8],17,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__mul_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__vec_f[8],7,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT__add_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__add_sgn[8],0,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mul_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__ur_acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mtx_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__add_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mtx_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mtx_f[8],7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mul_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__vec_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__acc_s[8],2,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mul_raw_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__acc_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__ur_acc_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__add_zer[8],0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__add_provisional_exp[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__add_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__vec_s[8],2,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__add_provisional_frc[8],17,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__mul_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__vec_f[8],7,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT__add_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__add_sgn[8],0,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mul_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__ur_acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mtx_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__add_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mtx_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mtx_f[8],7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mul_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__vec_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__acc_s[8],2,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mul_raw_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__acc_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__ur_acc_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__add_zer[8],0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__add_provisional_exp[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__add_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__vec_s[8],2,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__add_provisional_frc[8],17,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__mul_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__vec_f[8],7,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT__add_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__add_sgn[8],0,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mul_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__ur_acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mtx_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__add_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mtx_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mtx_f[8],7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mul_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__vec_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__acc_s[8],2,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mul_raw_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__acc_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__ur_acc_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__add_zer[8],0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__add_provisional_exp[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__add_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__vec_s[8],2,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__add_provisional_frc[8],17,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__mul_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__vec_f[8],7,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT__add_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__add_sgn[8],0,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mul_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__ur_acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mtx_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__add_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mtx_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mtx_f[8],7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mul_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__vec_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__acc_s[8],2,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mul_raw_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__acc_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__ur_acc_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__add_zer[8],0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__add_provisional_exp[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__add_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__vec_s[8],2,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__add_provisional_frc[8],17,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__mul_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__vec_f[8],7,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT__add_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__add_sgn[8],0,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mul_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__ur_acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mtx_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__add_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mtx_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mtx_f[8],7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mul_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__vec_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__acc_s[8],2,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mul_raw_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__acc_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__ur_acc_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__add_zer[8],0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__add_provisional_exp[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__add_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__vec_s[8],2,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__add_provisional_frc[8],17,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__mul_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__vec_f[8],7,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT__add_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__add_sgn[8],0,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mul_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__ur_acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mtx_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__add_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mtx_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mtx_f[8],7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mul_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__vec_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__acc_s[8],2,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mul_raw_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__acc_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__ur_acc_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__add_zer[8],0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__add_provisional_exp[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__add_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__vec_s[8],2,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__add_provisional_frc[8],17,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__mul_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__vec_f[8],7,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT__add_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__add_sgn[8],0,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mul_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__ur_acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mtx_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__acc_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__add_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mtx_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mtx_f[8],7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mul_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__vec_e[8],3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__acc_s[8],2,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mul_raw_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__acc_f[8],15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__ur_acc_f[8],15,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__add_zer[8],0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__add_provisional_exp[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__add_s[8],2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__vec_s[8],2,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__add_provisional_frc[8],17,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__mul_e[8],4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__vec_f[8],7,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT__add_f[8],15,0);
    
    // LOCAL VARIABLES
    // Internals; generally not touched by application code
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_state_add_s_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_state_add_s_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_state_add_s_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_state_add_s_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_state_add_s_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_state_add_s_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_state_add_s_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_f,7,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_e,3,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_0__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_0__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_0__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_1__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_1__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_1__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_2__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_2__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_2__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_3__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_3__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_3__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_4__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_4__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_4__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_5__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_5__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_5__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_6__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_6__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_6__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_e,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_zerocheck,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_7__sum_sgn,0,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_7__mul_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_state_add_s_7__acc_s,2,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_exp,4,0);
    VL_SIG8(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__sgn,0,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_0_acc_f_0__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_1_acc_f_1__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_2_acc_f_2__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_3_acc_f_3__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_4_acc_f_4__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_5_acc_f_5__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_6_acc_f_6__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__round_accumulator___05F16bit_acc_e_7_acc_f_7__ur_acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_0_mul_e_0_mul_f_0__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_1_mul_e_1_mul_f_1__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_2_mul_e_2_mul_f_2__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_3_mul_e_3_mul_f_3__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_4_mul_e_4_mul_f_4__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_5_mul_e_5_mul_f_5__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_6_mul_e_6_mul_f_6__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_mul_8_to_16bit_mul_s_7_mul_e_7_mul_f_7__raw_m,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_0_add_provisional_exp_0_add_provisional_frc_0__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_0__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_1_add_provisional_exp_1_add_provisional_frc_1__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_1__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_2_add_provisional_exp_2_add_provisional_frc_2__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_2__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_3_add_provisional_exp_3_add_provisional_frc_3__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_3__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_4_add_provisional_exp_4_add_provisional_frc_4__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_4__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_5_add_provisional_exp_5_add_provisional_frc_5__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_5__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_6_add_provisional_exp_6_add_provisional_frc_6__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_6__lhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__mul_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_frc_add_16_add_sgn_7_add_provisional_exp_7_add_provisional_frc_7__acc_f,15,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__rhs_frac,12,0);
    VL_SIG16(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__add_zero_checker_16bit_add_zer_7__lhs_frac,12,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_1_acc_1__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_2_acc_2__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_3_acc_3__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_4_acc_4__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_5_acc_5__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_6_acc_6__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_7_acc_7__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_0_add_f_0__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_1_add_f_1__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_2_add_f_2__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_3_add_f_3__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_4_add_f_4__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_5_add_f_5__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_6_add_f_6__provisional_frc,17,0);
    VL_SIG(mullin_8row_c_wrapper__DOT__mullinrow_8_acc_8__DOT____Vcellinp__mullin_addition_cleanup_add_e_7_add_f_7__provisional_frc,17,0);
    
    // INTERNAL VARIABLES
    // Internals; generally not touched by application code
    Vmullin_8row_c_wrapper__Syms*	__VlSymsp;		// Symbol table
    
    // PARAMETERS
    // Parameters marked /*verilator public*/ for use by application code
    
    // CONSTRUCTORS
  private:
    Vmullin_8row_c_wrapper& operator= (const Vmullin_8row_c_wrapper&);	///< Copying not allowed
    Vmullin_8row_c_wrapper(const Vmullin_8row_c_wrapper&);	///< Copying not allowed
  public:
    /// Construct the model; called by application code
    /// The special name  may be used to make a wrapper with a
    /// single model invisible WRT DPI scope names.
    Vmullin_8row_c_wrapper(const char* name="TOP");
    /// Destroy the model; called (often implicitly) by application code
    ~Vmullin_8row_c_wrapper();
    
    // USER METHODS
    
    // API METHODS
    /// Evaluate the model.  Application must call when inputs change.
    void eval();
    /// Simulation complete, run final blocks.  Application must call on completion.
    void final();
    
    // INTERNAL METHODS
  private:
    static void _eval_initial_loop(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
  public:
    void __Vconfigure(Vmullin_8row_c_wrapper__Syms* symsp, bool first);
  private:
    static QData	_change_request(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
  public:
    static void	_combo__TOP__1(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__101(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__103(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__105(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__107(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__109(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__11(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__111(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__113(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__115(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__117(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__119(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__121(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__123(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__125(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__127(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__129(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__13(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__131(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__133(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__135(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__137(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__139(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__141(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__143(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__145(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__147(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__149(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__15(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__151(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__153(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__155(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__157(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__159(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__161(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__163(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__165(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__17(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__19(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__21(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__23(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__25(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__27(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__29(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__3(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__31(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__33(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__35(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__37(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__39(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__41(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__43(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__45(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__47(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__49(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__5(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__51(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__53(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__55(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__57(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__59(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__61(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__63(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__65(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__67(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__69(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__7(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__71(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__73(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__75(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__77(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__79(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__81(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__83(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__85(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__87(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__89(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__9(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__91(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__93(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__95(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__97(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_combo__TOP__99(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
  private:
    void	_configure_coverage(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp, bool first);
    void	_ctor_var_reset();
  public:
    static void	_eval(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_eval_initial(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_eval_settle(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__10(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__100(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__102(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__104(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__106(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__108(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__110(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__112(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__114(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__116(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__118(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__12(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__120(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__122(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__124(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__126(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__128(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__130(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__132(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__134(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__136(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__138(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__14(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__140(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__142(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__144(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__146(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__148(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__150(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__152(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__154(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__156(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__158(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__16(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__160(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__162(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__164(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__166(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__18(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__2(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__20(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__22(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__24(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__26(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__28(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__30(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__32(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__34(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__36(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__38(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__4(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__40(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__42(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__44(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__46(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__48(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__50(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__52(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__54(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__56(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__58(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__6(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__60(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__62(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__64(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__66(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__68(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__70(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__72(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__74(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__76(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__78(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__8(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__80(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__82(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__84(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__86(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__88(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__90(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__92(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__94(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__96(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
    static void	_settle__TOP__98(Vmullin_8row_c_wrapper__Syms* __restrict vlSymsp);
} VL_ATTR_ALIGNED(128);

#endif  /*guard*/
