Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 10 10:03:17 2025
| Host         : DESKTOP-JOMNG4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3202)
5. checking no_input_delay (21)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1105)
---------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: clk_F (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: clk_RR (HIGH)

 There are 992 register/latch pins with no clock driven by root clock pin: clk_WB (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: scan/count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3202)
---------------------------------------------------
 There are 3202 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3216          inf        0.000                      0                 3216           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3216 Endpoints
Min Delay          3216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AWR/RF/outdata_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.776ns  (logic 3.508ns (32.557%)  route 7.268ns (67.443%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[30]/C
    SLICE_X78Y99         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  AWR/RF/outdata_reg[30]/Q
                         net (fo=32, routed)          2.301     2.734    AWR/RF/W_Data[30]
    SLICE_X76Y104        LUT6 (Prop_lut6_I5_O)        0.105     2.839 r  AWR/RF/seg_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.839    AWR/RF/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X76Y104        MUXF7 (Prop_muxf7_I0_O)      0.173     3.012 r  AWR/RF/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.419     6.431    AWR/RF/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.255     6.686 r  AWR/RF/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.548     8.234    seg_OBUF[7]
    H19                  OBUF (Prop_obuf_I_O)         2.542    10.776 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.776    seg[7]
    H19                                                               r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Addr_B[1]
                            (input port)
  Destination:            AWR/RB/outdata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.760ns  (logic 1.480ns (13.752%)  route 9.280ns (86.248%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  R_Addr_B[1] (IN)
                         net (fo=0)                   0.000     0.000    R_Addr_B[1]
    W7                   IBUF (Prop_ibuf_I_O)         0.919     0.919 r  R_Addr_B_IBUF[1]_inst/O
                         net (fo=256, routed)         8.176     9.094    rf/R_Addr_B_IBUF[1]
    SLICE_X73Y94         LUT6 (Prop_lut6_I2_O)        0.105     9.199 r  rf/outdata[3]_i_13__0/O
                         net (fo=1, routed)           0.000     9.199    rf/outdata[3]_i_13__0_n_0
    SLICE_X73Y94         MUXF7 (Prop_muxf7_I1_O)      0.206     9.405 r  rf/outdata_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.676    10.081    rf/outdata_reg[3]_i_5__0_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I5_O)        0.250    10.331 r  rf/outdata[3]_i_1__0/O
                         net (fo=1, routed)           0.428    10.760    AWR/RB/outdata_reg[31]_3[3]
    SLICE_X73Y92         FDCE                                         r  AWR/RB/outdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.617ns  (logic 3.530ns (33.244%)  route 7.088ns (66.756%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[30]/C
    SLICE_X78Y99         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  AWR/RF/outdata_reg[30]/Q
                         net (fo=32, routed)          2.301     2.734    AWR/RF/W_Data[30]
    SLICE_X76Y104        LUT6 (Prop_lut6_I5_O)        0.105     2.839 r  AWR/RF/seg_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.839    AWR/RF/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X76Y104        MUXF7 (Prop_muxf7_I0_O)      0.173     3.012 r  AWR/RF/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.412     6.423    AWR/RF/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.255     6.678 r  AWR/RF/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.375     8.054    seg_OBUF[4]
    K22                  OBUF (Prop_obuf_I_O)         2.564    10.617 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.617    seg[4]
    K22                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.554ns  (logic 3.338ns (31.633%)  route 7.215ns (68.367%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[30]/C
    SLICE_X78Y99         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  AWR/RF/outdata_reg[30]/Q
                         net (fo=32, routed)          2.301     2.734    AWR/RF/W_Data[30]
    SLICE_X76Y104        LUT6 (Prop_lut6_I5_O)        0.105     2.839 r  AWR/RF/seg_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.839    AWR/RF/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X76Y104        MUXF7 (Prop_muxf7_I0_O)      0.173     3.012 r  AWR/RF/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.412     6.423    AWR/RF/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.241     6.664 r  AWR/RF/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.503     8.167    seg_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         2.386    10.554 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.554    seg[2]
    H20                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Addr_B[1]
                            (input port)
  Destination:            AWR/RB/outdata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.553ns  (logic 1.473ns (13.954%)  route 9.081ns (86.046%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  R_Addr_B[1] (IN)
                         net (fo=0)                   0.000     0.000    R_Addr_B[1]
    W7                   IBUF (Prop_ibuf_I_O)         0.919     0.919 r  R_Addr_B_IBUF[1]_inst/O
                         net (fo=256, routed)         8.119     9.037    rf/R_Addr_B_IBUF[1]
    SLICE_X75Y96         LUT6 (Prop_lut6_I2_O)        0.105     9.142 r  rf/outdata[1]_i_8__0/O
                         net (fo=1, routed)           0.000     9.142    rf/outdata[1]_i_8__0_n_0
    SLICE_X75Y96         MUXF7 (Prop_muxf7_I0_O)      0.199     9.341 r  rf/outdata_reg[1]_i_3__0/O
                         net (fo=1, routed)           0.481     9.822    rf/outdata_reg[1]_i_3__0_n_0
    SLICE_X73Y99         LUT6 (Prop_lut6_I1_O)        0.250    10.072 r  rf/outdata[1]_i_1__0/O
                         net (fo=1, routed)           0.481    10.553    AWR/RB/outdata_reg[31]_3[1]
    SLICE_X73Y99         FDCE                                         r  AWR/RB/outdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.481ns  (logic 3.531ns (33.690%)  route 6.950ns (66.310%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[30]/C
    SLICE_X78Y99         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  AWR/RF/outdata_reg[30]/Q
                         net (fo=32, routed)          2.301     2.734    AWR/RF/W_Data[30]
    SLICE_X76Y104        LUT6 (Prop_lut6_I5_O)        0.105     2.839 r  AWR/RF/seg_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.839    AWR/RF/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X76Y104        MUXF7 (Prop_muxf7_I0_O)      0.173     3.012 r  AWR/RF/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.113     6.125    AWR/RF/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.263     6.388 r  AWR/RF/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.536     7.924    seg_OBUF[5]
    J22                  OBUF (Prop_obuf_I_O)         2.557    10.481 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.481    seg[5]
    J22                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.476ns  (logic 3.344ns (31.919%)  route 7.132ns (68.081%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[30]/C
    SLICE_X78Y99         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  AWR/RF/outdata_reg[30]/Q
                         net (fo=32, routed)          2.301     2.734    AWR/RF/W_Data[30]
    SLICE_X76Y104        LUT6 (Prop_lut6_I5_O)        0.105     2.839 r  AWR/RF/seg_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.839    AWR/RF/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X76Y104        MUXF7 (Prop_muxf7_I0_O)      0.173     3.012 r  AWR/RF/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.419     6.431    AWR/RF/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.241     6.672 r  AWR/RF/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.412     8.084    seg_OBUF[1]
    H22                  OBUF (Prop_obuf_I_O)         2.392    10.476 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.476    seg[1]
    H22                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_Addr_B[1]
                            (input port)
  Destination:            AWR/RB/outdata_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.266ns  (logic 1.467ns (14.287%)  route 8.799ns (85.713%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  R_Addr_B[1] (IN)
                         net (fo=0)                   0.000     0.000    R_Addr_B[1]
    W7                   IBUF (Prop_ibuf_I_O)         0.919     0.919 r  R_Addr_B_IBUF[1]_inst/O
                         net (fo=256, routed)         7.907     8.826    rf/R_Addr_B_IBUF[1]
    SLICE_X74Y99         LUT5 (Prop_lut5_I2_O)        0.105     8.931 r  rf/outdata[14]_i_12/O
                         net (fo=1, routed)           0.000     8.931    rf/outdata[14]_i_12_n_0
    SLICE_X74Y99         MUXF7 (Prop_muxf7_I0_O)      0.201     9.132 r  rf/outdata_reg[14]_i_5__0/O
                         net (fo=1, routed)           0.892    10.024    rf/outdata_reg[14]_i_5__0_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I5_O)        0.242    10.266 r  rf/outdata[14]_i_1__0/O
                         net (fo=1, routed)           0.000    10.266    AWR/RB/outdata_reg[31]_3[14]
    SLICE_X75Y102        FDCE                                         r  AWR/RB/outdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.178ns  (logic 3.384ns (33.248%)  route 6.794ns (66.752%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y101        FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[27]/C
    SLICE_X76Y101        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  AWR/RF/outdata_reg[27]/Q
                         net (fo=32, routed)          1.924     2.357    AWR/RF/W_Data[27]
    SLICE_X79Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.462 r  AWR/RF/seg_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.462    AWR/RF/seg_OBUF[7]_inst_i_6_n_0
    SLICE_X79Y104        MUXF7 (Prop_muxf7_I0_O)      0.199     2.661 r  AWR/RF/seg_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           3.369     6.030    AWR/RF/sel0[3]
    SLICE_X0Y131         LUT4 (Prop_lut4_I0_O)        0.250     6.280 r  AWR/RF/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.501     7.781    seg_OBUF[6]
    G20                  OBUF (Prop_obuf_I_O)         2.397    10.178 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.178    seg[6]
    G20                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.153ns  (logic 3.341ns (32.912%)  route 6.811ns (67.088%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[30]/C
    SLICE_X78Y99         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  AWR/RF/outdata_reg[30]/Q
                         net (fo=32, routed)          2.301     2.734    AWR/RF/W_Data[30]
    SLICE_X76Y104        LUT6 (Prop_lut6_I5_O)        0.105     2.839 r  AWR/RF/seg_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.839    AWR/RF/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X76Y104        MUXF7 (Prop_muxf7_I0_O)      0.173     3.012 r  AWR/RF/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.113     6.125    AWR/RF/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.241     6.366 r  AWR/RF/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.398     7.763    seg_OBUF[3]
    K21                  OBUF (Prop_obuf_I_O)         2.389    10.153 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.153    seg[3]
    K21                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AWR/RF/outdata_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/REG_Files_reg[29][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.631%)  route 0.125ns (49.369%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[9]/C
    SLICE_X82Y99         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  AWR/RF/outdata_reg[9]/Q
                         net (fo=32, routed)          0.125     0.253    rf/D[9]
    SLICE_X84Y99         FDCE                                         r  rf/REG_Files_reg[29][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/REG_Files_reg[1][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.164ns (63.806%)  route 0.093ns (36.194%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[14]/C
    SLICE_X78Y99         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  AWR/RF/outdata_reg[14]/Q
                         net (fo=32, routed)          0.093     0.257    rf/D[14]
    SLICE_X79Y99         FDPE                                         r  rf/REG_Files_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/REG_Files_reg[25][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[12]/C
    SLICE_X85Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  AWR/RF/outdata_reg[12]/Q
                         net (fo=32, routed)          0.122     0.263    rf/D[12]
    SLICE_X85Y97         FDCE                                         r  rf/REG_Files_reg[25][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/REG_Files_reg[4][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.606%)  route 0.135ns (51.394%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[18]/C
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  AWR/RF/outdata_reg[18]/Q
                         net (fo=32, routed)          0.135     0.263    rf/D[18]
    SLICE_X83Y100        FDPE                                         r  rf/REG_Files_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/REG_Files_reg[19][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.416%)  route 0.128ns (47.584%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[10]/C
    SLICE_X79Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  AWR/RF/outdata_reg[10]/Q
                         net (fo=32, routed)          0.128     0.269    rf/D[10]
    SLICE_X78Y95         FDCE                                         r  rf/REG_Files_reg[19][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/REG_Files_reg[26][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.579%)  route 0.138ns (49.421%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[12]/C
    SLICE_X85Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  AWR/RF/outdata_reg[12]/Q
                         net (fo=32, routed)          0.138     0.279    rf/D[12]
    SLICE_X87Y97         FDCE                                         r  rf/REG_Files_reg[26][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/REG_Files_reg[22][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.605%)  route 0.131ns (44.395%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[23]/C
    SLICE_X78Y102        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  AWR/RF/outdata_reg[23]/Q
                         net (fo=32, routed)          0.131     0.295    rf/D[23]
    SLICE_X78Y103        FDCE                                         r  rf/REG_Files_reg[22][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/REG_Files_reg[3][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.164ns (54.560%)  route 0.137ns (45.440%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[14]/C
    SLICE_X78Y99         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  AWR/RF/outdata_reg[14]/Q
                         net (fo=32, routed)          0.137     0.301    rf/D[14]
    SLICE_X78Y98         FDCE                                         r  rf/REG_Files_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/REG_Files_reg[21][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.128ns (40.469%)  route 0.188ns (59.531%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[9]/C
    SLICE_X82Y99         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  AWR/RF/outdata_reg[9]/Q
                         net (fo=32, routed)          0.188     0.316    rf/D[9]
    SLICE_X83Y99         FDCE                                         r  rf/REG_Files_reg[21][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWR/RF/outdata_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/REG_Files_reg[19][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.266%)  route 0.178ns (55.734%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDCE                         0.000     0.000 r  AWR/RF/outdata_reg[15]/C
    SLICE_X83Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  AWR/RF/outdata_reg[15]/Q
                         net (fo=32, routed)          0.178     0.319    rf/D[15]
    SLICE_X86Y98         FDCE                                         r  rf/REG_Files_reg[19][15]/D
  -------------------------------------------------------------------    -------------------





