Analysis & Synthesis report for ov7725_uart
Sat May 15 10:25:42 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat May 15 10:25:42 2021           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; ov7725_uart                                 ;
; Top-level Entity Name              ; ov7725_uart                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; ov7725_uart        ; ov7725_uart        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-------------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |ov7725_uart|pll_clk:u_pll_clk ; ipCores/pll_clk.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat May 15 10:25:37 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov7725_uart -c ov7725_uart
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ril/vpg_source/vpg.v
    Info (12023): Found entity 1: vpg File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/vpg_source/vpg.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file ril/vpg_source/vga_generator.v
    Info (12023): Found entity 1: vga_generator File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/vpg_source/vga_generator.v Line: 33
Info (15248): File "/home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/vpg.v" is a duplicate of already analyzed file "/home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/vpg_source/vpg.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file ril/hdml/vpg.v
Info (15248): File "/home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/vga_generator.v" is a duplicate of already analyzed file "/home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/vpg_source/vga_generator.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file ril/hdml/vga_generator.v
Info (12021): Found 1 design units, including 1 entities, in source file ril/hdml/I2C_HDMI_Config.v
    Info (12023): Found entity 1: I2C_HDMI_Config File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/I2C_HDMI_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ril/hdml/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ril/hdml/HDMI_TX.v
    Info (12023): Found entity 1: HDMI_TX File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file ril/hdml/AUDIO_IF.v
    Info (12023): Found entity 1: AUDIO_IF File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/AUDIO_IF.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file ril/clk_div.v
    Info (12023): Found entity 1: clk_div File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/clk_div.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ril/tx.v
    Info (12023): Found entity 1: tx File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ril/sdram/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/sdram_cmd.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ril/sdram/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/sdram_controller.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ril/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/sdram_ctrl.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ril/sdram/sdram_data.v
    Info (12023): Found entity 1: sdram_data File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/sdram_data.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ril/sdram/sdram_fifo_ctrl.v
    Info (12023): Found entity 1: sdram_fifo_ctrl File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/sdram_fifo_ctrl.v Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file ril/sdram/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file ril/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/sdram_top.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ril/sdram/wrfifo.v
    Info (12023): Found entity 1: wrfifo File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/wrfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ril/sdram/rdfifo.v
    Info (12023): Found entity 1: rdfifo File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/rdfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ril/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/i2c_dri.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ril/i2c_ov7725_rgb565_cfg.v
    Info (12023): Found entity 1: i2c_ov7725_rgb565_cfg File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/i2c_ov7725_rgb565_cfg.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ril/ov7725_uart.v
    Info (12023): Found entity 1: ov7725_uart File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/ov7725_uart.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ril/cmos_capture_data.v
    Info (12023): Found entity 1: cmos_capture_data File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/cmos_capture_data.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ipCores/pll_clk.v
    Info (12023): Found entity 1: pll_clk File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ipCores/pll_clk.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file ril/sdram/async_fifo.v
    Info (12023): Found entity 1: async_fifo File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/async_fifo.v Line: 2
    Info (12023): Found entity 2: GrayCounter File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/async_fifo.v Line: 97
Warning (10236): Verilog HDL Implicit Net warning at vpg.v(74): created implicit net for "vpg_pclk" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/vpg_source/vpg.v Line: 74
Warning (10236): Verilog HDL Implicit Net warning at HDMI_TX.v(168): created implicit net for "reset_n" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 168
Warning (10236): Verilog HDL Implicit Net warning at HDMI_TX.v(173): created implicit net for "pll_1536k" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 173
Warning (10236): Verilog HDL Implicit Net warning at ov7725_uart.v(184): created implicit net for "clk_uart9600" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/ov7725_uart.v Line: 184
Warning (10236): Verilog HDL Implicit Net warning at ov7725_uart.v(244): created implicit net for "hdmi_sclk" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/ov7725_uart.v Line: 244
Info (12127): Elaborating entity "ov7725_uart" for the top level hierarchy
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:u_pll_clk" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/ov7725_uart.v Line: 115
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ipCores/pll_clk.v Line: 112
Info (12130): Elaborated megafunction instantiation "pll_clk:u_pll_clk|altpll:altpll_component" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ipCores/pll_clk.v Line: 112
Info (12133): Instantiated megafunction "pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter: File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ipCores/pll_clk.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-57861"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/pll_clk_altpll.v Line: 31
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated" File: /home/slab/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "i2c_ov7725_rgb565_cfg" for hierarchy "i2c_ov7725_rgb565_cfg:u_i2c_cfg" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/ov7725_uart.v Line: 126
Info (12128): Elaborating entity "i2c_dri" for hierarchy "i2c_dri:u_i2c_dri" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/ov7725_uart.v Line: 150
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 26 to match size of target (9) File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/i2c_dri.v Line: 81
Info (12128): Elaborating entity "cmos_capture_data" for hierarchy "cmos_capture_data:u_cmos_capture_data" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/ov7725_uart.v Line: 165
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:u_sdram_top" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/ov7725_uart.v Line: 208
Info (12128): Elaborating entity "sdram_fifo_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/sdram_top.v Line: 119
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/sdram_fifo_ctrl.v Line: 263
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/wrfifo.v Line: 83
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/wrfifo.v Line: 83
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter: File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/wrfifo.v Line: 83
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_d2l1.tdf
    Info (12023): Found entity 1: dcfifo_d2l1 File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dcfifo_d2l1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_d2l1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_d2l1:auto_generated" File: /home/slab/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf
    Info (12023): Found entity 1: a_gray2bin_tsa File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/a_gray2bin_tsa.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_tsa" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_d2l1:auto_generated|a_gray2bin_tsa:rdptr_g_gray2bin" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dcfifo_d2l1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf
    Info (12023): Found entity 1: a_graycounter_sh6 File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/a_graycounter_sh6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_sh6" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_d2l1:auto_generated|a_graycounter_sh6:rdptr_g1p" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dcfifo_d2l1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf
    Info (12023): Found entity 1: a_graycounter_ovb File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/a_graycounter_ovb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ovb" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_d2l1:auto_generated|a_graycounter_ovb:wrptr_g1p" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dcfifo_d2l1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uc61.tdf
    Info (12023): Found entity 1: altsyncram_uc61 File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/altsyncram_uc61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uc61" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_d2l1:auto_generated|altsyncram_uc61:fifo_ram" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dcfifo_d2l1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_d2l1:auto_generated|dffpipe_pe9:rs_brp" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dcfifo_d2l1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8 File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/alt_synch_pipe_vd8.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_d2l1:auto_generated|alt_synch_pipe_vd8:rs_dgwp" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dcfifo_d2l1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_d2l1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/alt_synch_pipe_vd8.tdf Line: 35
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_d2l1:auto_generated|alt_synch_pipe_vd8:ws_dgrp" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dcfifo_d2l1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2h5.tdf
    Info (12023): Found entity 1: cmpr_2h5 File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/cmpr_2h5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_2h5" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_d2l1:auto_generated|cmpr_2h5:rdempty_eq_comp1_lsb" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dcfifo_d2l1.tdf Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1h5.tdf
    Info (12023): Found entity 1: cmpr_1h5 File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/cmpr_1h5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_1h5" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_d2l1:auto_generated|cmpr_1h5:rdempty_eq_comp1_msb" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dcfifo_d2l1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf
    Info (12023): Found entity 1: mux_9d7 File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/mux_9d7.tdf Line: 23
Info (12128): Elaborating entity "mux_9d7" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_d2l1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dcfifo_d2l1.tdf Line: 91
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/sdram_fifo_ctrl.v Line: 279
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/rdfifo.v Line: 83
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/rdfifo.v Line: 83
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter: File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/rdfifo.v Line: 83
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_03l1.tdf
    Info (12023): Found entity 1: dcfifo_03l1 File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dcfifo_03l1.tdf Line: 45
Info (12128): Elaborating entity "dcfifo_03l1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_03l1:auto_generated" File: /home/slab/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e98 File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/alt_synch_pipe_e98.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_e98" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_03l1:auto_generated|alt_synch_pipe_e98:rs_dgwp" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dcfifo_03l1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8 File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/alt_synch_pipe_0e8.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_03l1:auto_generated|alt_synch_pipe_0e8:ws_dgrp" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dcfifo_03l1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_03l1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/db/alt_synch_pipe_0e8.tdf Line: 35
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/sdram_top.v Line: 151
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/sdram_controller.v Line: 80
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/sdram_controller.v Line: 104
Info (12128): Elaborating entity "sdram_data" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/sdram/sdram_controller.v Line: 117
Info (12128): Elaborating entity "HDMI_TX" for hierarchy "HDMI_TX:u_hdmi_tx" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/ov7725_uart.v Line: 247
Warning (10034): Output port "NET_TXD" at HDMI_TX.v(109) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 109
Warning (10034): Output port "AUDIO_DIN_MFP1" at HDMI_TX.v(55) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 55
Warning (10034): Output port "AUDIO_MCLK" at HDMI_TX.v(58) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 58
Warning (10034): Output port "AUDIO_SCL_SS_n" at HDMI_TX.v(61) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 61
Warning (10034): Output port "AUDIO_SCLK_MFP3" at HDMI_TX.v(62) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 62
Warning (10034): Output port "AUDIO_SDA_MOSI" at HDMI_TX.v(63) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 63
Warning (10034): Output port "AUDIO_SPI_SELECT" at HDMI_TX.v(64) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 64
Warning (10034): Output port "FLASH_DCLK" at HDMI_TX.v(69) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 69
Warning (10034): Output port "FLASH_NCSO" at HDMI_TX.v(70) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 70
Warning (10034): Output port "FLASH_RESET_n" at HDMI_TX.v(71) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 71
Warning (10034): Output port "GSENSOR_PD" at HDMI_TX.v(74) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 74
Warning (10034): Output port "GSENSOR_ST" at HDMI_TX.v(75) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 75
Warning (10034): Output port "LIGHT_I2C_SCL" at HDMI_TX.v(92) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 92
Warning (10034): Output port "NET_MDC" at HDMI_TX.v(99) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 99
Warning (10034): Output port "NET_PCF_EN" at HDMI_TX.v(101) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 101
Warning (10034): Output port "NET_RESET_n" at HDMI_TX.v(102) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 102
Warning (10034): Output port "NET_TX_EN" at HDMI_TX.v(108) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 108
Warning (10034): Output port "PMONITOR_I2C_SCL" at HDMI_TX.v(113) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 113
Warning (10034): Output port "RH_TEMP_I2C_SCL" at HDMI_TX.v(118) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 118
Warning (10034): Output port "SD_CLK" at HDMI_TX.v(122) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 122
Warning (10034): Output port "SD_CMD_DIR" at HDMI_TX.v(124) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 124
Warning (10034): Output port "SD_D0_DIR" at HDMI_TX.v(125) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 125
Warning (10034): Output port "SD_SEL" at HDMI_TX.v(129) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 129
Warning (10034): Output port "TEMP_CS_n" at HDMI_TX.v(135) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 135
Warning (10034): Output port "TEMP_SC" at HDMI_TX.v(136) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 136
Warning (10034): Output port "USB_CS" at HDMI_TX.v(141) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 141
Warning (10034): Output port "USB_RESET_n" at HDMI_TX.v(146) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 146
Warning (10034): Output port "USB_STP" at HDMI_TX.v(147) has no driver File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 147
Info (12128): Elaborating entity "vpg" for hierarchy "HDMI_TX:u_hdmi_tx|vpg:u_vpg" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 187
Info (12128): Elaborating entity "vga_generator" for hierarchy "HDMI_TX:u_hdmi_tx|vpg:u_vpg|vga_generator:u_vga_generator" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/vpg_source/vpg.v Line: 97
Info (10264): Verilog HDL Case Statement information at vga_generator.v(197): all case item expressions in this case statement are onehot File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/vpg_source/vga_generator.v Line: 197
Info (12128): Elaborating entity "AUDIO_IF" for hierarchy "HDMI_TX:u_hdmi_tx|AUDIO_IF:u_AVG" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 195
Warning (10230): Verilog HDL assignment warning at AUDIO_IF.v(113): truncated value with size 32 to match size of target (6) File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/AUDIO_IF.v Line: 113
Warning (10230): Verilog HDL assignment warning at AUDIO_IF.v(129): truncated value with size 32 to match size of target (7) File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/AUDIO_IF.v Line: 129
Warning (10230): Verilog HDL assignment warning at AUDIO_IF.v(155): truncated value with size 32 to match size of target (6) File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/AUDIO_IF.v Line: 155
Info (12128): Elaborating entity "I2C_HDMI_Config" for hierarchy "HDMI_TX:u_hdmi_tx|I2C_HDMI_Config:u_I2C_HDMI_Config" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 204
Warning (10230): Verilog HDL assignment warning at I2C_HDMI_Config.v(45): truncated value with size 32 to match size of target (16) File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/I2C_HDMI_Config.v Line: 45
Warning (10230): Verilog HDL assignment warning at I2C_HDMI_Config.v(93): truncated value with size 32 to match size of target (6) File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/I2C_HDMI_Config.v Line: 93
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "HDMI_TX:u_hdmi_tx|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0" File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/I2C_HDMI_Config.v Line: 61
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/I2C_Controller.v Line: 90
Error (12006): Node instance "u_sys_pll" instantiates undefined entity "sys_pll". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/hdml/HDMI_TX.v Line: 174
Error (12006): Node instance "u_pll" instantiates undefined entity "pll". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/slab/Desktop/SLAB_Mousecam/Quartus/ov7725_uart/ril/vpg_source/vpg.v Line: 75
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 43 warnings
    Error: Peak virtual memory: 377 megabytes
    Error: Processing ended: Sat May 15 10:25:42 2021
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:16


