<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: ADC group regular - Trigger source</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">ADC group regular - Trigger source<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___a_d_c___l_l.html">ADC</a> &raquo; <a class="el" href="group___a_d_c___l_l___exported___constants.html">ADC Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga90a8a5a2d996f1cbff6c5bddf2b3a3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga90a8a5a2d996f1cbff6c5bddf2b3a3b1">LL_ADC_REG_TRIG_SOFTWARE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga90a8a5a2d996f1cbff6c5bddf2b3a3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338ecdbaff3e144bf9f92b3323198ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga338ecdbaff3e144bf9f92b3323198ef1">LL_ADC_REG_TRIG_EXT_TIM1_CH1</a>&#160;&#160;&#160;(ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga338ecdbaff3e144bf9f92b3323198ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac78425449f98de2bd378cbb4055328d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gac78425449f98de2bd378cbb4055328d4">LL_ADC_REG_TRIG_EXT_TIM1_CH2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gac78425449f98de2bd378cbb4055328d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f60bb8af5f9c47678e785e3a2a96f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga3f60bb8af5f9c47678e785e3a2a96f2c">LL_ADC_REG_TRIG_EXT_TIM1_CH3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga3f60bb8af5f9c47678e785e3a2a96f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cd96b28f1f907767c2f6409905fb158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga0cd96b28f1f907767c2f6409905fb158">LL_ADC_REG_TRIG_EXT_TIM2_CH2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga0cd96b28f1f907767c2f6409905fb158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bfcd22bd5e095e3fe14c320100f0e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga71bfcd22bd5e095e3fe14c320100f0e8">LL_ADC_REG_TRIG_EXT_TIM2_CH3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga71bfcd22bd5e095e3fe14c320100f0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f9664cea7f84e7d90bae72857396f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga09f9664cea7f84e7d90bae72857396f1">LL_ADC_REG_TRIG_EXT_TIM2_CH4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga09f9664cea7f84e7d90bae72857396f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bf89d5f1db8f584475996017259d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga46bf89d5f1db8f584475996017259d48">LL_ADC_REG_TRIG_EXT_TIM2_TRGO</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga46bf89d5f1db8f584475996017259d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f0605f98e94f2410c66a9af10b86fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga08f0605f98e94f2410c66a9af10b86fd">LL_ADC_REG_TRIG_EXT_TIM3_CH1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga08f0605f98e94f2410c66a9af10b86fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514aa3dcb9eebf7b6762d1fdcafc7c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga514aa3dcb9eebf7b6762d1fdcafc7c57">LL_ADC_REG_TRIG_EXT_TIM3_TRGO</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga514aa3dcb9eebf7b6762d1fdcafc7c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441f7667ba7d76593058b101006148d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga441f7667ba7d76593058b101006148d9">LL_ADC_REG_TRIG_EXT_TIM4_CH4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga441f7667ba7d76593058b101006148d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4e0ad1a5f96a1feaaa85bd1535b678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gadf4e0ad1a5f96a1feaaa85bd1535b678">LL_ADC_REG_TRIG_EXT_TIM5_CH1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gadf4e0ad1a5f96a1feaaa85bd1535b678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9fa0d7703c01c86a95ab96f4b06c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga3c9fa0d7703c01c86a95ab96f4b06c31">LL_ADC_REG_TRIG_EXT_TIM5_CH2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga3c9fa0d7703c01c86a95ab96f4b06c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3153387adb7094704bb936424985a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gac3153387adb7094704bb936424985a7c">LL_ADC_REG_TRIG_EXT_TIM5_CH3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gac3153387adb7094704bb936424985a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cbba0354b9c4aded6183412f295009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gab1cbba0354b9c4aded6183412f295009">LL_ADC_REG_TRIG_EXT_TIM8_CH1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gab1cbba0354b9c4aded6183412f295009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a085e349b1ae316be6b3eff5f5dffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga11a085e349b1ae316be6b3eff5f5dffa">LL_ADC_REG_TRIG_EXT_TIM8_TRGO</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga11a085e349b1ae316be6b3eff5f5dffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c34cd6a13e26b44f01937abad442a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga67c34cd6a13e26b44f01937abad442a6">LL_ADC_REG_TRIG_EXT_EXTI_LINE11</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga67c34cd6a13e26b44f01937abad442a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga67c34cd6a13e26b44f01937abad442a6" name="ga67c34cd6a13e26b44f01937abad442a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67c34cd6a13e26b44f01937abad442a6">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_EXTI_LINE11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_EXTI_LINE11&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: external interrupt line 11. Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga338ecdbaff3e144bf9f92b3323198ef1" name="ga338ecdbaff3e144bf9f92b3323198ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga338ecdbaff3e144bf9f92b3323198ef1">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM1_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM1_CH1&#160;&#160;&#160;(ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM1 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="gac78425449f98de2bd378cbb4055328d4" name="gac78425449f98de2bd378cbb4055328d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac78425449f98de2bd378cbb4055328d4">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM1_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM1_CH2&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM1 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga3f60bb8af5f9c47678e785e3a2a96f2c" name="ga3f60bb8af5f9c47678e785e3a2a96f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f60bb8af5f9c47678e785e3a2a96f2c">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM1_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM1_CH3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM1 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga0cd96b28f1f907767c2f6409905fb158" name="ga0cd96b28f1f907767c2f6409905fb158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cd96b28f1f907767c2f6409905fb158">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM2_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM2_CH2&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM2 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga71bfcd22bd5e095e3fe14c320100f0e8" name="ga71bfcd22bd5e095e3fe14c320100f0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71bfcd22bd5e095e3fe14c320100f0e8">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM2_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM2_CH3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM2 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga09f9664cea7f84e7d90bae72857396f1" name="ga09f9664cea7f84e7d90bae72857396f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09f9664cea7f84e7d90bae72857396f1">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM2_CH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM2_CH4&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM2 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga46bf89d5f1db8f584475996017259d48" name="ga46bf89d5f1db8f584475996017259d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46bf89d5f1db8f584475996017259d48">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM2_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM2 TRGO. Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga08f0605f98e94f2410c66a9af10b86fd" name="ga08f0605f98e94f2410c66a9af10b86fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08f0605f98e94f2410c66a9af10b86fd">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM3_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM3_CH1&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM3 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga514aa3dcb9eebf7b6762d1fdcafc7c57" name="ga514aa3dcb9eebf7b6762d1fdcafc7c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga514aa3dcb9eebf7b6762d1fdcafc7c57">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM3_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM3 TRGO. Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga441f7667ba7d76593058b101006148d9" name="ga441f7667ba7d76593058b101006148d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga441f7667ba7d76593058b101006148d9">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM4_CH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM4_CH4&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM4 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="gadf4e0ad1a5f96a1feaaa85bd1535b678" name="gadf4e0ad1a5f96a1feaaa85bd1535b678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf4e0ad1a5f96a1feaaa85bd1535b678">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM5_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM5_CH1&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM5 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga3c9fa0d7703c01c86a95ab96f4b06c31" name="ga3c9fa0d7703c01c86a95ab96f4b06c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c9fa0d7703c01c86a95ab96f4b06c31">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM5_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM5_CH2&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM5 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="gac3153387adb7094704bb936424985a7c" name="gac3153387adb7094704bb936424985a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3153387adb7094704bb936424985a7c">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM5_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM5_CH3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM5 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="gab1cbba0354b9c4aded6183412f295009" name="gab1cbba0354b9c4aded6183412f295009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1cbba0354b9c4aded6183412f295009">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM8_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM8_CH1&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM8 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga11a085e349b1ae316be6b3eff5f5dffa" name="ga11a085e349b1ae316be6b3eff5f5dffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11a085e349b1ae316be6b3eff5f5dffa">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_EXT_TIM8_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a> | ADC_REG_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger from external IP: TIM8 TRGO. Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga90a8a5a2d996f1cbff6c5bddf2b3a3b1" name="ga90a8a5a2d996f1cbff6c5bddf2b3a3b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90a8a5a2d996f1cbff6c5bddf2b3a3b1">&#9670;&nbsp;</a></span>LL_ADC_REG_TRIG_SOFTWARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_TRIG_SOFTWARE&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular conversion trigger internal: SW start. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
