$date
  Mon Feb  9 23:04:13 2026
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_two_seven_seg $end
$var reg 4 ! d[3:0] $end
$var reg 7 " first_part[6:0] $end
$var reg 7 # second_part[6:0] $end
$scope module uut $end
$var reg 4 $ d[3:0] $end
$var reg 7 % first_part[6:0] $end
$var reg 7 & second_part[6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0111111 "
b0111111 #
b0000 $
b0111111 %
b0111111 &
#10000000
b0001 !
b0000110 #
b0001 $
b0000110 &
#20000000
b0010 !
b1011011 #
b0010 $
b1011011 &
#30000000
b0011 !
b1001111 #
b0011 $
b1001111 &
#40000000
b0100 !
b1100110 #
b0100 $
b1100110 &
#50000000
b0101 !
b1101101 #
b0101 $
b1101101 &
#60000000
b0110 !
b1111101 #
b0110 $
b1111101 &
#70000000
b0111 !
b0000111 #
b0111 $
b0000111 &
#80000000
b1000 !
b1111111 #
b1000 $
b1111111 &
#90000000
b1001 !
b1101111 #
b1001 $
b1101111 &
#100000000
b1010 !
b0000110 "
b0111111 #
b1010 $
b0000110 %
b0111111 &
#110000000
b1011 !
b0000110 #
b1011 $
b0000110 &
#120000000
b1100 !
b1011011 #
b1100 $
b1011011 &
#140000000
b0000 !
b0111111 "
b0111111 #
b0000 $
b0111111 %
b0111111 &
