0.6
2019.1
May 24 2019
15:06:07
D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT16/SCS_TT16.sim/sim_1/synth/timing/xsim/CDELAY_TB_time_synth.v,1578535879,verilog,,,,SCS_TT;SCS_TT_CTR;SCS_TT_TT_CDELAY_0_0;SCS_TT_TT_CDELAY_0_1;SCS_TT_TT_CDELAY_1_0;SCS_TT_TT_CDELAY_2_0;SCS_TT_TT_CDELAY_2_1;SCS_TT_TT_DETECTOR_0_0;SCS_TT_wrapper;TT_CDELAY;TT_CDELAY_0;TT_CDELAY_1;TT_CDELAY_2;TT_CDELAY_3;TT_DETECTOR;c_addsub_v12_0_13_fabric_legacy;c_addsub_v12_0_13_legacy;c_addsub_v12_0_13_lut6_legacy;c_counter_binary_v12_0_13;c_counter_binary_v12_0_13_legacy;c_counter_binary_v12_0_13_viv;c_reg_fd_v12_0_6_viv;glbl,,,,,,,,
D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT16/SCS_TT16.srcs/sim_1/new/CDELAY_TB.vhd,1578535044,vhdl,,,,cdelay_tb,,,,,,,,
D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT16/SCS_TT16.srcs/sim_1/new/SCS_TT_TB.vhd,1578535499,vhdl,,,,scs_tt_tb,,,,,,,,
D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/SCS_TT16/SCS_TT16.srcs/sources_1/new/TT_CDELAY.vhd,1578527696,vhdl,,,,tt_cdelay,,,,,,,,
