
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/pa.fromHdl.tcl
# create_project -name ADS8681_Test -dir "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/planAhead_run_3" -part xc6slx9csg324-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file '/home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {verilog/src/clock_div4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {verilog/src/stm32h7_pssi_8bus_32bits.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {verilog/src/main.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top main $srcset
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9csg324-2
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/verilog/src/clock_div4.v" into library work
Analyzing Verilog file "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/verilog/src/stm32h7_pssi_8bus_32bits.v" into library work
Analyzing Verilog file "/home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/verilog/src/main.v" into library work
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/csg324/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/main.ucf]
Finished Parsing UCF File [/home/grzegorz/git/ADS8681_Test/Software/FPGA/ADS8681_Test/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 58532b33
open_rtl_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.500 ; gain = 208.359
update_compile_order -fileset sim_1
startgroup
set_property package_pin V8 [get_ports pssi_de_io]
endgroup
set_property is_loc_fixed false [get_ports [list  pssi_de_io]]
set_property is_loc_fixed true [get_ports [list  pssi_de_io]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Sep  6 01:09:18 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
