<block name="alu2.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		pa pb pc pd pe pf pg ph pi pj 
	</inputs>

	<outputs>
		out:pp out:pk out:pl out:pm out:pn out:po 
	</outputs>

	<clocks>
		
	</clocks>

	<block name="out:po" instance="io[0]" mode="outpad">
		<inputs>
			<port name="outpad">po </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:po" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="po" instance="clb[1]" mode="clb">
		<inputs>
			<port name="I">[796] pa open [850] [831] [720] [788] [16] open [810] [857] [795] open open open [715] open ph nu1 [836] ns0 open pj [15] [14] open [56] [817] open open [852] ne1 [790] pg [719] [39] [81] [28] [23] open </port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]->clbouts1  open open open open open fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[72]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[5]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[15]->crossbar  clb.I[27]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[72]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[72]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[72]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[72] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[798]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[33]->crossbar  clb.I[17]->crossbar  clb.I[22]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[798]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[798]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[798]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[798] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[69]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[34]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  clb.I[0]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[69]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[69]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[69]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[69] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[832]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]->crossbar  clb.I[31]->crossbar  fle[2].out[0]->crossbar  fle[0].out[0]->crossbar  clb.I[36]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[832]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[832]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[832]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[832] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[83]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  clb.I[0]->crossbar  clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[83]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[83]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[83]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[83] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[858]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[5]->crossbar  clb.I[31]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[858]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[858]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[858]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[858] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[853]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[34]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[853]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[853]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[853]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[853] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[861]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]->crossbar  fle[4].out[0]->crossbar  fle[1].out[0]->crossbar  fle[6].out[0]->crossbar  clb.I[10]->crossbar  fle[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[861]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[861]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[861]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[861] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[864]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]->crossbar  fle[3].out[0]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  clb.I[30]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[864]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[864]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[864]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[864] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="po" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  fle[3].out[0]->crossbar  clb.I[19]->crossbar  fle[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="po" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="po" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="po" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">po </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="[836]" instance="clb[2]" mode="clb">
		<inputs>
			<port name="I">open [795] [720] [803] [90] open open ne1 open open open pa pc open open open open [20] [108] [818] open [715] [719] [688] [689] [697] [793] open open open [39] [107] [771] [772] nu1 [105] [145] [146] pb [821] </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  open open open open open open open fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[775]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[31]->crossbar  clb.I[18]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[775]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[775]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[775]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[775] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[796]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[32]->crossbar  clb.I[33]->crossbar  fle[0].out[0]->crossbar  clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[796]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[796]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[796]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[796] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[822]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[36]->crossbar  clb.I[37]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[822]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[822]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[822]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[822] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="nw0" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[31]->crossbar  clb.I[18]->crossbar  clb.I[32]->crossbar  clb.I[33]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="nw0" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="nw0" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="nw0" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">nw0 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[71]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[71]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[71]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[71]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[71] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[76]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[1].out[0]->crossbar  clb.I[30]->crossbar  fle[3].out[0]->crossbar  clb.I[4]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[76]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[76]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[76]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[76] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[37]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[30]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[37]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[37]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[37]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[37] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[8]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[1].out[0]->crossbar  clb.I[34]->crossbar  clb.I[30]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[8]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[8] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[73]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[1]->crossbar  fle[1].out[0]->crossbar  clb.I[19]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[73]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[73]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[73]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[73] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[836]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  fle[6].out[0]->crossbar  fle[4].out[0]->crossbar  fle[8].out[0]->crossbar  fle[5].out[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[836]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[836]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[836]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[836] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="pe" instance="io[3]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="pe" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">pe </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="pf" instance="io[4]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="pf" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">pf </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="ph" instance="io[5]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="ph" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">ph </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="pg" instance="io[6]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="pg" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">pg </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="pj" instance="io[7]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="pj" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">pj </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="pa" instance="io[8]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="pa" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">pa </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="pc" instance="io[9]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="pc" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">pc </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="[831]" instance="clb[10]" mode="clb">
		<inputs>
			<port name="I">pj pa open [696] [697] [716] open [854] open [719] [825] open open open open pf open [772] [775] pd [819] open nu1 open open open open open open open [7] pe open ph [771] pg [792] pb [796] [806] </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  open open fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[39]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[15]->crossbar  clb.I[33]->crossbar  clb.I[0]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[39]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[39]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[39]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[39] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[100]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[31]->crossbar  clb.I[15]->crossbar  clb.I[33]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[100]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[100]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[100]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[100] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[794]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[19]->crossbar  fle[0].out[0]->crossbar  fle[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[794]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[794]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[794]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[794] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[795]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[36]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[795]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[795]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[795]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[795] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[857]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  clb.I[30]->crossbar  clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[857]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[857]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[857]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[857] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="ne1" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="ne1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="ne1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="ne1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">ne1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[720]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[22]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[720]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[720]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[720]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[720] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[828]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[5].out[0]->crossbar  clb.I[30]->crossbar  clb.I[20]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[828]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[828]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[828]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[828] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[807]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[9]->crossbar  fle[6].out[0]->crossbar  clb.I[39]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[807]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[807]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[807]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[807] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[831]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[3].out[0]->crossbar  clb.I[38]->crossbar  fle[8].out[0]->crossbar  fle[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[831]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[831]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[831]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[831] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="pb" instance="io[11]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="pb" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">pb </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="pd" instance="io[12]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="pd" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">pd </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="[810]" instance="clb[13]" mode="clb">
		<inputs>
			<port name="I">open pa open pe pf open open open open [789] open open open open [775] open pj open [808] open open open open open open open open open open open open pg ph pc [147] open open [771] [772] open </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[691]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[33]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[691]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[691]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[691]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[691] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[690]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[33]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[690]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[690]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[690]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[690] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[697]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[16]->crossbar  clb.I[34]->crossbar  fle[1].out[0]->crossbar  fle[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[697]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[697]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[697]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[697] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[790]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  fle[2].out[0]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[790]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[790]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[790]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[790] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[850]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  fle[2].out[0]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[31]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[850]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[850]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[850]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[850] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[145]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[145]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[145]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[145]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[145] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[689]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[689]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[689]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[689]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[689] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[146]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[33]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[146]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[146]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[146]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[146] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[696]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[33]->crossbar  fle[5].out[0]->crossbar  fle[7].out[0]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[696]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[696]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[696]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[696] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[810]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  fle[2].out[0]->crossbar  clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[14]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[810]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[810]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[810]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[810] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="[16]" instance="clb[14]" mode="clb">
		<inputs>
			<port name="I">pg pa open open [134] open [720] open pf open open open open open open open pd ph pj [696] open open open open open open open open open open [697] pe pb open open open open [39] [26] pc </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  open fle[3].out[0]->clbouts1  open open open open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="nu1" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="nu1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="nu1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="nu1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">nu1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="pm" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]->crossbar  clb.I[16]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pm" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="pm" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pm" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">pm </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="nr0" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[31]->crossbar  clb.I[8]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="nr0" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="nr0" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="nr0" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">nr0 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[825]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]->crossbar  clb.I[0]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  fle[1].out[0]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[825]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[825]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[825]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[825] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[717]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[31]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[717]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[717]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[717]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[717] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[141]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[31]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[141]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[141]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[141]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[141] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="nf1" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[39]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="nf1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="nf1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="nf1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">nf1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[135]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[39]->crossbar  clb.I[0]->crossbar  fle[0].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[135]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[135]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[135]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[135] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[719]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[6].out[0]->crossbar  fle[5].out[0]->crossbar  clb.I[19]->crossbar  clb.I[30]->crossbar  fle[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[719]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[719]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[719]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[719] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[16]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  fle[7].out[0]->crossbar  fle[8].out[0]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[16]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[16]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[16]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[16] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="[772]" instance="clb[15]" mode="clb">
		<inputs>
			<port name="I">open pe open pf pc open open [816] open [766] open open open open open open pa open open open open open pj open open open open pd open open open pg open [762] [765] ph open pb open open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open open open open fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[771]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[35]->crossbar  clb.I[22]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[771]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[771]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[771]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[771] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[105]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[31]->crossbar  clb.I[35]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[105]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[105]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[105]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[105] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[107]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[31]->crossbar  clb.I[35]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[107]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[107]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[107]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[107] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[108]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[31]->crossbar  clb.I[35]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[108]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[108]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[108]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[108] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[817]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  fle[1].out[0]->crossbar  fle[2].out[0]->crossbar  fle[3].out[0]->crossbar  fle[0].out[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[817]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[817]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[817]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[817] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[767]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[31]->crossbar  clb.I[35]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[767]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[767]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[767]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[767] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[764]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[31]->crossbar  clb.I[35]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[764]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[764]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[764]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[764] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[106]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[31]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[106]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[106]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[106]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[106] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[763]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[16]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[763]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[763]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[763]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[763] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[772]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  fle[7].out[0]->crossbar  fle[8].out[0]->crossbar  fle[6].out[0]->crossbar  fle[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[772]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[772]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[772]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[772] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="[147]" instance="clb[16]" mode="clb">
		<inputs>
			<port name="I">[696] [697] nh1 [719] [720] [19] open open open open open open open open pg open [735] pi open open [732] open open open [753] open open pe pf ph pj [16] [123] [744] pa open open pc open open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  open open open fle[5].out[0]->clbouts1  open open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[754]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[16]->crossbar  clb.I[33]->crossbar  clb.I[24]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[754]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[754]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[754]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[754] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[28]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  clb.I[17]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[28]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[28]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[28] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[736]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[34]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[736]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[736]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[736]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[736] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[739]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[34]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[739]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[739]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[739]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[739] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[741]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[20]->crossbar  fle[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[741]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[741]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[741]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[741] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[742]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  fle[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[742]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[742]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[742]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[742] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[729]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  fle[7].out[0]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[729]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[729]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[729]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[729] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[728]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[728]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[728]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[728]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[728] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[716]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[716]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[716]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[716]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[716] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[147]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[147]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[147]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[147]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[147] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="[766]" instance="clb[17]" mode="clb">
		<inputs>
			<port name="I">[28] [777] open [840] open open open [760] [775] [780] open [832] [836] open open open open [703] pd open open [748] open open open open open pf pg pj open [696] [697] [771] [772] [710] [831] pe ph open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  open open fle[4].out[0]->clbouts1  open open open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[750]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[17]->crossbar  clb.I[35]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[750]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[750]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[750]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[750] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[21]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[38]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[21]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[21]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[21]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[21] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[844]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  fle[1].out[0]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[844]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[844]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[844]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[844] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[784]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[784]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[784]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[784]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[784] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="pl" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  clb.I[0]->crossbar  clb.I[36]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pl" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="pl" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pl" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">pl </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[843]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[843]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[843]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[843]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[843] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[841]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[29]->crossbar  fle[7].out[0]->crossbar  clb.I[7]->crossbar  fle[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[841]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[841]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[841]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[841] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[60]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[38]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[60]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[60]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[60]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[60] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[793]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[38]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[793]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[793]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[793]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[793] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[766]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[38]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[766]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[766]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[766]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[766] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="[762]" instance="clb[18]" mode="clb">
		<inputs>
			<port name="I">open open open open open open open pj open open open open open open pf open pb open open open open open open open open open open open pe open pg open open open ph open open open pd open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open open fle[4].out[0]->clbouts1  open fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[792]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[7]->crossbar  clb.I[30]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[792]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[792]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[792]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[792] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[757]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[7]->crossbar  clb.I[30]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[757]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[757]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[757]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[757] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[62]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[7]->crossbar  clb.I[30]->crossbar  clb.I[34]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[62]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[62]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[62]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[62] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[756]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[756]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[756]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[756]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[756] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[840]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  fle[2].out[0]->crossbar  fle[3].out[0]->crossbar  fle[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[840]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[840]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[840]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[840] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[837]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[7]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[837]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[837]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[837]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[837] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[854]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[7]->crossbar  clb.I[30]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[854]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[854]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[854]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[854] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[14]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]->crossbar  fle[8].out[0]->crossbar  clb.I[30]->crossbar  clb.I[34]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[14]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[14]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[14]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[14] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[847]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[847]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[847]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[847]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[847] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[762]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[762]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[762]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[762]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[762] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="[765]" instance="clb[19]" mode="clb">
		<inputs>
			<port name="I">pe [145] pf [689] [697] ph open open open open open open open open open open open open [709] open open open open open open open open pb pc open [146] pg pj open open [704] [705] pa pd open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[748]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[32]->crossbar  fle[1].out[0]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[748]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[748]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[748]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[748] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[747]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[31]->crossbar  clb.I[5]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[747]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[747]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[747]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[747] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[818]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[31]->crossbar  clb.I[5]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[818]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[818]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[818]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[818] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[760]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[38]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[31]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[760]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[760]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[760]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[760] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[20]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[31]->crossbar  clb.I[5]->crossbar  clb.I[32]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[20]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[20]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[20]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[20] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[15]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]->crossbar  fle[4].out[0]->crossbar  clb.I[1]->crossbar  clb.I[30]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[15]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[15]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[15]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[15] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[688]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[28]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[688]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[688]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[688]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[688] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="pn" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[38]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pn" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="pn" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pn" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">pn </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="pp" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[38]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pp" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="pp" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pp" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pp </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[765]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[38]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[765]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[765]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[765]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[765] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="out:pl" instance="io[20]" mode="outpad">
		<inputs>
			<port name="outpad">pl </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pl" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pk" instance="io[21]" mode="outpad">
		<inputs>
			<port name="outpad">pk </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pk" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="pk" instance="clb[22]" mode="clb">
		<inputs>
			<port name="I">open pa [21] pg pc [750] open pe [696] open [719] open open open open open open [742] [697] nu1 [39] [720] nz1 open open open pj open [706] open open open open open pf open ph pi [16] [754] </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  open open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[753]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[18]->crossbar  clb.I[1]->crossbar  fle[1].out[0]->crossbar  clb.I[28]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[753]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[753]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[753]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[753] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[751]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[18]->crossbar  clb.I[1]->crossbar  fle[2].out[0]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[751]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[751]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[751]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[751] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[699]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[36]->crossbar  clb.I[26]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[699]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[699]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[699]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[699] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[734]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[34]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[734]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[734]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[734]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[734] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[735]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[18]->crossbar  fle[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[735]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[735]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[735]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[735] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[715]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[715]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[715]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[715]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[715] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[724]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[34]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[36]->crossbar  clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[724]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[724]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[724]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[724] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[725]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[18]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[725]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[725]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[725]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[725] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[123]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[20]->crossbar  fle[5].out[0]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[123]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[123]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[123]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[123] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="pk" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  fle[8].out[0]->crossbar  fle[4].out[0]->crossbar  clb.I[17]->crossbar  clb.I[39]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pk" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="pk" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pk" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">pk </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="ns0" instance="clb[23]" mode="clb">
		<inputs>
			<port name="I">open open open open [795] open open open pf open open open open open open open open ph pe [796] pb open open open open open open open open open pd open open pg pj open open nu1 [39] open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[26]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[26]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[26]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[26]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[26] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[806]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[806]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[806]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[806]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[806] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[808]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[808]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[808]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[808]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[808] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[816]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[816]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[816]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[816]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[816] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[819]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[819]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[819]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[819]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[819] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[789]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[789]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[789]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[789]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[789] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[780]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[30]->crossbar  clb.I[34]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[780]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[780]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[780]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[780] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[90]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[20]->crossbar  clb.I[30]->crossbar  clb.I[33]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[90]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[90]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[90]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[90] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[821]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[30]->crossbar  clb.I[33]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[821]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[821]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[821]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[821] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="ns0" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  fle[8].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="ns0" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="ns0" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="ns0" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">ns0 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="[709]" instance="clb[24]" mode="clb">
		<inputs>
			<port name="I">pf open open open open open open open open open open open open open open open open open open open open open open open open open open open pe pg ph open open pj open open open pa pc open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[777]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  clb.I[33]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[777]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[777]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[777]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[777] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[703]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[0]->crossbar  clb.I[33]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[703]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[703]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[703]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[703] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="nz1" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[33]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="nz1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="nz1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="nz1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">nz1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[7]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[33]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[7] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[23]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[33]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[23]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[23]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[23]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[23] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[19]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[33]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[19]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[19]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[19]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[19] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[56]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[33]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[56]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[56]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[56]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[56] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[134]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[28]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[33]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[134]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[134]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[134]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[134] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[705]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[705]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[705]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[705]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[705] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[709]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[709]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[709]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[709]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[709] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="[704]" instance="clb[25]" mode="clb">
		<inputs>
			<port name="I">open pj open open open open open open pf open open open open open open open ph open open open open open open open open open open open open open open pg pb open pe open pd pa pc open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[81]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[1]->crossbar  clb.I[31]->crossbar  fle[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[81]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[81]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[81]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[81] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[788]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[32]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[788]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[788]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[788]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[788] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[800]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[32]->crossbar  clb.I[36]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[800]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[800]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[800]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[800] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[803]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[16]->crossbar  clb.I[1]->crossbar  clb.I[31]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[803]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[803]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[803]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[803] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[710]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[1]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[710]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[710]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[710]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[710] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[732]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[16]->crossbar  clb.I[1]->crossbar  clb.I[31]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[732]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[732]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[732]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[732] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[706]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[31]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[706]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[706]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[706]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[706] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[852]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[31]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[852]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[852]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[852]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[852] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[851]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[16]->crossbar  clb.I[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[851]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[851]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[851]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[851] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="[704]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[16]->crossbar  clb.I[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[704]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[704]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[704]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[704] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="nh1" instance="clb[26]" mode="clb">
		<inputs>
			<port name="I">open open open open pj open open open open open open open open open open open open open open pi open open open open open open open open open open open open open open open open open pe pf open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="fle[0]"/>
		<block name="open" instance="fle[1]"/>
		<block name="open" instance="fle[2]"/>
		<block name="open" instance="fle[3]"/>
		<block name="open" instance="fle[4]"/>
		<block name="open" instance="fle[5]"/>
		<block name="open" instance="fle[6]"/>
		<block name="open" instance="fle[7]"/>
		<block name="[744]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[19]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[744]" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="[744]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[744]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[744] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="nh1" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="nh1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="nh1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="nh1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">nh1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="pi" instance="io[27]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="pi" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">pi </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pp" instance="io[28]" mode="outpad">
		<inputs>
			<port name="outpad">pp </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pp" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pn" instance="io[29]" mode="outpad">
		<inputs>
			<port name="outpad">pn </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pn" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pm" instance="io[30]" mode="outpad">
		<inputs>
			<port name="outpad">pm </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pm" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
</block>

