Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec  4 23:25:09 2025
| Host         : P2-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sending_tx_timing_summary_routed.rpt -pb sending_tx_timing_summary_routed.pb -rpx sending_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : sending_tx
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.225        0.000                      0                  139        0.160        0.000                      0                  139        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.225        0.000                      0                  139        0.160        0.000                      0                  139        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 getting_gcode/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 1.339ns (28.587%)  route 3.345ns (71.413%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.719     5.322    getting_gcode/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  getting_gcode/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  getting_gcode/index_reg[3]/Q
                         net (fo=38, routed)          1.234     7.012    getting_gcode/index_reg_n_0_[3]
    SLICE_X10Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.136 r  getting_gcode/tx_data[3]_i_14/O
                         net (fo=1, routed)           0.701     7.838    getting_gcode/tx_data[3]_i_14_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.962 r  getting_gcode/tx_data[3]_i_12/O
                         net (fo=1, routed)           0.000     7.962    getting_gcode/tx_data[3]_i_12_n_0
    SLICE_X10Y87         MUXF7 (Prop_muxf7_I1_O)      0.214     8.176 r  getting_gcode/tx_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.664     8.839    getting_gcode/tx_data_reg[3]_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.297     9.136 f  getting_gcode/tx_data[3]_i_2/O
                         net (fo=1, routed)           0.556     9.693    getting_gcode/tx_data[3]_i_2_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.124     9.817 r  getting_gcode/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.189    10.006    getting_gcode/tx_data[3]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  getting_gcode/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.600    15.023    getting_gcode/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  getting_gcode/tx_data_reg[3]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)       -0.016    15.230    getting_gcode/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 getting_gcode/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.369ns (33.474%)  route 2.721ns (66.526%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.719     5.322    getting_gcode/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  getting_gcode/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  getting_gcode/index_reg[3]/Q
                         net (fo=38, routed)          1.364     7.142    getting_gcode/index_reg_n_0_[3]
    SLICE_X10Y82         LUT4 (Prop_lut4_I2_O)        0.124     7.266 f  getting_gcode/tx_data[0]_i_10/O
                         net (fo=1, routed)           0.548     7.813    getting_gcode/tx_data[0]_i_10_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.937 f  getting_gcode/tx_data[0]_i_7/O
                         net (fo=1, routed)           0.000     7.937    getting_gcode/tx_data[0]_i_7_n_0
    SLICE_X11Y84         MUXF7 (Prop_muxf7_I1_O)      0.245     8.182 f  getting_gcode/tx_data_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     8.182    getting_gcode/tx_data_reg[0]_i_4_n_0
    SLICE_X11Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     8.286 f  getting_gcode/tx_data_reg[0]_i_2/O
                         net (fo=1, routed)           0.809     9.095    getting_gcode/tx_data_reg[0]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.316     9.411 r  getting_gcode/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     9.411    getting_gcode/tx_data[0]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  getting_gcode/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    15.021    getting_gcode/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  getting_gcode/tx_data_reg[0]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.031    15.292    getting_gcode/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 getting_gcode/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.842ns (21.373%)  route 3.098ns (78.627%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.717     5.320    getting_gcode/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  getting_gcode/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.419     5.739 f  getting_gcode/index_reg[2]/Q
                         net (fo=34, routed)          1.818     7.557    getting_gcode/index_reg_n_0_[2]
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.299     7.856 f  getting_gcode/tx_data[1]_i_3/O
                         net (fo=1, routed)           1.279     9.135    getting_gcode/tx_data[1]_i_3_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     9.259 r  getting_gcode/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     9.259    getting_gcode/tx_data[1]_i_1_n_0
    SLICE_X5Y87          FDRE                                         r  getting_gcode/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.599    15.022    getting_gcode/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  getting_gcode/tx_data_reg[1]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.029    15.291    getting_gcode/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 getting_gcode/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 1.188ns (30.652%)  route 2.688ns (69.348%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.717     5.320    getting_gcode/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  getting_gcode/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  getting_gcode/index_reg[4]/Q
                         net (fo=37, routed)          1.320     7.096    getting_gcode/index_reg_n_0_[4]
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.152     7.248 r  getting_gcode/index[8]_i_3/O
                         net (fo=5, routed)           0.481     7.729    getting_gcode/index[8]_i_3_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.332     8.061 f  getting_gcode/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.452     8.512    getting_gcode/FSM_onehot_state[2]_i_3_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.636 f  getting_gcode/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.435     9.071    getting_gcode/FSM_onehot_state[2]_i_2_n_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I0_O)        0.124     9.195 r  getting_gcode/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.195    getting_gcode/FSM_onehot_state[0]_i_1_n_0
    SLICE_X4Y85          FDSE                                         r  getting_gcode/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    15.021    getting_gcode/clk_IBUF_BUFG
    SLICE_X4Y85          FDSE                                         r  getting_gcode/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDSE (Setup_fdse_C_D)        0.031    15.292    getting_gcode/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 getting_gcode/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.188ns (30.684%)  route 2.684ns (69.316%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.717     5.320    getting_gcode/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  getting_gcode/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  getting_gcode/index_reg[4]/Q
                         net (fo=37, routed)          1.320     7.096    getting_gcode/index_reg_n_0_[4]
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.152     7.248 f  getting_gcode/index[8]_i_3/O
                         net (fo=5, routed)           0.481     7.729    getting_gcode/index[8]_i_3_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.332     8.061 r  getting_gcode/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.452     8.512    getting_gcode/FSM_onehot_state[2]_i_3_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.636 r  getting_gcode/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.431     9.067    getting_gcode/FSM_onehot_state[2]_i_2_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.124     9.191 r  getting_gcode/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.191    getting_gcode/FSM_onehot_state[1]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  getting_gcode/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    15.021    getting_gcode/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  getting_gcode/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.029    15.290    getting_gcode/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 getting_gcode/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.182ns (30.576%)  route 2.684ns (69.424%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.717     5.320    getting_gcode/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  getting_gcode/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  getting_gcode/index_reg[4]/Q
                         net (fo=37, routed)          1.320     7.096    getting_gcode/index_reg_n_0_[4]
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.152     7.248 f  getting_gcode/index[8]_i_3/O
                         net (fo=5, routed)           0.481     7.729    getting_gcode/index[8]_i_3_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.332     8.061 r  getting_gcode/FSM_onehot_state[2]_i_3/O
                         net (fo=1, routed)           0.452     8.512    getting_gcode/FSM_onehot_state[2]_i_3_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.636 r  getting_gcode/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.431     9.067    getting_gcode/FSM_onehot_state[2]_i_2_n_0
    SLICE_X4Y85          LUT3 (Prop_lut3_I1_O)        0.118     9.185 r  getting_gcode/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.185    getting_gcode/FSM_onehot_state[2]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  getting_gcode/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    15.021    getting_gcode/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  getting_gcode/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.075    15.336    getting_gcode/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 getting_gcode/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.368ns (36.123%)  route 2.419ns (63.877%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.719     5.322    getting_gcode/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  getting_gcode/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  getting_gcode/index_reg[3]/Q
                         net (fo=38, routed)          1.230     7.008    getting_gcode/index_reg_n_0_[3]
    SLICE_X10Y83         LUT4 (Prop_lut4_I2_O)        0.124     7.132 f  getting_gcode/tx_data[2]_i_13/O
                         net (fo=1, routed)           0.304     7.436    getting_gcode/tx_data[2]_i_13_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.560 f  getting_gcode/tx_data[2]_i_10/O
                         net (fo=1, routed)           0.000     7.560    getting_gcode/tx_data[2]_i_10_n_0
    SLICE_X10Y85         MUXF7 (Prop_muxf7_I1_O)      0.247     7.807 f  getting_gcode/tx_data_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     7.807    getting_gcode/tx_data_reg[2]_i_4_n_0
    SLICE_X10Y85         MUXF8 (Prop_muxf8_I0_O)      0.098     7.905 f  getting_gcode/tx_data_reg[2]_i_2/O
                         net (fo=1, routed)           0.884     8.790    getting_gcode/tx_data_reg[2]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.319     9.109 r  getting_gcode/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     9.109    getting_gcode/tx_data[2]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  getting_gcode/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    15.021    getting_gcode/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  getting_gcode/tx_data_reg[2]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.029    15.290    getting_gcode/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 uut/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/cycle_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.963ns (28.245%)  route 2.446ns (71.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.714     5.317    uut/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  uut/cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  uut/cycle_counter_reg[0]/Q
                         net (fo=9, routed)           1.135     6.870    uut/cycle_counter[0]
    SLICE_X3Y68          LUT5 (Prop_lut5_I1_O)        0.296     7.166 r  uut/cycle_counter[9]_i_4/O
                         net (fo=1, routed)           0.655     7.822    uut/cycle_counter[9]_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I4_O)        0.124     7.946 r  uut/cycle_counter[9]_i_2/O
                         net (fo=9, routed)           0.656     8.602    uut/cycle_counter[9]_i_2_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.124     8.726 r  uut/cycle_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.726    uut/cycle_counter_0[7]
    SLICE_X3Y68          FDRE                                         r  uut/cycle_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.595    15.018    uut/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  uut/cycle_counter_reg[7]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X3Y68          FDRE (Setup_fdre_C_D)        0.029    15.310    uut/cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 uut/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/cycle_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.963ns (28.262%)  route 2.444ns (71.738%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.714     5.317    uut/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  uut/cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  uut/cycle_counter_reg[0]/Q
                         net (fo=9, routed)           1.135     6.870    uut/cycle_counter[0]
    SLICE_X3Y68          LUT5 (Prop_lut5_I1_O)        0.296     7.166 r  uut/cycle_counter[9]_i_4/O
                         net (fo=1, routed)           0.655     7.822    uut/cycle_counter[9]_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I4_O)        0.124     7.946 r  uut/cycle_counter[9]_i_2/O
                         net (fo=9, routed)           0.654     8.600    uut/cycle_counter[9]_i_2_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I0_O)        0.124     8.724 r  uut/cycle_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.724    uut/cycle_counter_0[9]
    SLICE_X3Y68          FDRE                                         r  uut/cycle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.595    15.018    uut/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  uut/cycle_counter_reg[9]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X3Y68          FDRE (Setup_fdre_C_D)        0.031    15.312    uut/cycle_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.591ns  (required time - arrival time)
  Source:                 uut/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/cycle_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.963ns (28.504%)  route 2.416ns (71.496%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.714     5.317    uut/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  uut/cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  uut/cycle_counter_reg[0]/Q
                         net (fo=9, routed)           1.135     6.870    uut/cycle_counter[0]
    SLICE_X3Y68          LUT5 (Prop_lut5_I1_O)        0.296     7.166 r  uut/cycle_counter[9]_i_4/O
                         net (fo=1, routed)           0.655     7.822    uut/cycle_counter[9]_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I4_O)        0.124     7.946 r  uut/cycle_counter[9]_i_2/O
                         net (fo=9, routed)           0.626     8.571    uut/cycle_counter[9]_i_2_n_0
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.124     8.695 r  uut/cycle_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.695    uut/cycle_counter_0[1]
    SLICE_X0Y68          FDRE                                         r  uut/cycle_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.595    15.018    uut/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  uut/cycle_counter_reg[1]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)        0.029    15.286    uut/cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 getting_gcode/y_ascii_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/g_output_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.571     1.490    getting_gcode/clk_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  getting_gcode/y_ascii_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  getting_gcode/y_ascii_reg[1][2]/Q
                         net (fo=1, routed)           0.056     1.710    getting_gcode/p_14_out[114]
    SLICE_X10Y86         FDRE                                         r  getting_gcode/g_output_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.841     2.006    getting_gcode/clk_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  getting_gcode/g_output_reg[114]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X10Y86         FDRE (Hold_fdre_C_D)         0.060     1.550    getting_gcode/g_output_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 getting_gcode/y_ascii_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/g_output_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.571     1.490    getting_gcode/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  getting_gcode/y_ascii_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  getting_gcode/y_ascii_reg[2][2]/Q
                         net (fo=1, routed)           0.056     1.710    getting_gcode/p_14_out[122]
    SLICE_X8Y85          FDRE                                         r  getting_gcode/g_output_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.841     2.006    getting_gcode/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  getting_gcode/g_output_reg[122]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.060     1.550    getting_gcode/g_output_reg[122]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 getting_gcode/x_ascii_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/g_output_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.573     1.492    getting_gcode/clk_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  getting_gcode/x_ascii_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  getting_gcode/x_ascii_reg[1][0]/Q
                         net (fo=1, routed)           0.056     1.712    getting_gcode/p_14_out[40]
    SLICE_X12Y88         FDRE                                         r  getting_gcode/g_output_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.009    getting_gcode/clk_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  getting_gcode/g_output_reg[40]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X12Y88         FDRE (Hold_fdre_C_D)         0.060     1.552    getting_gcode/g_output_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 getting_gcode/x_ascii_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/g_output_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.567     1.486    getting_gcode/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  getting_gcode/x_ascii_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  getting_gcode/x_ascii_reg[6][2]/Q
                         net (fo=1, routed)           0.056     1.706    getting_gcode/p_14_out[82]
    SLICE_X10Y80         FDRE                                         r  getting_gcode/g_output_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.836     2.001    getting_gcode/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  getting_gcode/g_output_reg[82]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.060     1.546    getting_gcode/g_output_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 getting_gcode/y_ascii_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/g_output_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.571     1.490    getting_gcode/clk_IBUF_BUFG
    SLICE_X11Y86         FDRE                                         r  getting_gcode/y_ascii_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  getting_gcode/y_ascii_reg[1][1]/Q
                         net (fo=1, routed)           0.110     1.741    getting_gcode/p_14_out[113]
    SLICE_X11Y87         FDRE                                         r  getting_gcode/g_output_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.842     2.007    getting_gcode/clk_IBUF_BUFG
    SLICE_X11Y87         FDRE                                         r  getting_gcode/g_output_reg[113]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.070     1.576    getting_gcode/g_output_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 getting_gcode/y_ascii_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/g_output_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.571     1.490    getting_gcode/clk_IBUF_BUFG
    SLICE_X11Y86         FDRE                                         r  getting_gcode/y_ascii_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  getting_gcode/y_ascii_reg[1][0]/Q
                         net (fo=1, routed)           0.110     1.741    getting_gcode/p_14_out[112]
    SLICE_X11Y85         FDRE                                         r  getting_gcode/g_output_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.841     2.006    getting_gcode/clk_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  getting_gcode/g_output_reg[112]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.070     1.575    getting_gcode/g_output_reg[112]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 see_bri_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_sendr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  see_bri_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  see_bri_reg/Q
                         net (fo=1, routed)           0.104     1.764    see_bri
    SLICE_X2Y85          FDRE                                         r  g_sendr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  g_sendr_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.063     1.597    g_sendr_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 getting_gcode/y_ascii_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/g_output_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.571     1.490    getting_gcode/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  getting_gcode/y_ascii_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  getting_gcode/y_ascii_reg[2][3]/Q
                         net (fo=1, routed)           0.056     1.710    getting_gcode/p_14_out[123]
    SLICE_X8Y85          FDRE                                         r  getting_gcode/g_output_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.841     2.006    getting_gcode/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  getting_gcode/g_output_reg[123]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.053     1.543    getting_gcode/g_output_reg[123]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 getting_gcode/x_ascii_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/g_output_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.567     1.486    getting_gcode/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  getting_gcode/x_ascii_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  getting_gcode/x_ascii_reg[6][3]/Q
                         net (fo=1, routed)           0.056     1.706    getting_gcode/p_14_out[83]
    SLICE_X10Y80         FDRE                                         r  getting_gcode/g_output_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.836     2.001    getting_gcode/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  getting_gcode/g_output_reg[83]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.053     1.539    getting_gcode/g_output_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 getting_gcode/y_ascii_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getting_gcode/g_output_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.595     1.514    getting_gcode/clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  getting_gcode/y_ascii_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  getting_gcode/y_ascii_reg[6][2]/Q
                         net (fo=1, routed)           0.116     1.771    getting_gcode/p_14_out[154]
    SLICE_X6Y80          FDRE                                         r  getting_gcode/g_output_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.864     2.029    getting_gcode/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  getting_gcode/g_output_reg[154]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.059     1.586    getting_gcode/g_output_reg[154]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     bdo_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     ble_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     bri_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     bup_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     g_sendd_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     g_sendl_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     g_sendr_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     g_sendu_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     prev_bdo_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     bdo_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     bdo_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ble_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ble_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     bri_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     bri_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     bup_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     bup_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     g_sendd_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     g_sendd_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     bdo_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     bdo_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ble_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ble_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     bri_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     bri_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     bup_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     bup_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     g_sendd_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     g_sendd_reg/C



