0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab3/lab3_pre1/lab3_pre1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_pre1/lab3_pre1.srcs/sim_1/new/binary_up_counter_test.v,1647015554,verilog,,,,binary_up_counter_test,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_pre1/lab3_pre1.srcs/sim_1/new/frequency_divider_test.v,1647014400,verilog,,,,frequency_divider_test,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_pre1/lab3_pre1.srcs/sources_1/new/binary_up_counter.v,1647011913,verilog,,D:/data/logic_design_lab/labs/lab3/lab3_pre1/lab3_pre1.srcs/sim_1/new/binary_up_counter_test.v,,binary_up_counter,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_pre1/lab3_pre1.srcs/sources_1/new/frequency_divider.v,1647015448,verilog,,D:/data/logic_design_lab/labs/lab3/lab3_pre1/lab3_pre1.srcs/sim_1/new/frequency_divider_test.v,,frequency_divider,,,,,,,,
