library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;

entity stage1 is
port(
		clk: in std_logic;
		rst: in std_logic;
		address_output: out std_logic_vector (15 downto 0);
		hsync: out std_logic;
		vsync: out std_logic;
		front_porchx : in std_logic;
		sync_pulsex  : in std_logic;
		back_porchx  : in std_logic;
		front_porchy : in std_logic;
		sync_pulsey  : in std_logic;
		back_porchy  : in std_logic
		);