{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 21:36:06 2013 " "Info: Processing started: Mon May 27 21:36:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off flow -c flow " "Info: Command: quartus_drc --read_settings_files=on --write_settings_files=off flow -c flow" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 35 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 35 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " out\[0\]~24 " "Info: Node  \"out\[0\]~24\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { out[0]~24 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { out[0]~24 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[0\]~24" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CP " "Info: Node  \"CP\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 3 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { CP {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { CP } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Equal0~1 " "Info: Node  \"Equal0~1\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 18 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { Equal0~1 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { Equal0~1 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cnt\[5\] " "Info: Node  \"cnt\[5\]\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { cnt[5] {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { cnt[5] } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt\[5\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cnt\[4\] " "Info: Node  \"cnt\[4\]\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { cnt[4] {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { cnt[4] } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt\[4\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cnt\[3\]~19 " "Info: Node  \"cnt\[3\]~19\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { cnt[3]~19 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { cnt[3]~19 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt\[3\]~19" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " out\[0\]~reg0 " "Info: Node  \"out\[0\]~reg0\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 0 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { out[0]~reg0 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { out[0]~reg0 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[0\]~reg0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " out\[2\]~reg0 " "Info: Node  \"out\[2\]~reg0\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 0 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { out[2]~reg0 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { out[2]~reg0 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[2\]~reg0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " out\[4\]~reg0 " "Info: Node  \"out\[4\]~reg0\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 0 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { out[4]~reg0 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { out[4]~reg0 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[4\]~reg0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cnt\[3\] " "Info: Node  \"cnt\[3\]\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { cnt[3] {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { cnt[3] } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt\[3\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cnt\[2\] " "Info: Node  \"cnt\[2\]\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { cnt[2] {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { cnt[2] } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt\[2\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " out\[1\]~reg0 " "Info: Node  \"out\[1\]~reg0\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 0 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { out[1]~reg0 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { out[1]~reg0 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[1\]~reg0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cnt\[0\] " "Info: Node  \"cnt\[0\]\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { cnt[0] {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { cnt[0] } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cnt\[1\] " "Info: Node  \"cnt\[1\]\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { cnt[1] {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { cnt[1] } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Equal0~0 " "Info: Node  \"Equal0~0\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 18 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { Equal0~0 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { Equal0~0 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " out\[3\]~reg0 " "Info: Node  \"out\[3\]~reg0\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 0 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { out[3]~reg0 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { out[3]~reg0 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[3\]~reg0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " out\[3\]~19 " "Info: Node  \"out\[3\]~19\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { out[3]~19 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { out[3]~19 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[3\]~19" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " out\[5\]~reg0 " "Info: Node  \"out\[5\]~reg0\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 0 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { out[5]~reg0 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { out[5]~reg0 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[5\]~reg0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cnt\[2\]~17COUT1_34 " "Info: Node  \"cnt\[2\]~17COUT1_34\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { cnt[2]~17COUT1_34 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { cnt[2]~17COUT1_34 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt\[2\]~17COUT1_34" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cnt\[4\]~21 " "Info: Node  \"cnt\[4\]~21\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { cnt[4]~21 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { cnt[4]~21 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt\[4\]~21" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cnt\[4\]~21COUT1_36 " "Info: Node  \"cnt\[4\]~21COUT1_36\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { cnt[4]~21COUT1_36 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { cnt[4]~21COUT1_36 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt\[4\]~21COUT1_36" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cnt\[1\]~15 " "Info: Node  \"cnt\[1\]~15\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { cnt[1]~15 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { cnt[1]~15 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt\[1\]~15" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cnt\[1\]~15COUT1_32 " "Info: Node  \"cnt\[1\]~15COUT1_32\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { cnt[1]~15COUT1_32 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { cnt[1]~15COUT1_32 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt\[1\]~15COUT1_32" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cnt\[0\]~13 " "Info: Node  \"cnt\[0\]~13\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { cnt[0]~13 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { cnt[0]~13 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt\[0\]~13" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cnt\[0\]~13COUT1_30 " "Info: Node  \"cnt\[0\]~13COUT1_30\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { cnt[0]~13COUT1_30 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { cnt[0]~13COUT1_30 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt\[0\]~13COUT1_30" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " out\[1\]~15 " "Info: Node  \"out\[1\]~15\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { out[1]~15 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { out[1]~15 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[1\]~15" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " out\[1\]~15COUT1_33 " "Info: Node  \"out\[1\]~15COUT1_33\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { out[1]~15COUT1_33 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { out[1]~15COUT1_33 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[1\]~15COUT1_33" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " out\[2\]~17 " "Info: Node  \"out\[2\]~17\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { out[2]~17 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { out[2]~17 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[2\]~17" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " out\[2\]~17COUT1_35 " "Info: Node  \"out\[2\]~17COUT1_35\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 16 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { out[2]~17COUT1_35 {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { out[2]~17COUT1_35 } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "out\[2\]~17COUT1_35" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " nCR " "Info: Node  \"nCR\"" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 3 -1 0 } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { nCR {} } {  } {  } "" } } { "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "d:/altera/quartus/bin/RTL_Viewer.qrui" "" { nCR } "" } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "nCR" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "35 0 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 35 information messages and 0 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 21:36:07 2013 " "Info: Processing ended: Mon May 27 21:36:07 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
