# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_1_REGISTER_OUT_Q_reg_9_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_8_REGISTER_OUT_Q_reg_9_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_7_REGISTER_OUT_Q_reg_7_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_9_REGISTER_OUT_Q_reg_1_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_5_REGISTER_OUT_Q_reg_3_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_8_REGISTER_OUT_Q_reg_4_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_regIN_DOUT_REGISTER_OUT_Q_reg_4_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_regIN_DOUT_REGISTER_OUT_Q_reg_6_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_3_REGISTER_OUT_Q_reg_0_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_regIN_DOUT_REGISTER_OUT_Q_reg_5_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_3_REGISTER_OUT_Q_reg_4_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_9_REGISTER_OUT_Q_reg_2_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_0_REGISTER_OUT_Q_reg_8_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_8_REGISTER_OUT_Q_reg_8_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_9_REGISTER_OUT_Q_reg_0_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_5_REGISTER_OUT_Q_reg_0_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_3_REGISTER_OUT_Q_reg_3_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_1_REGISTER_OUT_Q_reg_7_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_0_REGISTER_OUT_Q_reg_3_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_regIN_DOUT_REGISTER_OUT_Q_reg_8_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_regIN_DOUT_REGISTER_OUT_Q_reg_0_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_6_REGISTER_OUT_Q_reg_0_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_5_REGISTER_OUT_Q_reg_7_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_5_REGISTER_OUT_Q_reg_5_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_4_REGISTER_OUT_Q_reg_1_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_7_REGISTER_OUT_Q_reg_1_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_2_REGISTER_OUT_Q_reg_3_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_0_REGISTER_OUT_Q_reg_9_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_9_REGISTER_OUT_Q_reg_6_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_6_REGISTER_OUT_Q_reg_6_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_9_REGISTER_OUT_Q_reg_8_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_6_REGISTER_OUT_Q_reg_8_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_5_REGISTER_OUT_Q_reg_9_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_7_REGISTER_OUT_Q_reg_2_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_5_REGISTER_OUT_Q_reg_6_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_regIN_DOUT_REGISTER_OUT_Q_reg_2_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_7_REGISTER_OUT_Q_reg_5_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_regIN_DOUT_REGISTER_OUT_Q_reg_3_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_6_REGISTER_OUT_Q_reg_5_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_regIN_DOUT_REGISTER_OUT_Q_reg_7_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_8_REGISTER_OUT_Q_reg_1_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_7_REGISTER_OUT_Q_reg_3_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_1_REGISTER_OUT_Q_reg_0_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_9_REGISTER_OUT_Q_reg_7_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_1_REGISTER_OUT_Q_reg_5_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_8_REGISTER_OUT_Q_reg_0_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_4_REGISTER_OUT_Q_reg_7_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_1_REGISTER_OUT_Q_reg_3_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_4_REGISTER_OUT_Q_reg_3_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_4_REGISTER_OUT_Q_reg_9_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_2_REGISTER_OUT_Q_reg_5_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_1_REGISTER_OUT_Q_reg_8_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_0_REGISTER_OUT_Q_reg_6_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_7_REGISTER_OUT_Q_reg_6_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_9_REGISTER_OUT_Q_reg_9_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_3_REGISTER_OUT_Q_reg_2_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_2_REGISTER_OUT_Q_reg_6_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_8_REGISTER_OUT_Q_reg_2_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_1_REGISTER_OUT_Q_reg_6_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_2_REGISTER_OUT_Q_reg_8_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_2_REGISTER_OUT_Q_reg_7_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_4_REGISTER_OUT_Q_reg_0_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_9_REGISTER_OUT_Q_reg_5_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_regIN_DOUT_REGISTER_OUT_Q_reg_1_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_0_REGISTER_OUT_Q_reg_1_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_6_REGISTER_OUT_Q_reg_3_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_4_REGISTER_OUT_Q_reg_2_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_7_REGISTER_OUT_Q_reg_9_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_2_REGISTER_OUT_Q_reg_4_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_0_REGISTER_OUT_Q_reg_0_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_7_REGISTER_OUT_Q_reg_0_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_6_REGISTER_OUT_Q_reg_9_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_5_REGISTER_OUT_Q_reg_2_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_5_REGISTER_OUT_Q_reg_8_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_3_REGISTER_OUT_Q_reg_6_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_7_REGISTER_OUT_Q_reg_4_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_5_REGISTER_OUT_Q_reg_4_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_0_REGISTER_OUT_Q_reg_4_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_8_REGISTER_OUT_Q_reg_7_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_6_REGISTER_OUT_Q_reg_7_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_2_REGISTER_OUT_Q_reg_0_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_6_REGISTER_OUT_Q_reg_2_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_1_REGISTER_OUT_Q_reg_2_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_6_REGISTER_OUT_Q_reg_4_/D    1
clk(R)->clk(R)	0.073    */0.006         */-0.003        i_reg_DL_7_REGISTER_OUT_Q_reg_8_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_3_REGISTER_OUT_Q_reg_9_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_4_REGISTER_OUT_Q_reg_8_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_4_REGISTER_OUT_Q_reg_4_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_2_REGISTER_OUT_Q_reg_1_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_5_REGISTER_OUT_Q_reg_1_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_0_REGISTER_OUT_Q_reg_5_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_2_REGISTER_OUT_Q_reg_2_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_4_REGISTER_OUT_Q_reg_6_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_2_REGISTER_OUT_Q_reg_9_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_8_REGISTER_OUT_Q_reg_5_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_3_REGISTER_OUT_Q_reg_8_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_9_REGISTER_OUT_Q_reg_4_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_8_REGISTER_OUT_Q_reg_3_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_3_REGISTER_OUT_Q_reg_7_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_6_REGISTER_OUT_Q_reg_1_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_0_REGISTER_OUT_Q_reg_2_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_3_REGISTER_OUT_Q_reg_1_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_8_REGISTER_OUT_Q_reg_6_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_0_REGISTER_OUT_Q_reg_7_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_4_REGISTER_OUT_Q_reg_5_/D    1
clk(R)->clk(R)	0.073    */0.007         */-0.003        i_reg_DL_9_REGISTER_OUT_Q_reg_3_/D    1
clk(R)->clk(R)	0.073    */0.008         */-0.003        i_reg_DL_1_REGISTER_OUT_Q_reg_4_/D    1
clk(R)->clk(R)	0.073    */0.008         */-0.003        i_reg_DL_3_REGISTER_OUT_Q_reg_5_/D    1
clk(R)->clk(R)	0.073    */0.008         */-0.003        i_reg_DL_1_REGISTER_OUT_Q_reg_1_/D    1
clk(R)->clk(R)	0.073    */0.124         */-0.003        i_ffIN_VOUT_FF_OUT_Q_reg/D    1
