[2025-09-17 02:34:33] START suite=qualcomm_srv trace=srv523_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv523_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2576670 heartbeat IPC: 3.881 cumulative IPC: 3.881 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4996817 heartbeat IPC: 4.132 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4996817 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4996817 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13325592 heartbeat IPC: 1.201 cumulative IPC: 1.201 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 21675510 heartbeat IPC: 1.198 cumulative IPC: 1.199 (Simulation time: 00 hr 03 min 29 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv523_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000005 cycles: 30064116 heartbeat IPC: 1.192 cumulative IPC: 1.197 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38496295 heartbeat IPC: 1.186 cumulative IPC: 1.194 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 46938238 heartbeat IPC: 1.185 cumulative IPC: 1.192 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 55364338 heartbeat IPC: 1.187 cumulative IPC: 1.191 (Simulation time: 00 hr 07 min 58 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 63752992 heartbeat IPC: 1.192 cumulative IPC: 1.191 (Simulation time: 00 hr 09 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv523_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 72067717 heartbeat IPC: 1.203 cumulative IPC: 1.193 (Simulation time: 00 hr 10 min 14 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 80358943 heartbeat IPC: 1.206 cumulative IPC: 1.194 (Simulation time: 00 hr 11 min 22 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 83659130 cumulative IPC: 1.195 (Simulation time: 00 hr 12 min 27 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 83659130 cumulative IPC: 1.195 (Simulation time: 00 hr 12 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv523_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.195 instructions: 100000004 cycles: 83659130
CPU 0 Branch Prediction Accuracy: 92.49% MPKI: 13.33 Average ROB Occupancy at Mispredict: 28.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08487
BRANCH_INDIRECT: 0.3662
BRANCH_CONDITIONAL: 11.51
BRANCH_DIRECT_CALL: 0.4177
BRANCH_INDIRECT_CALL: 0.5407
BRANCH_RETURN: 0.403


====Backend Stall Breakdown====
ROB_STALL: 8506
LQ_STALL: 0
SQ_STALL: 45555


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 2.4309802

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 8506

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 3499

cpu0->cpu0_STLB TOTAL        ACCESS:    2093980 HIT:    2093210 MISS:        770 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2093980 HIT:    2093210 MISS:        770 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 102.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9395567 HIT:    8650937 MISS:     744630 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7679649 HIT:    7003683 MISS:     675966 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     576550 HIT:     519910 MISS:      56640 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1137977 HIT:    1126801 MISS:      11176 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1391 HIT:        543 MISS:        848 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.37 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15800134 HIT:    7772461 MISS:    8027673 MSHR_MERGE:    1964072
cpu0->cpu0_L1I LOAD         ACCESS:   15800134 HIT:    7772461 MISS:    8027673 MSHR_MERGE:    1964072
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.78 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30540256 HIT:   26684379 MISS:    3855877 MSHR_MERGE:    1661882
cpu0->cpu0_L1D LOAD         ACCESS:   16706435 HIT:   14603729 MISS:    2102706 MSHR_MERGE:     486657
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13832268 HIT:   12080517 MISS:    1751751 MSHR_MERGE:    1175196
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1553 HIT:        133 MISS:       1420 MSHR_MERGE:         29
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.48 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12945600 HIT:   10669738 MISS:    2275862 MSHR_MERGE:    1152999
cpu0->cpu0_ITLB LOAD         ACCESS:   12945600 HIT:   10669738 MISS:    2275862 MSHR_MERGE:    1152999
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.01 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29001335 HIT:   27698065 MISS:    1303270 MSHR_MERGE:     332153
cpu0->cpu0_DTLB LOAD         ACCESS:   29001335 HIT:   27698065 MISS:    1303270 MSHR_MERGE:     332153
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.082 cycles
cpu0->LLC TOTAL        ACCESS:     840636 HIT:     835247 MISS:       5389 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     675965 HIT:     670754 MISS:       5211 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      56640 HIT:      56639 MISS:          1 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     107183 HIT:     107183 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        848 HIT:        671 MISS:        177 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         21
  ROW_BUFFER_MISS:       5368
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       6971

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       529564       536542        51124          402
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           45           81           14
  STLB miss resolved @ L2C                0           70          237          372           18
  STLB miss resolved @ LLC                0           29          181          493           24
  STLB miss resolved @ MEM                0            0           51          109           92

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             191346        54393      1552072       119135           10
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            4            0
  STLB miss resolved @ L2C                0            0            0            3            0
  STLB miss resolved @ LLC                0            7           11           33            5
  STLB miss resolved @ MEM                0            0            2            9            4
[2025-09-17 02:47:01] END   suite=qualcomm_srv trace=srv523_ap (rc=0)
