Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 18:44:01 2024
| Host         : ECE-PHO115-23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file acctop_module_timing_summary_routed.rpt -pb acctop_module_timing_summary_routed.pb -rpx acctop_module_timing_summary_routed.rpx -warn_on_violation
| Design       : acctop_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.962        0.000                      0                   90        0.254        0.000                      0                   90        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.962        0.000                      0                   90        0.254        0.000                      0                   90        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 accel_inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/temp_DATA_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.952ns (25.308%)  route 2.810ns (74.692%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 10.011 - 5.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.707     5.309    accel_inst/iclk_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  accel_inst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  accel_inst/counter_reg[18]/Q
                         net (fo=2, routed)           0.790     6.555    accel_inst/counter_reg_n_0_[18]
    SLICE_X5Y108         LUT4 (Prop_lut4_I0_O)        0.124     6.679 f  accel_inst/cs_i_15/O
                         net (fo=6, routed)           0.489     7.168    accel_inst/cs_i_15_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I2_O)        0.124     7.292 f  accel_inst/counter[31]_i_8/O
                         net (fo=4, routed)           0.444     7.736    accel_inst/counter[31]_i_8_n_0
    SLICE_X7Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.860 r  accel_inst/counter[31]_i_3/O
                         net (fo=4, routed)           0.506     8.366    accel_inst/counter[31]_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.124     8.490 r  accel_inst/temp_DATA[9]_i_1/O
                         net (fo=2, routed)           0.581     9.071    accel_inst/latch_data
    SLICE_X3Y105         FDRE                                         r  accel_inst/temp_DATA_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  iclk (IN)
                         net (fo=0)                   0.000     5.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  iclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    10.011    accel_inst/iclk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  accel_inst/temp_DATA_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.270    
                         clock uncertainty           -0.035    10.235    
    SLICE_X3Y105         FDRE (Setup_fdre_C_CE)      -0.202    10.033    accel_inst/temp_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 accel_inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/temp_DATA_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.952ns (25.968%)  route 2.714ns (74.032%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 10.011 - 5.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.707     5.309    accel_inst/iclk_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  accel_inst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  accel_inst/counter_reg[18]/Q
                         net (fo=2, routed)           0.790     6.555    accel_inst/counter_reg_n_0_[18]
    SLICE_X5Y108         LUT4 (Prop_lut4_I0_O)        0.124     6.679 f  accel_inst/cs_i_15/O
                         net (fo=6, routed)           0.489     7.168    accel_inst/cs_i_15_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I2_O)        0.124     7.292 f  accel_inst/counter[31]_i_8/O
                         net (fo=4, routed)           0.444     7.736    accel_inst/counter[31]_i_8_n_0
    SLICE_X7Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.860 r  accel_inst/counter[31]_i_3/O
                         net (fo=4, routed)           0.506     8.366    accel_inst/counter[31]_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.124     8.490 r  accel_inst/temp_DATA[9]_i_1/O
                         net (fo=2, routed)           0.485     8.975    accel_inst/latch_data
    SLICE_X3Y106         FDRE                                         r  accel_inst/temp_DATA_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  iclk (IN)
                         net (fo=0)                   0.000     5.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  iclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    10.011    accel_inst/iclk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  accel_inst/temp_DATA_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.270    
                         clock uncertainty           -0.035    10.235    
    SLICE_X3Y106         FDRE (Setup_fdre_C_CE)      -0.202    10.033    accel_inst/temp_DATA_reg[8]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 accel_inst/Y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/temp_DATA_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.646%)  route 0.639ns (58.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 10.011 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.708     5.310    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  accel_inst/Y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  accel_inst/Y_reg[11]/Q
                         net (fo=2, routed)           0.639     6.405    accel_inst/Y[11]
    SLICE_X3Y105         FDRE                                         r  accel_inst/temp_DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  iclk (IN)
                         net (fo=0)                   0.000     5.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  iclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    10.011    accel_inst/iclk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  accel_inst/temp_DATA_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.286    
                         clock uncertainty           -0.035    10.251    
    SLICE_X3Y105         FDRE (Setup_fdre_C_D)       -0.064    10.187    accel_inst/temp_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                         10.187    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 accel_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/FSM_sequential_state_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 1.214ns (20.551%)  route 4.693ns (79.449%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.709     5.311    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  accel_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=21, routed)          1.208     6.938    accel_inst/state_reg__0[0]
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.299     7.237 f  accel_inst/FSM_sequential_state_reg[6]_i_40/O
                         net (fo=2, routed)           1.245     8.482    accel_inst/FSM_sequential_state_reg[6]_i_40_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.124     8.606 r  accel_inst/FSM_sequential_state_reg[6]_i_39/O
                         net (fo=3, routed)           0.587     9.193    accel_inst/FSM_sequential_state_reg[6]_i_39_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I4_O)        0.124     9.317 r  accel_inst/FSM_sequential_state_reg[6]_i_29/O
                         net (fo=1, routed)           0.655     9.972    accel_inst/FSM_sequential_state_reg[6]_i_29_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  accel_inst/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.595    10.692    accel_inst/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  accel_inst/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.403    11.219    accel_inst/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    accel_inst/iclk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[5]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_CE)      -0.169    15.082    accel_inst/FSM_sequential_state_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 accel_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/FSM_sequential_state_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 1.214ns (20.551%)  route 4.693ns (79.449%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.709     5.311    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  accel_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=21, routed)          1.208     6.938    accel_inst/state_reg__0[0]
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.299     7.237 f  accel_inst/FSM_sequential_state_reg[6]_i_40/O
                         net (fo=2, routed)           1.245     8.482    accel_inst/FSM_sequential_state_reg[6]_i_40_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.124     8.606 r  accel_inst/FSM_sequential_state_reg[6]_i_39/O
                         net (fo=3, routed)           0.587     9.193    accel_inst/FSM_sequential_state_reg[6]_i_39_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I4_O)        0.124     9.317 r  accel_inst/FSM_sequential_state_reg[6]_i_29/O
                         net (fo=1, routed)           0.655     9.972    accel_inst/FSM_sequential_state_reg[6]_i_29_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  accel_inst/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.595    10.692    accel_inst/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  accel_inst/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.403    11.219    accel_inst/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    accel_inst/iclk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[6]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_CE)      -0.169    15.082    accel_inst/FSM_sequential_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 accel_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/FSM_sequential_state_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.214ns (20.720%)  route 4.645ns (79.280%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.709     5.311    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  accel_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=21, routed)          1.208     6.938    accel_inst/state_reg__0[0]
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.299     7.237 f  accel_inst/FSM_sequential_state_reg[6]_i_40/O
                         net (fo=2, routed)           1.245     8.482    accel_inst/FSM_sequential_state_reg[6]_i_40_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.124     8.606 r  accel_inst/FSM_sequential_state_reg[6]_i_39/O
                         net (fo=3, routed)           0.587     9.193    accel_inst/FSM_sequential_state_reg[6]_i_39_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I4_O)        0.124     9.317 r  accel_inst/FSM_sequential_state_reg[6]_i_29/O
                         net (fo=1, routed)           0.655     9.972    accel_inst/FSM_sequential_state_reg[6]_i_29_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  accel_inst/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.595    10.692    accel_inst/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  accel_inst/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.355    11.170    accel_inst/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X3Y108         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588    15.010    accel_inst/iclk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.045    accel_inst/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 accel_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/FSM_sequential_state_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.214ns (20.720%)  route 4.645ns (79.280%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.709     5.311    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  accel_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=21, routed)          1.208     6.938    accel_inst/state_reg__0[0]
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.299     7.237 f  accel_inst/FSM_sequential_state_reg[6]_i_40/O
                         net (fo=2, routed)           1.245     8.482    accel_inst/FSM_sequential_state_reg[6]_i_40_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.124     8.606 r  accel_inst/FSM_sequential_state_reg[6]_i_39/O
                         net (fo=3, routed)           0.587     9.193    accel_inst/FSM_sequential_state_reg[6]_i_39_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I4_O)        0.124     9.317 r  accel_inst/FSM_sequential_state_reg[6]_i_29/O
                         net (fo=1, routed)           0.655     9.972    accel_inst/FSM_sequential_state_reg[6]_i_29_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  accel_inst/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.595    10.692    accel_inst/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  accel_inst/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.355    11.170    accel_inst/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X3Y108         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588    15.010    accel_inst/iclk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[4]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.045    accel_inst/FSM_sequential_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 accel_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/FSM_sequential_state_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.214ns (20.753%)  route 4.636ns (79.247%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.709     5.311    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  accel_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=21, routed)          1.208     6.938    accel_inst/state_reg__0[0]
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.299     7.237 f  accel_inst/FSM_sequential_state_reg[6]_i_40/O
                         net (fo=2, routed)           1.245     8.482    accel_inst/FSM_sequential_state_reg[6]_i_40_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.124     8.606 r  accel_inst/FSM_sequential_state_reg[6]_i_39/O
                         net (fo=3, routed)           0.587     9.193    accel_inst/FSM_sequential_state_reg[6]_i_39_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I4_O)        0.124     9.317 r  accel_inst/FSM_sequential_state_reg[6]_i_29/O
                         net (fo=1, routed)           0.655     9.972    accel_inst/FSM_sequential_state_reg[6]_i_29_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  accel_inst/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.595    10.692    accel_inst/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  accel_inst/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.346    11.161    accel_inst/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y106         FDRE (Setup_fdre_C_CE)      -0.205    15.071    accel_inst/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 accel_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/FSM_sequential_state_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.214ns (20.753%)  route 4.636ns (79.247%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.709     5.311    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  accel_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=21, routed)          1.208     6.938    accel_inst/state_reg__0[0]
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.299     7.237 f  accel_inst/FSM_sequential_state_reg[6]_i_40/O
                         net (fo=2, routed)           1.245     8.482    accel_inst/FSM_sequential_state_reg[6]_i_40_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.124     8.606 r  accel_inst/FSM_sequential_state_reg[6]_i_39/O
                         net (fo=3, routed)           0.587     9.193    accel_inst/FSM_sequential_state_reg[6]_i_39_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I4_O)        0.124     9.317 r  accel_inst/FSM_sequential_state_reg[6]_i_29/O
                         net (fo=1, routed)           0.655     9.972    accel_inst/FSM_sequential_state_reg[6]_i_29_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  accel_inst/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.595    10.692    accel_inst/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  accel_inst/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.346    11.161    accel_inst/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y106         FDRE (Setup_fdre_C_CE)      -0.205    15.071    accel_inst/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 accel_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/FSM_sequential_state_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.214ns (20.753%)  route 4.636ns (79.247%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.709     5.311    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  accel_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=21, routed)          1.208     6.938    accel_inst/state_reg__0[0]
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.299     7.237 f  accel_inst/FSM_sequential_state_reg[6]_i_40/O
                         net (fo=2, routed)           1.245     8.482    accel_inst/FSM_sequential_state_reg[6]_i_40_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.124     8.606 r  accel_inst/FSM_sequential_state_reg[6]_i_39/O
                         net (fo=3, routed)           0.587     9.193    accel_inst/FSM_sequential_state_reg[6]_i_39_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I4_O)        0.124     9.317 r  accel_inst/FSM_sequential_state_reg[6]_i_29/O
                         net (fo=1, routed)           0.655     9.972    accel_inst/FSM_sequential_state_reg[6]_i_29_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  accel_inst/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.595    10.692    accel_inst/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  accel_inst/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.346    11.161    accel_inst/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.589    15.011    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[3]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y106         FDRE (Setup_fdre_C_CE)      -0.205    15.071    accel_inst/FSM_sequential_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  3.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 accel_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/FSM_sequential_state_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.681%)  route 0.204ns (52.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.598     1.517    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  accel_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=28, routed)          0.204     1.863    accel_inst/state_reg__0[3]
    SLICE_X2Y106         LUT6 (Prop_lut6_I0_O)        0.045     1.908 r  accel_inst/FSM_sequential_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.908    accel_inst/state_reg__1[5]
    SLICE_X2Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     2.036    accel_inst/iclk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.120     1.653    accel_inst/FSM_sequential_state_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 accel_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/FSM_sequential_state_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.197%)  route 0.208ns (52.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.598     1.517    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  accel_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=28, routed)          0.208     1.867    accel_inst/state_reg__0[3]
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  accel_inst/FSM_sequential_state_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.912    accel_inst/state_reg__1[6]
    SLICE_X2Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     2.036    accel_inst/iclk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[6]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121     1.654    accel_inst/FSM_sequential_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 accel_inst/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.779%)  route 0.166ns (47.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.598     1.517    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  accel_inst/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=28, routed)          0.166     1.825    accel_inst/state_reg__0[3]
    SLICE_X0Y106         LUT6 (Prop_lut6_I4_O)        0.045     1.870 r  accel_inst/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.870    accel_inst/state_reg__1[2]
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.871     2.036    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.091     1.608    accel_inst/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 accel_inst/Y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.597     1.516    accel_inst/iclk_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  accel_inst/Y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  accel_inst/Y_reg[10]/Q
                         net (fo=2, routed)           0.168     1.826    accel_inst/Y[10]
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  accel_inst/Y[10]_i_1/O
                         net (fo=1, routed)           0.000     1.871    accel_inst/Y[10]_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  accel_inst/Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.870     2.035    accel_inst/iclk_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  accel_inst/Y_reg[10]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.091     1.607    accel_inst/Y_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 accel_inst/Y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/Y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.597     1.516    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  accel_inst/Y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  accel_inst/Y_reg[11]/Q
                         net (fo=2, routed)           0.185     1.842    accel_inst/Y[11]
    SLICE_X0Y107         LUT6 (Prop_lut6_I5_O)        0.045     1.887 r  accel_inst/Y[11]_i_1/O
                         net (fo=1, routed)           0.000     1.887    accel_inst/Y[11]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  accel_inst/Y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.870     2.035    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  accel_inst/Y_reg[11]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.091     1.607    accel_inst/Y_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 accel_inst/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.595     1.514    accel_inst/iclk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  accel_inst/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  accel_inst/counter_reg[31]/Q
                         net (fo=2, routed)           0.134     1.789    accel_inst/counter_reg_n_0_[31]
    SLICE_X4Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  accel_inst/counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.900    accel_inst/data0[31]
    SLICE_X4Y110         FDRE                                         r  accel_inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.866     2.031    accel_inst/iclk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  accel_inst/counter_reg[31]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.105     1.619    accel_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 accel_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.596     1.515    accel_inst/iclk_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  accel_inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  accel_inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.134     1.790    accel_inst/counter_reg_n_0_[23]
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  accel_inst/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    accel_inst/data0[23]
    SLICE_X4Y108         FDRE                                         r  accel_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.866     2.032    accel_inst/iclk_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  accel_inst/counter_reg[23]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X4Y108         FDRE (Hold_fdre_C_D)         0.105     1.620    accel_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 accel_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.597     1.516    accel_inst/iclk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  accel_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  accel_inst/counter_reg[7]/Q
                         net (fo=10, routed)          0.134     1.791    accel_inst/counter_reg_n_0_[7]
    SLICE_X4Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  accel_inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    accel_inst/data0[7]
    SLICE_X4Y104         FDRE                                         r  accel_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.867     2.033    accel_inst/iclk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  accel_inst/counter_reg[7]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.105     1.621    accel_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 accel_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.596     1.515    accel_inst/iclk_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  accel_inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  accel_inst/counter_reg[19]/Q
                         net (fo=2, routed)           0.134     1.790    accel_inst/counter_reg_n_0_[19]
    SLICE_X4Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  accel_inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    accel_inst/data0[19]
    SLICE_X4Y107         FDRE                                         r  accel_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.866     2.032    accel_inst/iclk_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  accel_inst/counter_reg[19]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X4Y107         FDRE (Hold_fdre_C_D)         0.105     1.620    accel_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 accel_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_inst/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.597     1.516    accel_inst/iclk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  accel_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=24, routed)          0.194     1.851    accel_inst/state_reg__0[4]
    SLICE_X3Y108         LUT6 (Prop_lut6_I2_O)        0.045     1.896 r  accel_inst/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.896    accel_inst/state_reg__1[1]
    SLICE_X3Y108         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.870     2.035    accel_inst/iclk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.092     1.608    accel_inst/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  iclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    accel_inst/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    accel_inst/FSM_sequential_state_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106    accel_inst/FSM_sequential_state_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106    accel_inst/FSM_sequential_state_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y107    accel_inst/Y_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    accel_inst/Y_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    accel_inst/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    accel_inst/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    accel_inst/FSM_sequential_state_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    accel_inst/FSM_sequential_state_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    accel_inst/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    accel_inst/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    accel_inst/FSM_sequential_state_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    accel_inst/FSM_sequential_state_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    accel_inst/FSM_sequential_state_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accel_inst/temp_DATA_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tilt_y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.889ns  (logic 3.979ns (67.578%)  route 1.909ns (32.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  iclk (IN)
                         net (fo=0)                   0.000     5.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.709    10.311    accel_inst/iclk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  accel_inst/temp_DATA_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.459    10.770 r  accel_inst/temp_DATA_reg[8]/Q
                         net (fo=1, routed)           1.909    12.679    tilt_y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    16.200 r  tilt_y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.200    tilt_y[0]
    H17                                                               r  tilt_y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/temp_DATA_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tilt_y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.714ns  (logic 3.994ns (69.901%)  route 1.720ns (30.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  iclk (IN)
                         net (fo=0)                   0.000     5.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.709    10.311    accel_inst/iclk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  accel_inst/temp_DATA_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.459    10.770 r  accel_inst/temp_DATA_reg[9]/Q
                         net (fo=1, routed)           1.720    12.490    tilt_y_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    16.025 r  tilt_y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.025    tilt_y[1]
    K15                                                               r  tilt_y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/sclk_control_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 4.108ns (56.542%)  route 3.157ns (43.458%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.708     5.310    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  accel_inst/sclk_control_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  accel_inst/sclk_control_reg/Q
                         net (fo=2, routed)           1.098     6.864    accel_inst/sclk_control_reg_n_0
    SLICE_X0Y112         LUT2 (Prop_lut2_I0_O)        0.124     6.988 r  accel_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.059     9.048    sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.528    12.575 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    12.575    sclk
    F15                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.434ns  (logic 3.998ns (62.144%)  route 2.436ns (37.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.708     5.310    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  accel_inst/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  accel_inst/mosi_reg/Q
                         net (fo=1, routed)           2.436     8.202    mosi_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.542    11.744 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000    11.744    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/cs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.336ns  (logic 4.056ns (64.021%)  route 2.280ns (35.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.708     5.310    accel_inst/iclk_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  accel_inst/cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  accel_inst/cs_reg/Q
                         net (fo=1, routed)           2.280     8.108    cs_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    11.646 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    11.646    cs
    D15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accel_inst/cs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.403ns (69.886%)  route 0.605ns (30.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.597     1.516    accel_inst/iclk_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  accel_inst/cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  accel_inst/cs_reg/Q
                         net (fo=1, routed)           0.605     2.285    cs_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.524 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.524    cs
    D15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.384ns (68.428%)  route 0.639ns (31.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.597     1.516    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  accel_inst/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  accel_inst/mosi_reg/Q
                         net (fo=1, routed)           0.639     2.296    mosi_OBUF
    F14                  OBUF (Prop_obuf_I_O)         1.243     3.539 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.539    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/clk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.456ns (71.787%)  route 0.572ns (28.213%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.595     1.514    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  accel_inst/clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  accel_inst/clk_reg_reg/Q
                         net (fo=2, routed)           0.075     1.717    accel_inst/clk_reg
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.099     1.816 r  accel_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.497     2.314    sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     3.542 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.542    sclk
    F15                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/temp_DATA_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tilt_y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.382ns (79.937%)  route 0.347ns (20.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  iclk (IN)
                         net (fo=0)                   0.000     5.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.598     6.517    accel_inst/iclk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  accel_inst/temp_DATA_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.146     6.663 r  accel_inst/temp_DATA_reg[9]/Q
                         net (fo=1, routed)           0.347     7.010    tilt_y_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     8.246 r  tilt_y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.246    tilt_y[1]
    K15                                                               r  tilt_y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/temp_DATA_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tilt_y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.367ns (75.731%)  route 0.438ns (24.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  iclk (IN)
                         net (fo=0)                   0.000     5.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.598     6.517    accel_inst/iclk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  accel_inst/temp_DATA_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.146     6.663 r  accel_inst/temp_DATA_reg[8]/Q
                         net (fo=1, routed)           0.438     7.102    tilt_y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     8.323 r  tilt_y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.323    tilt_y[0]
    H17                                                               r  tilt_y[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            accel_inst/Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.295ns  (logic 1.728ns (40.224%)  route 2.567ns (59.776%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    E15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.901     3.380    accel_inst/miso_IBUF
    SLICE_X0Y107         LUT3 (Prop_lut3_I0_O)        0.124     3.504 f  accel_inst/Y[11]_i_2/O
                         net (fo=2, routed)           0.667     4.171    accel_inst/Y[11]_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I0_O)        0.124     4.295 r  accel_inst/Y[10]_i_1/O
                         net (fo=1, routed)           0.000     4.295    accel_inst/Y[10]_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  accel_inst/Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588     5.010    accel_inst/iclk_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  accel_inst/Y_reg[10]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            accel_inst/Y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 1.728ns (42.312%)  route 2.355ns (57.688%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    E15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.901     3.380    accel_inst/miso_IBUF
    SLICE_X0Y107         LUT3 (Prop_lut3_I0_O)        0.124     3.504 f  accel_inst/Y[11]_i_2/O
                         net (fo=2, routed)           0.455     3.959    accel_inst/Y[11]_i_2_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I0_O)        0.124     4.083 r  accel_inst/Y[11]_i_1/O
                         net (fo=1, routed)           0.000     4.083    accel_inst/Y[11]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  accel_inst/Y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.588     5.010    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  accel_inst/Y_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            accel_inst/Y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.337ns (26.765%)  route 0.923ns (73.235%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.014    accel_inst/miso_IBUF
    SLICE_X0Y107         LUT3 (Prop_lut3_I0_O)        0.045     1.059 f  accel_inst/Y[11]_i_2/O
                         net (fo=2, routed)           0.157     1.216    accel_inst/Y[11]_i_2_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I0_O)        0.045     1.261 r  accel_inst/Y[11]_i_1/O
                         net (fo=1, routed)           0.000     1.261    accel_inst/Y[11]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  accel_inst/Y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.870     2.035    accel_inst/iclk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  accel_inst/Y_reg[11]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            accel_inst/Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.337ns (25.302%)  route 0.996ns (74.698%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.014    accel_inst/miso_IBUF
    SLICE_X0Y107         LUT3 (Prop_lut3_I0_O)        0.045     1.059 f  accel_inst/Y[11]_i_2/O
                         net (fo=2, routed)           0.230     1.289    accel_inst/Y[11]_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I0_O)        0.045     1.334 r  accel_inst/Y[10]_i_1/O
                         net (fo=1, routed)           0.000     1.334    accel_inst/Y[10]_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  accel_inst/Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  iclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    iclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  iclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.870     2.035    accel_inst/iclk_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  accel_inst/Y_reg[10]/C





