# Copyright 2022 ETH Zurich
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

package:
  name: cv32e40p

dependencies:
  fpnew: { git: "https://github.com/pulp-platform/cvfpu.git", rev: pulp-v0.1.3 }
  common_cells: { git: "https://github.com/pulp-platform/common_cells.git", version: 1.16.4 }
  tech_cells_generic: { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.2.9 }

sources:
  include_dirs:
    - rtl/include
    - bhv
  files:
    - rtl/include/cv32e40p_apu_core_pkg.sv
    - rtl/include/cv32e40p_pkg.sv
    - rtl/cv32e40p_alu.sv
    - rtl/cv32e40p_alu_div.sv
    - rtl/cv32e40p_aligner.sv
    - rtl/cv32e40p_compressed_decoder.sv
    - rtl/cv32e40p_controller.sv
    - rtl/cv32e40p_cs_registers.sv
    - rtl/cv32e40p_decoder.sv
    - rtl/cv32e40p_int_controller.sv
    - rtl/cv32e40p_ex_stage.sv
    - rtl/cv32e40p_fifo.sv
    - rtl/cv32e40p_hwloop_regs.sv
    - rtl/cv32e40p_id_stage.sv
    - rtl/cv32e40p_if_stage.sv
    - rtl/cv32e40p_load_store_unit.sv
    - rtl/cv32e40p_mult.sv
    - rtl/cv32e40p_prefetch_buffer.sv
    - rtl/cv32e40p_prefetch_controller.sv
    - rtl/cv32e40p_obi_interface.sv
    - rtl/cv32e40p_core.sv
    - rtl/cv32e40p_apu_disp.sv
    - rtl/cv32e40p_popcnt.sv
    - rtl/cv32e40p_ff_one.sv
    - rtl/cv32e40p_sleep_unit.sv
    # Different register file implementations. By default, use the latch based
    # register file (unless we target verilator or FPGAs).
    - target: all(any(all(not(verilator), not(fpga)), cv32e40p_use_latch_regfile), not(cv32e40p_use_ff_regfile))
      files:
        - rtl/cv32e40p_register_file_latch.sv
    - target: all(any(verilator, fpga, cv32e40p_use_ff_regfile), not(cv32e40p_use_latch_regfile))
      files:
        - rtl/cv32e40p_register_file_ff.sv
    - target: rtl
      files:
        - bhv/cv32e40p_sim_clock_gate.sv
    - target: all(any(test, cv32e40p_include_tracer), not(cv32e40p_exclude_tracer))
      defines:
        CV32E40P_TRACE_EXECUTION: ~
      files:
        - bhv/include/cv32e40p_tracer_pkg.sv
        - bhv/cv32e40p_wrapper.sv

