<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Dec 31 12:02:03 2021" VIVADOVERSION="2021.1">

  <SYSTEMINFO ARCH="kintexuplus" BOARD="xilinx.com:u2:part0:1.0" DEVICE="xcku15p" NAME="ulp" PACKAGE="ffva1156" SPEEDGRADE="-2LV"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_02_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_02_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_02_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_02_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_02_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_02_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_02_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_02_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_02_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_00_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_00_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_00_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_00_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="BLP_S_AXI_DATA_H2C_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="BLP_S_AXI_DATA_H2C_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="BLP_S_AXI_DATA_H2C_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="39" NAME="BLP_S_AXI_DATA_H2C_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_01_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_01_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_01_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="39" NAME="BLP_S_AXI_DATA_H2C_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_01_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_01_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_01_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="BLP_S_AXI_DATA_H2C_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_01_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="BLP_S_AXI_DATA_H2C_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_01_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_01_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_DATA_H2C_02_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_02_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_02_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_02_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_02_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_02_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_02_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_02_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_DATA_H2C_02_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_02_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_02_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_02_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_02_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_02_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_02_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_02_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_02_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_02_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_02_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_DATA_H2C_02_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_02_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_02_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_02_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_02_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_DATA_H2C_02_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_02_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_02_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_02_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_02_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_02_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_03_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_03_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_03_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_03_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_03_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_03_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_03_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_03_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_03_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_03_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_03_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_03_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_03_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_03_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_03_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_03_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_03_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_03_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_03_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="127" NAME="BLP_S_AXI_DATA_H2C_03_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_03_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_03_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_03_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_03_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="127" NAME="BLP_S_AXI_DATA_H2C_03_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_03_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_03_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="BLP_S_AXI_DATA_H2C_03_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_03_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_03_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_03_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_03_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_03_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_03_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="io_clk_ddr_00_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="ddr1_clk_ibufds_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr1_clk_ibufds" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="io_clk_ddr_00_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="ddr1_clk_ibufds_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddr1_clk_ibufds" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="io_ddr_00_act_n" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="io_ddr_00_adr" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="io_ddr_00_ba" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="io_ddr_00_bg" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="io_ddr_00_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="ddrmem_1_c0_ddr4_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="io_ddr_00_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="ddrmem_1_c0_ddr4_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="io_ddr_00_cke" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="io_ddr_00_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="io_ddr_00_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_dm_dbi_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_dm_dbi_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="io_ddr_00_dq" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="io_ddr_00_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="io_ddr_00_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="io_ddr_00_odt" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="io_ddr_00_reset_n" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="blp_m_data_dna_from_ulp_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_dna_from_ulp_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_m_data_dna_from_ulp_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="blp_m_data_memory_calib_complete_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_memory_calib_complete_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_m_data_memory_calib_complete_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="127" NAME="blp_m_irq_cu_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ii_level0_wire_blp_m_irq_cu_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_m_irq_cu_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="50000000" DIR="I" NAME="blp_s_aclk_ctrl_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ctrl_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aclk_ctrl_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="500000000" DIR="I" NAME="blp_s_aclk_kernel2_ref_clk_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel2_ref_clk_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aclk_kernel2_ref_clk_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="blp_s_aclk_kernel_ref_clk_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_ref_clk_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aclk_kernel_ref_clk_00"/>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_ACLK"/>
        <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="250000000" DIR="I" NAME="blp_s_aclk_pcie_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_pcie_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aclk_pcie_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_ctrl_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_ctrl_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aresetn_ctrl_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_kernel_ref_clk_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_kernel_ref_clk_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aresetn_kernel_ref_clk_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_pcie_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_pcie_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aresetn_pcie_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="blp_s_data_clkwiz_kernel_clk_out1_locked_00" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_blp_s_data_clkwiz_kernel_clk_out1_locked_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_data_clkwiz_kernel_clk_out1_locked_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="blp_s_data_dout_dna_00" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_blp_s_data_dout_dna_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_data_dout_dna_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="blp_s_data_perstn_out_00" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_blp_s_data_perstn_out_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_data_perstn_out_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="blp_s_data_slice_pr_reset_to_ulp_00" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_blp_s_data_slice_pr_reset_to_ulp_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_data_slice_pr_reset_to_ulp_00"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_00" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="UNKNOWN_SEGMENTS_00" BASENAME="C_BASEADDR" BASEVALUE="0x01000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x017FFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_USER_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_CTRL_USER_00"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_01" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_01" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_01_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="UNKNOWN_SEGMENTS_00" BASENAME="C_BASEADDR" BASEVALUE="0x00052000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00052FFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_USER_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_CTRL_USER_01"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_02" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_02" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_02_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="UNKNOWN_SEGMENTS_00" BASENAME="C_BASEADDR" BASEVALUE="0x01800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x01BFFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_USER_02" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_CTRL_USER_02"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_DATA_H2C_00" DATAWIDTH="512" NAME="BLP_S_AXI_DATA_H2C_00" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_00_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wvalid"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arid"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bid"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM_00" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40FFFFFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_DATA_H2C_00"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_DATA_H2C_01" DATAWIDTH="64" NAME="BLP_S_AXI_DATA_H2C_01" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_01_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_01_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_01_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_01_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_01_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_01_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_01_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_01_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_01_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_01_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_DATA_H2C_01_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_wvalid"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arid"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_bid"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_rid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="PROFILE_MEM_00" BASENAME="C_BASEADDR" BASEVALUE="0x8000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83FFFFFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_DATA_H2C_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_DATA_H2C_01"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_DATA_H2C_02" DATAWIDTH="32" NAME="BLP_S_AXI_DATA_H2C_02" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_02_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_02_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_02_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_02_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_02_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_02_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_02_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_02_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_02_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_02_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_02_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_02_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_02_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_02_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_02_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_02_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_02_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_02_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_02_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_DATA_H2C_02_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_02_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM_00" BASENAME="C_BASEADDR" BASEVALUE="0x000C0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000CFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_DATA_H2C_02" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_DATA_H2C_02"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_DATA_H2C_03" DATAWIDTH="128" NAME="BLP_S_AXI_DATA_H2C_03" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_03_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_03_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_03_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_03_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_03_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_03_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_03_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_03_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_03_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_03_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_DATA_H2C_03_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_wvalid"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arid"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_bid"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_rid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM_00" BASENAME="C_BASEADDR" BASEVALUE="0x4100000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x410000FFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_DATA_H2C_03" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_DATA_H2C_03"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_io_clk_ddr_00" NAME="io_clk_ddr_00" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="io_clk_ddr_00_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="io_clk_ddr_00_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="ddrmem_1_C0_DDR4" DATAWIDTH="72" NAME="io_ddr_00" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="Components"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MT40A512M16HA-075E"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NO_DM_NO_DBI"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="io_ddr_00_act_n"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="io_ddr_00_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="io_ddr_00_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="io_ddr_00_bg"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="io_ddr_00_ck_c"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="io_ddr_00_ck_t"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="io_ddr_00_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="io_ddr_00_cs_n"/>
        <PORTMAP LOGICAL="DM_N" PHYSICAL="io_ddr_00_dm_n"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="io_ddr_00_dq"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="io_ddr_00_dqs_c"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="io_ddr_00_dqs_t"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="io_ddr_00_odt"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="io_ddr_00_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="5" FULLNAME="/axi_bram_ctrl_0" HWVERSION="4.1" INSTANCE="axi_bram_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="65536" USAGE="memory">
          <REGISTERS>
            <REGISTER NAME="ECC_STATUS">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x000"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If 1 an uncorrectable error has occurred. Cleared when 1 is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If 1 a correctable error has occurred. Cleared when 1 is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_EN_IRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Enable Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x004"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the UE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the UE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the CE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the CE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_ON_OFF">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC On/Off Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x008"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="ECC_ON_OFF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="0 - ECC checking is disabled on read operations. (ECC generation is enabled on write operations when C_ECC = 1).&#xA;1 - ECC checking is enabled on read operations. All correctable and uncorrectable error conditions are captured and status updated.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_CNT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_CNT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Registers holds number of correctable errors encountered&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [31:0]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [63:32]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x204"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [63:32) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x208"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [95:64]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [127:96]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x300"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [31:0] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x304"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [63:32] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x308"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [95:64] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x30C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [127:96] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_ECC">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject ECC Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x380"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_ECC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bit of the next ECC written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="512"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="65536" USAGE="memory">
          <REGISTERS>
            <REGISTER NAME="ECC_STATUS">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x000"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If 1 an uncorrectable error has occurred. Cleared when 1 is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If 1 a correctable error has occurred. Cleared when 1 is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_EN_IRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Enable Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x004"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the UE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the UE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the CE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the CE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_ON_OFF">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC On/Off Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x008"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="ECC_ON_OFF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="0 - ECC checking is disabled on read operations. (ECC generation is enabled on write operations when C_ECC = 1).&#xA;1 - ECC checking is enabled on read operations. All correctable and uncorrectable error conditions are captured and status updated.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_CNT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_CNT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Registers holds number of correctable errors encountered&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [31:0]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [63:32]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x204"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [63:32) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x208"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [95:64]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [127:96]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x300"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [31:0] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x304"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [63:32] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x308"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [95:64] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x30C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [127:96] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_ECC">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject ECC Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x380"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_ECC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bit of the next ECC written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="512"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="65536" USAGE="memory">
          <REGISTERS>
            <REGISTER NAME="ECC_STATUS">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x000"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If 1 an uncorrectable error has occurred. Cleared when 1 is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If 1 a correctable error has occurred. Cleared when 1 is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_EN_IRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Enable Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x004"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the UE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the UE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the CE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the CE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_ON_OFF">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC On/Off Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x008"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="ECC_ON_OFF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="0 - ECC checking is disabled on read operations. (ECC generation is enabled on write operations when C_ECC = 1).&#xA;1 - ECC checking is enabled on read operations. All correctable and uncorrectable error conditions are captured and status updated.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_CNT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_CNT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Registers holds number of correctable errors encountered&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [31:0]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [63:32]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x204"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [63:32) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x208"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [95:64]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [127:96]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x300"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [31:0] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x304"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [63:32] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x308"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [95:64] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x30C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [127:96] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_ECC">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject ECC Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x380"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_ECC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bit of the next ECC written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="512"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_bram_ctrl_0_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="512"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x4100000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x4100007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst" SIGNAME="axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_b" SIGIS="rst" SIGNAME="axi_bram_ctrl_0_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_b" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_b" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="bram_we_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="bram_addr_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="bram_wrdata_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="bram_rddata_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_1_M01_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_kernel_ref_clk_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_b"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_b"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_b"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_b"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_b"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_b"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_b"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/axi_bram_ctrl_0_bram" HWVERSION="8.4" INSTANCE="axi_bram_ctrl_0_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="512"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="512"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="512"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="512"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="512"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="512"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="1"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="16"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     0.0 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_bram_ctrl_0_bram_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="URAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="true"/>
        <PARAMETER NAME="Write_Width_A" VALUE="512"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="512"/>
        <PARAMETER NAME="Read_Width_A" VALUE="512"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="512"/>
        <PARAMETER NAME="Read_Width_B" VALUE="512"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_clk_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="rst" SIGNAME="axi_bram_ctrl_0_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rst_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_en_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_we_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_addr_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_wrdata_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rddata_b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="512"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="25" FULLNAME="/axi_interconnect_0" HWVERSION="2.1" INSTANCE="axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_interconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="m_axi_gmem_RID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_vip_0_M_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="krnl_ro_rtl_1_m_axi_gmem" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="25" FULLNAME="/axi_interconnect_0_p" HWVERSION="2.1" INSTANCE="axi_interconnect_0_p" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_interconnect_0_p_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_vip_0_p_M_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_p_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="25" FULLNAME="/axi_interconnect_1" HWVERSION="2.1" INSTANCE="axi_interconnect_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="4"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_interconnect_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="ddrmem_1_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_ddrmem_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_ddrmem_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arregion" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awregion" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_cdc_data_static_M_AXI" DATAWIDTH="512" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_p_M00_AXI" DATAWIDTH="512" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_cdc_data_static1_M_AXI" DATAWIDTH="128" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_1_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_1_M01_AXI" DATAWIDTH="512" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="24" FULLNAME="/axi_protocol_convert_0" HWVERSION="2.1" INSTANCE="axi_protocol_convert_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_protocol_converter" VLNV="xilinx.com:ip:axi_protocol_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_M_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_IGNORE_ID" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_TRANSLATION_MODE" VALUE="2"/>
        <PARAMETER NAME="SI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="MI_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="TRANSLATION_MODE" VALUE="2"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_protocol_convert_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_02_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="S_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_02" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_protocol_convert_0_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="10" FULLNAME="/axi_vip_0" HWVERSION="1.1" INSTANCE="axi_vip_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_vip_0_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="MASTER"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_vip_0_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_kernel_ref_clk_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40FFFFFFFF" INSTANCE="ddrmem_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x4100000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4100007FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddrmem_1"/>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="10" FULLNAME="/axi_vip_0_p" HWVERSION="1.1" INSTANCE="axi_vip_0_p" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_vip_0_p_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="MASTER"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_p_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_vip_0_p_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_kernel_ref_clk_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40FFFFFFFF" INSTANCE="ddrmem_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x4100000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4100007FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddrmem_1"/>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="25" FULLNAME="/ddr1_clk_bufg" HWVERSION="2.2" INSTANCE="ddr1_clk_bufg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="BUFG"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ddr1_clk_bufg_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="BUFG_I" RIGHT="0" SIGIS="clk" SIGNAME="ddr1_clk_ibufds_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr1_clk_ibufds" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="BUFG_O" RIGHT="0" SIGIS="clk" SIGNAME="ddr1_clk_bufg_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="25" FULLNAME="/ddr1_clk_ibufds" HWVERSION="2.2" INSTANCE="ddr1_clk_ibufds" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ddr1_clk_ibufds_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="ddr1_clk_ibufds_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_clk_ddr_00_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="ddr1_clk_ibufds_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_clk_ddr_00_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="ddr1_clk_ibufds_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr1_clk_bufg" PORT="BUFG_I"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_io_clk_ddr_00" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/ddrmem_1" HWVERSION="2.2" INSTANCE="ddrmem_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr4" VLNV="xilinx.com:ip:ddr4:2.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ddr4;v=v2_2;d=pg150-ultrascale-memory-ip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP" NAME="C0_DDR4_ADDRESS_BLOCK" RANGE="4294967296" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP" NAME="C0_DDR4_ADDRESS_BLOCK" RANGE="4294967296" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP_CTRL" NAME="C0_REG" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="C0_DDR4_MEMORY_MAP" NAME="C0_DDR4_ADDRESS_BLOCK" RANGE="4294967296" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C0.DDR4_Mem_Add_Map" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="System_Clock" VALUE="No_Buffer"/>
        <PARAMETER NAME="C0.ControllerType" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="C0.APP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0.MEM_TYPE" VALUE="DDR4"/>
        <PARAMETER NAME="C0.BUFG_LOC_1" VALUE="X0Y46"/>
        <PARAMETER NAME="C0.BUFG_LOC_2" VALUE="X0Y7"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_1" VALUE="X0Y7"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_2" VALUE="X0Y6"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.MMCM_IDX_BANK" VALUE="1"/>
        <PARAMETER NAME="C0.CENTER_BANK_CLOCK_REGION" VALUE="0"/>
        <PARAMETER NAME="C0.CENTER_BANK_MMCME3_ADV_SITE" VALUE="0"/>
        <PARAMETER NAME="C0.SYSCLK_CENTER_INFO" VALUE="FALSE"/>
        <PARAMETER NAME="PING_PONG_PHY" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_ADDR" VALUE="29"/>
        <PARAMETER NAME="C0.DDR4_VrefVoltage" VALUE="0.84"/>
        <PARAMETER NAME="C0.DDR4_AL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DQ_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_DM_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C0.DDR4_DQS_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C0.DDR4_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEM_DEVICE_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ROW_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_BANK_GROUP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_TYPE" VALUE="Components"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_PART" VALUE="MT40A512M16HA-075E"/>
        <PARAMETER NAME="C0.DDR4_DATA_MASK" VALUE="9"/>
        <PARAMETER NAME="C0.DDR4_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_SPEED_GRADE" VALUE="075E"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_MB" VALUE="8192"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_GB" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_COMP_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="C0.DDR4_MEM_COMP_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_DATABITS_PER_STROBE" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_MODEL_SPEED_GRADE" VALUE="DDR4_750_Timing"/>
        <PARAMETER NAME="C0.DDR4_RANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_IO_VOLTAGE" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_MIN_PERIOD" VALUE="750"/>
        <PARAMETER NAME="C0.DDR4_MAX_PERIOD" VALUE="1600"/>
        <PARAMETER NAME="C0.DDR4_MR0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MR2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nAL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_MODE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_TYPE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CWL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_OUTPUT_DRV" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_NOM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_WR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MEM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DBAW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCK" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_Configuration" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCKE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tFAW" VALUE="37"/>
        <PARAMETER NAME="C0.DDR4_tFAW_dlr" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_tMRD" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_tRAS" VALUE="39"/>
        <PARAMETER NAME="C0.DDR4_tRCD" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_tREFI" VALUE="9363"/>
        <PARAMETER NAME="C0.DDR4_tRFC" VALUE="421"/>
        <PARAMETER NAME="C0.DDR4_tRFC_dlr" VALUE="145"/>
        <PARAMETER NAME="C0.DDR4_tRP" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_tWR" VALUE="19"/>
        <PARAMETER NAME="C0.DDR4_tRRD"/>
        <PARAMETER NAME="C0.DDR4_tRTP" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tRRD_S" VALUE="7"/>
        <PARAMETER NAME="C0.DDR4_tRRD_L" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_tRRD_dlr" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tWTR"/>
        <PARAMETER NAME="C0.DDR4_tWTR_S" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tWTR_L" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tXPR" VALUE="109"/>
        <PARAMETER NAME="C0.DDR4_tZQI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tZQCS" VALUE="128"/>
        <PARAMETER NAME="C0.DDR4_tZQINIT" VALUE="256"/>
        <PARAMETER NAME="C0.DDR4_tCCD_3ds" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUTPHY_MODE" VALUE="VCO_2X"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT0_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CLKFBOUT_MULT" VALUE="15"/>
        <PARAMETER NAME="C0.DDR4_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="CAL_INPUT_CLK_PERIOD" VALUE="9996"/>
        <PARAMETER NAME="C0.DDR4_CLKIN_PERIOD" VALUE="9996"/>
        <PARAMETER NAME="C0.DDR4_HR_MIN_FREQ" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DCI_CASCADE_CUTOFF" VALUE="938"/>
        <PARAMETER NAME="C0.DDR4_IS_FASTER_SPEED_RAM" VALUE="No"/>
        <PARAMETER NAME="C0.DDR4_AXI_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C0.DDR4_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0.DDR4_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_MEM_SIZE" VALUE="4294967296"/>
        <PARAMETER NAME="C0.DDR4_UI_CLOCK" VALUE="300000000"/>
        <PARAMETER NAME="C0.DDR4_CA_MIRROR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_IS_CUSTOM" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AUTO_AP_COL_A3" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_MCS_ECC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_Slot" VALUE="1"/>
        <PARAMETER NAME="C0.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.APP_MASK_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C0.DDR4_StackHeight" VALUE="1"/>
        <PARAMETER NAME="CUSTOM_PART_ATTRIBUTES" VALUE="NONE"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT0_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="Debug_Signal" VALUE="Disable"/>
        <PARAMETER NAME="Simulation_Mode" VALUE="BFM"/>
        <PARAMETER NAME="C0.DDR4_Ecc" VALUE="true"/>
        <PARAMETER NAME="IOPowerReduction" VALUE="OFF"/>
        <PARAMETER NAME="Enable_SysPorts" VALUE="true"/>
        <PARAMETER NAME="Phy_Only" VALUE="Complete_Memory_Controller"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0_CLOCK_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="IS_FROM_PHY" VALUE="1"/>
        <PARAMETER NAME="RECONFIG_XSDB_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="AL_SEL" VALUE="0"/>
        <PARAMETER NAME="Example_TG" VALUE="SIMPLE_TG"/>
        <PARAMETER NAME="C0.DDR4_Clamshell" VALUE="false"/>
        <PARAMETER NAME="C0.MIGRATION" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP1" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP2" VALUE="false"/>
        <PARAMETER NAME="TIMING_3DS" VALUE="false"/>
        <PARAMETER NAME="SET_DW_TO_40" VALUE="false"/>
        <PARAMETER NAME="DIFF_TERM_SYSCLK" VALUE="false"/>
        <PARAMETER NAME="C0_DDR4_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0.DDR4_TimePeriod" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_InputClockPeriod" VALUE="9996"/>
        <PARAMETER NAME="C0.DDR4_Specify_MandD" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_PhyClockRatio" VALUE="4:1"/>
        <PARAMETER NAME="C0.DDR4_MemoryType" VALUE="Components"/>
        <PARAMETER NAME="C0.DDR4_MemoryPart" VALUE="MT40A512M16HA-075E"/>
        <PARAMETER NAME="C0.DDR4_MemoryVoltage" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_DataWidth" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_DataMask" VALUE="NO_DM_NO_DBI"/>
        <PARAMETER NAME="C0.DDR4_AxiSelection" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C0.DDR4_BurstLength" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_BurstType" VALUE="Sequential"/>
        <PARAMETER NAME="C0.DDR4_OutputDriverImpedenceControl" VALUE="RZQ/7"/>
        <PARAMETER NAME="C0.DDR4_OnDieTermination" VALUE="RZQ/6"/>
        <PARAMETER NAME="C0.DDR4_CasLatency" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_CasWriteLatency" VALUE="12"/>
        <PARAMETER NAME="C0.DDR4_ChipSelect" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_isCKEShared" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiDataWidth" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_AxiArbitrationScheme" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C0.DDR4_AxiNarrowBurst" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_AxiAddressWidth" VALUE="32"/>
        <PARAMETER NAME="C0.DDR4_AxiIDWidth" VALUE="6"/>
        <PARAMETER NAME="C0.DDR4_Capacity" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_MemoryName" VALUE="MainMemory"/>
        <PARAMETER NAME="C0.DDR4_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_UserRefresh_ZQCS" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CustomParts" VALUE="no_file_loaded"/>
        <PARAMETER NAME="C0.DDR4_isCustom" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SELF_REFRESH" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_RESTORE_CRC" VALUE="false"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="CLKOUT6" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ddrmem_1_0"/>
        <PARAMETER NAME="No_Controller" VALUE="1"/>
        <PARAMETER NAME="Reference_Clock" VALUE="Differential"/>
        <PARAMETER NAME="IO_Power_Reduction" VALUE="false"/>
        <PARAMETER NAME="DCI_Cascade" VALUE="false"/>
        <PARAMETER NAME="Default_Bank_Selections" VALUE="false"/>
        <PARAMETER NAME="PARTIAL_RECONFIG_FLOW_MIG" VALUE="false"/>
        <PARAMETER NAME="MCS_DBG_EN" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TXPR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TXPR" VALUE="5"/>
        <PARAMETER NAME="C0.ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.BANK_GROUP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.StackHeight" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_Enable_LVAUX" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_EN_PARITY" VALUE="false"/>
        <PARAMETER NAME="EN_PP_4R_MIR" VALUE="false"/>
        <PARAMETER NAME="MCS_WO_DSP" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x4000000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x40FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="c0_init_calib_complete" SIGIS="undef" SIGNAME="ddrmem_1_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_s_data_memory_calib_complete_00"/>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_ddrmem_1" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dbg_clk" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="c0_sys_clk_i" SIGIS="clk" SIGNAME="ddr1_clk_bufg_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddr1_clk_bufg" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="dbg_bus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="16" NAME="c0_ddr4_adr" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_ddr_00_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_ba" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_ddr_00_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cke" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_ddr_00_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_ddr_00_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="c0_ddr4_dm_dbi_n" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_dm_dbi_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_ddr_00_dm_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="c0_ddr4_dq" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_ddr_00_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="c0_ddr4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_ddr_00_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="c0_ddr4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_ddr_00_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_odt" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_ddr_00_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_bg" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_ddr_00_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_reset_n" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_ddr_00_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_act_n" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_ddr_00_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="ddrmem_1_c0_ddr4_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_ddr_00_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="ddrmem_1_c0_ddr4_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="io_ddr_00_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="c0_ddr4_ui_clk" SIGIS="clk" SIGNAME="ddrmem_1_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psreset_ddrmem_n_1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="aclk"/>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_ddrmem_1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_ui_clk_sync_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="ddrmem_1_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psreset_ddrmem_n_1" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psreset_ddrmem_n_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psreset_ddrmem_n_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_awready" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_wready" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_bready" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_arready" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_rready" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_interrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="c0_ddr4_s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="c0_ddr4_s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="c0_ddr4_s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wlast" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="c0_ddr4_s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="c0_ddr4_s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rlast" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="c0_ddr4_s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="c0_ddr4_s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="slr1_reset_controllers_logic_reset_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_logic_reset_op" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ddrmem_1_C0_DDR4" DATAWIDTH="72" NAME="C0_DDR4" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="Components"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MT40A512M16HA-075E"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NO_DM_NO_DBI"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="c0_ddr4_act_n"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="c0_ddr4_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="c0_ddr4_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="c0_ddr4_bg"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="c0_ddr4_ck_c"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="c0_ddr4_ck_t"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="c0_ddr4_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="c0_ddr4_cs_n"/>
            <PORTMAP LOGICAL="DM_N" PHYSICAL="c0_ddr4_dm_dbi_n"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="c0_ddr4_dq"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="c0_ddr4_dqs_c"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="c0_ddr4_dqs_t"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="c0_ddr4_odt"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="c0_ddr4_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_regslice_control_mgntpf_M_AXI" DATAWIDTH="32" NAME="C0_DDR4_S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ulp_ddrmem_1_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr4_s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr4_s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr4_s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_1_M00_AXI" DATAWIDTH="512" NAME="C0_DDR4_S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ulp_ddrmem_1_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr4_s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="c0_ddr4_s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="c0_ddr4_s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="c0_ddr4_s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="c0_ddr4_s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="c0_ddr4_s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="c0_ddr4_s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="c0_ddr4_s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr4_s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="c0_ddr4_s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr4_s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c0_ddr4_s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c0_ddr4_s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="c0_ddr4_s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c0_ddr4_s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c0_ddr4_s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c0_ddr4_s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c0_ddr4_s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c0_ddr4_s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="c0_ddr4_s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr4_s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="c0_ddr4_s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="c0_ddr4_s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr4_s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr4_s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr4_s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c0_ddr4_s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c0_ddr4_s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="ulp_debug_bridge_xsdbm_0" BDTYPE="SBD" COREREVISION="6" DRIVERMODE="CORE" FULLNAME="/debug_bridge_xsdbm" HWVERSION="3.0" INSTANCE="debug_bridge_xsdbm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="debug_bridge" SIM_BD="ulp_debug_bridge_xsdbm_0" VLNV="xilinx.com:ip:debug_bridge:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=debug_bridge;v=v3_0;d=pg245-debug-bridge.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_DEBUG_MODE" VALUE="1"/>
        <PARAMETER NAME="C_NUM_BS_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_BSCAN_MUX" VALUE="1"/>
        <PARAMETER NAME="C_EN_BSCANID_VEC" VALUE="false"/>
        <PARAMETER NAME="C_USE_EXT_BSCAN" VALUE="true"/>
        <PARAMETER NAME="C_USE_STARTUP_CLK" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_CLK_DIVIDER" VALUE="false"/>
        <PARAMETER NAME="C_TWO_PRIM_MODE" VALUE="false"/>
        <PARAMETER NAME="C_USER_SCAN_CHAIN" VALUE="1"/>
        <PARAMETER NAME="C_CORE_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_EN_INT_SIM" VALUE="1"/>
        <PARAMETER NAME="C_DCLK_HAS_RESET" VALUE="0"/>
        <PARAMETER NAME="C_USE_BUFR" VALUE="0"/>
        <PARAMETER NAME="C_XSDB_NUM_SLAVES" VALUE="0"/>
        <PARAMETER NAME="C_CORE_MINOR_ALPHA_VER" VALUE="97"/>
        <PARAMETER NAME="C_CORE_MINOR_VER" VALUE="0"/>
        <PARAMETER NAME="C_CORE_MAJOR_VER" VALUE="1"/>
        <PARAMETER NAME="C_BUILD_REVISION" VALUE="0"/>
        <PARAMETER NAME="C_MINOR_VERSION" VALUE="1"/>
        <PARAMETER NAME="C_MAJOR_VERSION" VALUE="14"/>
        <PARAMETER NAME="C_FIFO_STYLE" VALUE="SUBCORE"/>
        <PARAMETER NAME="C_DESIGN_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MASTER_INTF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_EN_PASSTHROUGH" VALUE="0"/>
        <PARAMETER NAME="C_XVC_HW_ID" VALUE="0x0001"/>
        <PARAMETER NAME="C_XVC_SW_ID" VALUE="0x0001"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_BASE_ADDR" VALUE="0x400"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_REV_ID" VALUE="0x0"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_LENGTH" VALUE="0x020"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_NEXT_PTR" VALUE="0x000"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_ID" VALUE="0x0008"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_debug_bridge_xsdbm_0"/>
        <PARAMETER NAME="C_CLK_INPUT_FREQ_HZ" VALUE="300000000"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_TCK_CLOCK_RATIO" VALUE="8"/>
        <PARAMETER NAME="C_USE_SOFTBSCAN" VALUE="1"/>
        <PARAMETER NAME="C_DEVICE_FAMILY" VALUE="0"/>
        <PARAMETER NAME="C_IR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_CHIP_ID" VALUE="0"/>
        <PARAMETER NAME="C_IR_ID_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_IR_USER1_INSTR" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_bscanid_en" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_BSCAN_capture" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_capture">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_drck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_drck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_drck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_reset" SIGIS="rst" SIGNAME="debug_bridge_xsdbm_S_BSCAN_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_runtest" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_runtest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_runtest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_sel" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_shift" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_shift">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_tck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_tck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_tdi" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_tdi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_BSCAN_tdo" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_tdo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_tms" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tms">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_tms"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_BSCAN_update" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_update">
          <CONNECTIONS>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="m0_bscan_update"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="user_debug_bridge_m0_bscan" NAME="S_BSCAN" TYPE="TARGET" VLNV="xilinx.com:interface:bscan:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="BSCANID_EN" PHYSICAL="S_BSCAN_bscanid_en"/>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="S_BSCAN_capture"/>
            <PORTMAP LOGICAL="DRCK" PHYSICAL="S_BSCAN_drck"/>
            <PORTMAP LOGICAL="RESET" PHYSICAL="S_BSCAN_reset"/>
            <PORTMAP LOGICAL="RUNTEST" PHYSICAL="S_BSCAN_runtest"/>
            <PORTMAP LOGICAL="SEL" PHYSICAL="S_BSCAN_sel"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="S_BSCAN_shift"/>
            <PORTMAP LOGICAL="TCK" PHYSICAL="S_BSCAN_tck"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="S_BSCAN_tdi"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="S_BSCAN_tdo"/>
            <PORTMAP LOGICAL="TMS" PHYSICAL="S_BSCAN_tms"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="S_BSCAN_update"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/fpga_dna_module_0" HWVERSION="1.0" INSTANCE="fpga_dna_module_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fpga_dna_module" VLNV="xilinx.com:ip:fpga_dna_module:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi_lite" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_fpga_dna_module_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01100000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x01100FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_lite_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dna_dyn_data_dout" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="dna_dyn_data_ports" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="95" NAME="fpga_dna_data" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="s_axi_lite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_lite_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_lite_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_lite_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ii_level0_wire" HWVERSION="1.0" INSTANCE="ii_level0_wire" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ii_level0_wire" VLNV="xilinx.com:ip:ii_level0_wire:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ii_level0_wire_0"/>
        <PARAMETER NAME="INTERFACE_UUID" VALUE="194a2bb6ba20ee1870f9c56330d365fc"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3199141"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x4100000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x410000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_02_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_02_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_02_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_02_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_02_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_02_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_02_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_02_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_02_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_00_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_00_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_00_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_00_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="BLP_S_AXI_DATA_H2C_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="BLP_S_AXI_DATA_H2C_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="BLP_S_AXI_DATA_H2C_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="BLP_S_AXI_DATA_H2C_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_01_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_01_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_01_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="BLP_S_AXI_DATA_H2C_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_01_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_01_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_01_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="BLP_S_AXI_DATA_H2C_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_01_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="BLP_S_AXI_DATA_H2C_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_01_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_01_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_01_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_DATA_H2C_02_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_02_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_02_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_02_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_02_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_02_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_02_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_02_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_DATA_H2C_02_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_02_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_02_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_02_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_02_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_02_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_02_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_02_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_02_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_02_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_02_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_DATA_H2C_02_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_02_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_02_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_02_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_02_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_DATA_H2C_02_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_02_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_02_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_02_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_02_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_02_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_02_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_03_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_03_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_03_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_03_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_03_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_03_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_03_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_03_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_03_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_03_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_03_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_03_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_03_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_03_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BLP_S_AXI_DATA_H2C_03_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_DATA_H2C_03_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_03_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_03_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_03_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_03_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_03_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_03_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="BLP_S_AXI_DATA_H2C_03_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_03_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_03_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_03_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_03_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_03_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="BLP_S_AXI_DATA_H2C_03_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_03_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_03_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="BLP_S_AXI_DATA_H2C_03_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_03_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_03_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_03_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_CTRL_USER_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_CTRL_USER_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="axil_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_02_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_02_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_02_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_02_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_02_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_02_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_02_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_02_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_CTRL_USER_02_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="ULP_M_AXI_DATA_H2C_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_00_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_00_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_00_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ULP_M_AXI_DATA_H2C_00_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ULP_M_AXI_DATA_H2C_00_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_DATA_H2C_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="ULP_M_AXI_DATA_H2C_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_00_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_00_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_00_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ULP_M_AXI_DATA_H2C_00_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ULP_M_AXI_DATA_H2C_00_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_DATA_H2C_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_00_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="ULP_M_AXI_DATA_H2C_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_00_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="ULP_M_AXI_DATA_H2C_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ULP_M_AXI_DATA_H2C_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="ULP_M_AXI_DATA_H2C_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_01_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_01_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_01_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ULP_M_AXI_DATA_H2C_01_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ULP_M_AXI_DATA_H2C_01_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_DATA_H2C_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="ULP_M_AXI_DATA_H2C_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_01_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_01_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_01_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ULP_M_AXI_DATA_H2C_01_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ULP_M_AXI_DATA_H2C_01_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_DATA_H2C_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_01_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="ULP_M_AXI_DATA_H2C_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_01_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_01_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ULP_M_AXI_DATA_H2C_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_01_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ULP_M_AXI_DATA_H2C_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_DATA_H2C_02_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_02_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_02_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ULP_M_AXI_DATA_H2C_02_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ULP_M_AXI_DATA_H2C_02_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_DATA_H2C_02_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_02_arready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_02_arvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_DATA_H2C_02_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_02_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_02_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ULP_M_AXI_DATA_H2C_02_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ULP_M_AXI_DATA_H2C_02_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_DATA_H2C_02_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_02_awready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_02_awvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_02_bready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_02_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_02_bvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_DATA_H2C_02_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_02_rlast" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_02_rready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_02_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_02_rvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_DATA_H2C_02_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_02_wlast" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_02_wready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_02_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_02_wvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="ULP_M_AXI_DATA_H2C_03_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_03_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_03_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_03_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ULP_M_AXI_DATA_H2C_03_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ULP_M_AXI_DATA_H2C_03_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_DATA_H2C_03_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_03_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_03_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="ULP_M_AXI_DATA_H2C_03_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_03_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_03_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_03_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ULP_M_AXI_DATA_H2C_03_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ULP_M_AXI_DATA_H2C_03_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_DATA_H2C_03_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_03_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_03_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_03_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_03_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_03_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_03_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ULP_M_AXI_DATA_H2C_03_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_03_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_03_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_03_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_03_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_03_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ULP_M_AXI_DATA_H2C_03_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_03_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_03_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ULP_M_AXI_DATA_H2C_03_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_03_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="blp_m_data_dna_from_ulp_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_dna_from_ulp_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_data_dna_from_ulp_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="blp_m_data_memory_calib_complete_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_memory_calib_complete_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_data_memory_calib_complete_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="blp_m_irq_cu_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ii_level0_wire_blp_m_irq_cu_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_irq_cu_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="blp_s_aclk_ctrl_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="blp_s_aclk_kernel2_ref_clk_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel2_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel2_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="blp_s_aclk_kernel_ref_clk_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="blp_s_aclk_pcie_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_ctrl_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_kernel_ref_clk_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aresetn_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_pcie_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aresetn_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="blp_s_data_clkwiz_kernel_clk_out1_locked_00" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_blp_s_data_clkwiz_kernel_clk_out1_locked_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_data_clkwiz_kernel_clk_out1_locked_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="blp_s_data_dout_dna_00" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_blp_s_data_dout_dna_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_data_dout_dna_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="blp_s_data_perstn_out_00" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_blp_s_data_perstn_out_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_data_perstn_out_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="blp_s_data_slice_pr_reset_to_ulp_00" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_blp_s_data_slice_pr_reset_to_ulp_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_data_slice_pr_reset_to_ulp_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="ulp_m_aclk_ctrl_00" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="aclk"/>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="clk"/>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="aclk"/>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="clk"/>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="O" NAME="ulp_m_aclk_kernel2_ref_clk_00" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel2_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="test_clk1"/>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel2" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ulp_m_aclk_kernel_ref_clk_00" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="aclk"/>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="aclk"/>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="test_clk0"/>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_ACLK"/>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="O" NAME="ulp_m_aclk_pcie_00" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="aclk"/>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="aclk"/>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="aclk"/>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="aclk"/>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="aclk"/>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="aclk"/>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="aclk"/>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="ACLK"/>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ulp_m_aresetn_ctrl_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="user_debug_bridge" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ulp_m_aresetn_kernel_ref_clk_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="ulp_m_aresetn_pcie_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="ulp_m_data_clkwiz_kernel_clk_out1_locked_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_ulp_m_data_clkwiz_kernel_clk_out1_locked_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ulp_m_data_dout_dna_00" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="2" NAME="ulp_m_data_perstn_out_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_ulp_m_data_perstn_out_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_3" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_4" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ulp_m_data_slice_pr_reset_to_ulp_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_ulp_m_data_slice_pr_reset_to_ulp_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ulp_s_data_dna_from_ulp_00" RIGHT="0" SIGIS="data"/>
        <PORT DIR="I" LEFT="0" NAME="ulp_s_data_memory_calib_complete_00" RIGHT="0" SIGIS="data" SIGNAME="ddrmem_1_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ulp_s_irq_cu_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_00" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_01" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_01" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_01_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_02" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_02" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_02_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_DATA_H2C_00" DATAWIDTH="512" NAME="BLP_S_AXI_DATA_H2C_00" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_00_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_DATA_H2C_01" DATAWIDTH="64" NAME="BLP_S_AXI_DATA_H2C_01" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_01_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_01_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_01_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_01_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_01_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_01_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_01_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_01_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_01_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_01_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_DATA_H2C_01_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_wvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="BLP_S_AXI_DATA_H2C_01_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_DATA_H2C_02" DATAWIDTH="32" NAME="BLP_S_AXI_DATA_H2C_02" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_02_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_02_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_02_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_02_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_02_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_02_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_02_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_02_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_02_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_02_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_02_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_02_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_02_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_02_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_02_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_02_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_02_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_02_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_02_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_02_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_DATA_H2C_02_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_02_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_DATA_H2C_03" DATAWIDTH="128" NAME="BLP_S_AXI_DATA_H2C_03" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_03_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_03_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_03_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_03_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_03_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_03_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_03_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_03_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_03_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_03_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_DATA_H2C_03_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_wvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="BLP_S_AXI_DATA_H2C_03_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="ULP_M_AXI_CTRL_USER_00" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_00_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_00_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_00_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_00_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_00_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_00_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_CTRL_USER_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01" DATAWIDTH="32" NAME="ULP_M_AXI_CTRL_USER_01" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_01_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_01_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_01_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_01_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_01_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_01_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_01_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_01_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_CTRL_USER_01_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02" DATAWIDTH="32" NAME="ULP_M_AXI_CTRL_USER_02" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_02_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_02_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_02_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_02_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_02_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_02_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_02_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_02_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_CTRL_USER_02_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00" DATAWIDTH="512" NAME="ULP_M_AXI_DATA_H2C_00" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_DATA_H2C_00_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_DATA_H2C_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01" DATAWIDTH="64" NAME="ULP_M_AXI_DATA_H2C_01" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_DATA_H2C_01_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="ULP_M_AXI_DATA_H2C_01_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ULP_M_AXI_DATA_H2C_01_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="ULP_M_AXI_DATA_H2C_01_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="ULP_M_AXI_DATA_H2C_01_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ULP_M_AXI_DATA_H2C_01_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_DATA_H2C_01_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_01_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_01_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_DATA_H2C_01_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="ULP_M_AXI_DATA_H2C_01_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="ULP_M_AXI_DATA_H2C_01_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="ULP_M_AXI_DATA_H2C_01_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="ULP_M_AXI_DATA_H2C_01_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="ULP_M_AXI_DATA_H2C_01_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_DATA_H2C_01_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_01_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_01_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="ULP_M_AXI_DATA_H2C_01_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_01_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_DATA_H2C_01_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_01_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_DATA_H2C_01_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="ULP_M_AXI_DATA_H2C_01_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="ULP_M_AXI_DATA_H2C_01_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_01_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_DATA_H2C_01_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_01_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_DATA_H2C_01_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="ULP_M_AXI_DATA_H2C_01_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_01_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_DATA_H2C_01_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_01_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_02" DATAWIDTH="32" NAME="ULP_M_AXI_DATA_H2C_02" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_DATA_H2C_02_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="ULP_M_AXI_DATA_H2C_02_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ULP_M_AXI_DATA_H2C_02_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="ULP_M_AXI_DATA_H2C_02_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ULP_M_AXI_DATA_H2C_02_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_DATA_H2C_02_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_02_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_02_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_DATA_H2C_02_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="ULP_M_AXI_DATA_H2C_02_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="ULP_M_AXI_DATA_H2C_02_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="ULP_M_AXI_DATA_H2C_02_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="ULP_M_AXI_DATA_H2C_02_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_DATA_H2C_02_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_02_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_02_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_02_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_DATA_H2C_02_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_02_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_DATA_H2C_02_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="ULP_M_AXI_DATA_H2C_02_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_02_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_DATA_H2C_02_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_02_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_DATA_H2C_02_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="ULP_M_AXI_DATA_H2C_02_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_02_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_DATA_H2C_02_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_02_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03" DATAWIDTH="128" NAME="ULP_M_AXI_DATA_H2C_03" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_DATA_H2C_03_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="ULP_M_AXI_DATA_H2C_03_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ULP_M_AXI_DATA_H2C_03_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="ULP_M_AXI_DATA_H2C_03_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="ULP_M_AXI_DATA_H2C_03_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ULP_M_AXI_DATA_H2C_03_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_DATA_H2C_03_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_03_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_03_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_DATA_H2C_03_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="ULP_M_AXI_DATA_H2C_03_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="ULP_M_AXI_DATA_H2C_03_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="ULP_M_AXI_DATA_H2C_03_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="ULP_M_AXI_DATA_H2C_03_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="ULP_M_AXI_DATA_H2C_03_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_DATA_H2C_03_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_03_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_03_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="ULP_M_AXI_DATA_H2C_03_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_03_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_DATA_H2C_03_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_03_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_DATA_H2C_03_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="ULP_M_AXI_DATA_H2C_03_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="ULP_M_AXI_DATA_H2C_03_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_03_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_DATA_H2C_03_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_03_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_DATA_H2C_03_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="ULP_M_AXI_DATA_H2C_03_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_03_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_DATA_H2C_03_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_03_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00052000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00052FFF" INSTANCE="slr1_freq_counter_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_01" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="axil"/>
        <MEMRANGE ADDRESSBLOCK="REG" BASENAME="C_BASEADDR" BASEVALUE="0x000C0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000CFFFF" INSTANCE="user_debug_bridge" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_02" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_REG" BASENAME="C_BASEADDR" BASEVALUE="0x01000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x010FFFFF" INSTANCE="ddrmem_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_00" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C0_DDR4_S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x01100000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x01100FFF" INSTANCE="fpga_dna_module_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_00" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_lite"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x01800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0180FFFF" INSTANCE="slr1_axi_gpio_null" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_02" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x01810000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0181FFFF" INSTANCE="krnl_ro_rtl_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_02" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40FFFFFFFF" INSTANCE="ddrmem_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x4100000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4100007FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x4100000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4100007FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_03" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="slr1_freq_counter_0"/>
        <PERIPHERAL INSTANCE="user_debug_bridge"/>
        <PERIPHERAL INSTANCE="ddrmem_1"/>
        <PERIPHERAL INSTANCE="fpga_dna_module_0"/>
        <PERIPHERAL INSTANCE="slr1_axi_gpio_null"/>
        <PERIPHERAL INSTANCE="krnl_ro_rtl_1"/>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat" HWVERSION="2.1" INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="128"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_s_irq_cu_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" HWVERSION="2.1" INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" HWVERSION="2.1" INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" HWVERSION="2.1" INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" HWVERSION="2.1" INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="128"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlconcat_interrupt_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dout" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_0" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlconcat_interrupt_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_1" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlconcat_interrupt_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_2" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlconcat_interrupt_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_3" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlconcat_interrupt_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconstant_gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/interrupt_concat/xlconstant_gnd" HWVERSION="1.1" INSTANCE="interrupt_concat_xlconstant_gnd" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlconstant_gnd_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconstant_gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In0"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="In31"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In0"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="In31"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In0"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="In31"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In0"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In1"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In2"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In3"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In4"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In5"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In6"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In7"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In8"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In9"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In10"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In11"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In12"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In13"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In14"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In15"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In16"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In17"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In18"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In19"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In20"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In21"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In22"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In23"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In24"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In25"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In26"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In27"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In28"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In29"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In30"/>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="In31"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/irq_const_tieoff" HWVERSION="1.1" INSTANCE="irq_const_tieoff" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_irq_const_tieoff_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In0"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In2"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In3"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In4"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In5"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In6"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In7"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In8"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In9"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In10"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In11"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In12"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In13"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In14"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In15"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In16"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In17"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In18"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In19"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In20"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In21"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In22"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In23"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In24"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In25"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In26"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In27"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In28"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In29"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In30"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In31"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In0"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In1"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In2"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In3"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In4"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In5"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In6"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In7"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In8"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In9"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In10"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In11"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In12"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In13"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In14"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In15"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In16"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In17"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In18"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In19"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In20"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In21"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In22"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In23"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In24"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In25"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In26"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In27"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In28"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In29"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In30"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In31"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In0"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In1"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In2"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In3"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In4"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In5"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In6"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In7"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In8"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In9"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In10"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In11"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In12"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In13"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In14"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In15"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In16"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In17"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In18"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In19"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In20"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In21"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In22"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In23"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In24"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In25"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In26"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In27"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In28"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In29"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In30"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In31"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In0"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In1"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In2"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In3"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In4"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In5"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In6"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In7"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In8"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In9"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In10"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In11"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In12"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In13"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In14"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In15"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In16"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In17"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In18"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In19"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In20"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In21"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In22"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In23"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In24"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In25"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In26"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In27"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In28"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In29"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In30"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In31"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/krnl_ro_rtl_1" HWVERSION="1.0" INSTANCE="krnl_ro_rtl_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="krnl_ro_rtl_int" VLNV="xilinx.com:RTLKernel:krnl_ro_rtl_int:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="COUNTER_BIT" VALUE="32"/>
        <PARAMETER NAME="RO_TYPE" VALUE="1"/>
        <PARAMETER NAME="CLOCKS_PER_BIT" VALUE="8388608"/>
        <PARAMETER NAME="STAGES" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_krnl_ro_rtl_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01810000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0181FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_WLAST" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_RLAST" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="krnl_ro_rtl_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="krnl_ro_rtl_1_m_axi_gmem" DATAWIDTH="32" NAME="m_axi_gmem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_kernel_ref_clk_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem_AWPROT"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem_AWREGION"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem_ARLOCK"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem_ARPROT"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem_ARREGION"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_interconnect_axilite_user_M01_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_kernel_ref_clk_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40FFFFFFFF" INSTANCE="ddrmem_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x4100000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x4100007FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ddrmem_1"/>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/psreset_ddrmem_n_1" HWVERSION="5.0" INSTANCE="psreset_ddrmem_n_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_psreset_ddrmem_n_1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ddrmem_1_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="ddrmem_1_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="psreset_ddrmem_n_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_aresetn"/>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="24" FULLNAME="/regslice_periph_null" HWVERSION="2.1" INSTANCE="regslice_periph_null" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="0"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="0"/>
        <PARAMETER NAME="REG_AR" VALUE="0"/>
        <PARAMETER NAME="REG_W" VALUE="0"/>
        <PARAMETER NAME="REG_R" VALUE="0"/>
        <PARAMETER NAME="REG_B" VALUE="0"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_regslice_periph_null_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_01_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="39" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="39" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="64" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_01" DATAWIDTH="64" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/slr1/axi_cdc_data_static" HWVERSION="2.1" INSTANCE="slr1_axi_cdc_data_static" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_cdc_data_static_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_1_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_data_static_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_cdc_data_static_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_kernel_ref_clk_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/slr1/axi_cdc_data_static1" HWVERSION="2.1" INSTANCE="slr1_axi_cdc_data_static1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_cdc_data_static1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_1_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_data_static1_M_AXI" DATAWIDTH="128" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_cdc_data_static1_M_AXI" DATAWIDTH="128" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_kernel_ref_clk_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="26" FULLNAME="/slr1/axi_gpio_null" HWVERSION="2.0" INSTANCE="slr1_axi_gpio_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_gpio_null_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01800000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0180FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="25" FULLNAME="/slr1/axi_interconnect_0" HWVERSION="2.1" INSTANCE="slr1_axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_interconnect_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="ddrmem_1_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="psreset_ddrmem_n_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psreset_ddrmem_n_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_mgntpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="fpga_dna_module_0_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_ctrl_mgntpf_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="10" FULLNAME="/slr1/axi_vip_ctrl_mgntpf" HWVERSION="1.1" INSTANCE="slr1_axi_vip_ctrl_mgntpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_vip_ctrl_mgntpf_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_ctrl_mgntpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="10" FULLNAME="/slr1/axi_vip_ctrl_userpf" HWVERSION="1.1" INSTANCE="slr1_axi_vip_ctrl_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_vip_ctrl_userpf_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="10" FULLNAME="/slr1/axi_vip_data_static" HWVERSION="1.1" INSTANCE="slr1_axi_vip_data_static" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_vip_data_static_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_data_static_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="10" FULLNAME="/slr1/axi_vip_data_static1" HWVERSION="1.1" INSTANCE="slr1_axi_vip_data_static1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_vip_data_static1_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_03_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_data_static1_M_AXI" DATAWIDTH="128" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_03" DATAWIDTH="128" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/slr1/freq_counter_0" HWVERSION="1.0" INSTANCE="slr1_freq_counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="freq_counter" VLNV="xilinx.com:user:freq_counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="REF_CLK_FREQ_HZ" VALUE="50925"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_freq_counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00052000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00052FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="axil_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axil_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="axil_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axil_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axil_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="axil_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axil_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axil_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axil_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axil_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axil_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="test_clk0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="test_clk1" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel2_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel2_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01" DATAWIDTH="32" NAME="axil" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axil_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axil_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axil_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axil_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axil_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axil_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axil_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axil_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axil_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axil_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axil_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axil_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axil_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axil_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axil_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axil_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axil_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axil_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axil_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="25" FULLNAME="/slr1/interconnect_axilite_user" HWVERSION="2.1" INSTANCE="slr1_interconnect_axilite_user" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_interconnect_axilite_user_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr1_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="krnl_ro_rtl_1_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_interconnect_axilite_user_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="24" FULLNAME="/slr1/regslice_control_mgntpf" HWVERSION="2.1" INSTANCE="slr1_regslice_control_mgntpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_regslice_control_mgntpf_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ddrmem_1_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psreset_ddrmem_n_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psreset_ddrmem_n_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="25" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_interconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="ddrmem_1_c0_ddr4_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_control_mgntpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ulp_ddrmem_1_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="26"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="ulp_ddrmem_1_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="24" FULLNAME="/slr1/regslice_control_userpf" HWVERSION="2.1" INSTANCE="slr1_regslice_control_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_regslice_control_userpf_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="24" FULLNAME="/slr1/regslice_data_static" HWVERSION="2.1" INSTANCE="slr1_regslice_data_static" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="1"/>
        <PARAMETER NAME="REG_AR" VALUE="1"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="1"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_regslice_data_static_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_data_static_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_data_static_M_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="24" FULLNAME="/slr1/regslice_data_static1" HWVERSION="2.1" INSTANCE="slr1_regslice_data_static1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="1"/>
        <PARAMETER NAME="REG_AR" VALUE="1"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="1"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_regslice_data_static1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_vip_data_static1_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="slr1_axi_cdc_data_static1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_regslice_data_static1_M_AXI" DATAWIDTH="128" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_axi_vip_data_static1_M_AXI" DATAWIDTH="128" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/slr1/reset_controllers/logic_reset_op" HWVERSION="2.0" INSTANCE="slr1_reset_controllers_logic_reset_op" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_logic_reset_op_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="slr1_reset_controllers_logic_reset_op_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="sys_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr1/reset_controllers/psreset_gate_pr_control" HWVERSION="5.0" INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_psreset_gate_pr_control_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_control_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_dna_module_0" PORT="s_axi_lite_aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_mgntpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_freq_counter_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="slr1_axi_interconnect_0" PORT="M01_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr1/reset_controllers/psreset_gate_pr_data" HWVERSION="5.0" INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_psreset_gate_pr_data_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_data_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regslice_periph_null" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_gpio_null" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_vip_ctrl_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_vip_data_static1" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_regslice_control_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_regslice_data_static" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_regslice_data_static1" PORT="aresetn"/>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="ARESETN"/>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr1/reset_controllers/psreset_gate_pr_ddrmem_1" HWVERSION="5.0" INSTANCE="slr1_reset_controllers_psreset_gate_pr_ddrmem_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_psreset_gate_pr_ddrmem_1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ddrmem_1_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ddrmem_1_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ddrmem_1" PORT="c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_ddrmem_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr1/reset_controllers/psreset_gate_pr_kernel" HWVERSION="5.0" INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_psreset_gate_pr_kernel_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_data_clkwiz_kernel_clk_out1_locked_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_data_clkwiz_kernel_clk_out1_locked_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_vip_0_p" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0_p" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_ARESETN"/>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="slr1_axi_cdc_data_static1" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user" PORT="M01_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="slr1_reset_controllers_psreset_gate_pr_kernel_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_ro_rtl_1" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/slr1/reset_controllers/psreset_gate_pr_kernel2" HWVERSION="5.0" INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_psreset_gate_pr_kernel2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_kernel2_ref_clk_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_kernel2_ref_clk_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="ulp_user_debug_bridge_0" BDTYPE="SBD" COREREVISION="6" DRIVERMODE="CORE" FULLNAME="/user_debug_bridge" HWVERSION="3.0" INSTANCE="user_debug_bridge" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="debug_bridge" SIM_BD="ulp_user_debug_bridge_0" VLNV="xilinx.com:ip:debug_bridge:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=debug_bridge;v=v3_0;d=pg245-debug-bridge.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_DEBUG_MODE" VALUE="2"/>
        <PARAMETER NAME="C_NUM_BS_MASTER" VALUE="1"/>
        <PARAMETER NAME="C_BSCAN_MUX" VALUE="1"/>
        <PARAMETER NAME="C_EN_BSCANID_VEC" VALUE="false"/>
        <PARAMETER NAME="C_USE_EXT_BSCAN" VALUE="true"/>
        <PARAMETER NAME="C_USE_STARTUP_CLK" VALUE="false"/>
        <PARAMETER NAME="C_ENABLE_CLK_DIVIDER" VALUE="false"/>
        <PARAMETER NAME="C_TWO_PRIM_MODE" VALUE="false"/>
        <PARAMETER NAME="C_USER_SCAN_CHAIN" VALUE="1"/>
        <PARAMETER NAME="C_CORE_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_EN_INT_SIM" VALUE="1"/>
        <PARAMETER NAME="C_DCLK_HAS_RESET" VALUE="0"/>
        <PARAMETER NAME="C_USE_BUFR" VALUE="0"/>
        <PARAMETER NAME="C_XSDB_NUM_SLAVES" VALUE="0"/>
        <PARAMETER NAME="C_CORE_MINOR_ALPHA_VER" VALUE="97"/>
        <PARAMETER NAME="C_CORE_MINOR_VER" VALUE="0"/>
        <PARAMETER NAME="C_CORE_MAJOR_VER" VALUE="1"/>
        <PARAMETER NAME="C_BUILD_REVISION" VALUE="0"/>
        <PARAMETER NAME="C_MINOR_VERSION" VALUE="1"/>
        <PARAMETER NAME="C_MAJOR_VERSION" VALUE="14"/>
        <PARAMETER NAME="C_FIFO_STYLE" VALUE="SUBCORE"/>
        <PARAMETER NAME="C_DESIGN_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_MASTER_INTF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_EN_PASSTHROUGH" VALUE="0"/>
        <PARAMETER NAME="C_XVC_HW_ID" VALUE="0x0001"/>
        <PARAMETER NAME="C_XVC_SW_ID" VALUE="0x0001"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_BASE_ADDR" VALUE="0x400"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_REV_ID" VALUE="0x0"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_LENGTH" VALUE="0x020"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_NEXT_PTR" VALUE="0x000"/>
        <PARAMETER NAME="C_PCIE_EXT_CFG_VSEC_ID" VALUE="0x0008"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_user_debug_bridge_0"/>
        <PARAMETER NAME="C_CLK_INPUT_FREQ_HZ" VALUE="300000000"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_TCK_CLOCK_RATIO" VALUE="8"/>
        <PARAMETER NAME="C_USE_SOFTBSCAN" VALUE="1"/>
        <PARAMETER NAME="C_DEVICE_FAMILY" VALUE="0"/>
        <PARAMETER NAME="C_IR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_CHIP_ID" VALUE="0"/>
        <PARAMETER NAME="C_IR_ID_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_IR_USER1_INSTR" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x000C0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x000CFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="S_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_arready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_arvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="S_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_awready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_awvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_bready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_bvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_rready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_rvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_wready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_wvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_bscanid_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="m0_bscan_capture" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_capture">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_drck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_drck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_drck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_reset" SIGIS="rst" SIGNAME="debug_bridge_xsdbm_S_BSCAN_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_runtest" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_runtest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_runtest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_sel" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_shift" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_shift">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_tck" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_tdi" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tdi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_bscan_tdo" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tdo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tdo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_tms" SIGIS="undef" SIGNAME="debug_bridge_xsdbm_S_BSCAN_tms">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_tms"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_bscan_update" SIGIS="clk" SIGNAME="debug_bridge_xsdbm_S_BSCAN_update">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_bridge_xsdbm" PORT="S_BSCAN_update"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_protocol_convert_0_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="ASSOCIATED_BUSIF" VALUE="S_AXI"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="user_debug_bridge_m0_bscan" NAME="m0_bscan" TYPE="INITIATOR" VLNV="xilinx.com:interface:bscan:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="BSCANID_en" PHYSICAL="m0_bscan_bscanid_en"/>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="m0_bscan_capture"/>
            <PORTMAP LOGICAL="DRCK" PHYSICAL="m0_bscan_drck"/>
            <PORTMAP LOGICAL="RESET" PHYSICAL="m0_bscan_reset"/>
            <PORTMAP LOGICAL="RUNTEST" PHYSICAL="m0_bscan_runtest"/>
            <PORTMAP LOGICAL="SEL" PHYSICAL="m0_bscan_sel"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="m0_bscan_shift"/>
            <PORTMAP LOGICAL="TCK" PHYSICAL="m0_bscan_tck"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="m0_bscan_tdi"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="m0_bscan_tdo"/>
            <PORTMAP LOGICAL="TMS" PHYSICAL="m0_bscan_tms"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="m0_bscan_update"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_m_data_slice_pr_reset_to_ulp_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_data_slice_pr_reset_to_ulp_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_ddrmem_1" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel2" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_m_data_slice_pr_reset_to_ulp_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_data_slice_pr_reset_to_ulp_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_control" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_2" HWVERSION="1.0" INSTANCE="xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlslice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_m_data_perstn_out_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_data_perstn_out_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_data" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_3" HWVERSION="1.0" INSTANCE="xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlslice_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_m_data_perstn_out_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_data_perstn_out_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_psreset_gate_pr_kernel2" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_4" HWVERSION="1.0" INSTANCE="xlslice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_xlslice_4_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_m_data_perstn_out_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_data_perstn_out_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_reset_controllers_logic_reset_op" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
