#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15260bad0 .scope module, "memory_tb" "memory_tb" 2 3;
 .timescale 0 0;
v0x152634d90_0 .var "clk", 0 0;
v0x152634e20_0 .net "q", 7 0, L_0x152635850;  1 drivers
v0x152634ef0_0 .var "reset", 0 0;
v0x152634f80_0 .var "user", 7 0;
v0x152635050_0 .var "userinput", 0 0;
S_0x15260bc40 .scope module, "m1" "memory" 2 10, 3 3 0, S_0x15260bad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "user";
    .port_info 3 /INPUT 1 "userinput";
    .port_info 4 /OUTPUT 8 "q";
v0x1526348f0_0 .net "clk", 0 0, v0x152634d90_0;  1 drivers
v0x152634990_0 .net "q", 7 0, L_0x152635850;  alias, 1 drivers
v0x152634a30_0 .net "reset", 0 0, v0x152634ef0_0;  1 drivers
v0x152634ae0_0 .net "user", 7 0, v0x152634f80_0;  1 drivers
v0x152634b90_0 .net "userinput", 0 0, v0x152635050_0;  1 drivers
v0x152634c60_0 .net "w", 7 0, v0x1526347e0_0;  1 drivers
S_0x15260ebf0 .scope module, "d1" "dff_async_8bit" 3 9, 4 2 0, S_0x15260bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
v0x152633f50_0 .net "clk", 0 0, v0x152634d90_0;  alias, 1 drivers
v0x1526340f0_0 .net "d", 7 0, v0x1526347e0_0;  alias, 1 drivers
v0x152634180_0 .net "q", 7 0, L_0x152635850;  alias, 1 drivers
v0x152634210_0 .net "reset", 0 0, v0x152634ef0_0;  alias, 1 drivers
L_0x152635160 .part v0x1526347e0_0, 0, 1;
L_0x152635200 .part v0x1526347e0_0, 1, 1;
L_0x152635320 .part v0x1526347e0_0, 2, 1;
L_0x1526353c0 .part v0x1526347e0_0, 3, 1;
L_0x152635460 .part v0x1526347e0_0, 4, 1;
L_0x152635550 .part v0x1526347e0_0, 5, 1;
L_0x1526356f0 .part v0x1526347e0_0, 6, 1;
L_0x1526357b0 .part v0x1526347e0_0, 7, 1;
LS_0x152635850_0_0 .concat8 [ 1 1 1 1], v0x152631990_0, v0x152631eb0_0, v0x152632410_0, v0x152632910_0;
LS_0x152635850_0_4 .concat8 [ 1 1 1 1], v0x152632eb0_0, v0x1526333d0_0, v0x1526338b0_0, v0x152633db0_0;
L_0x152635850 .concat8 [ 4 4 0 0], LS_0x152635850_0_0, LS_0x152635850_0_4;
S_0x15260ed60 .scope module, "d1" "dff_async_reset" 4 4, 5 1 0, S_0x15260ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x152621d50_0 .net "clk", 0 0, v0x152634d90_0;  alias, 1 drivers
v0x1526318f0_0 .net "d", 0 0, L_0x152635160;  1 drivers
v0x152631990_0 .var "q", 0 0;
v0x152631a40_0 .net "reset", 0 0, v0x152634ef0_0;  alias, 1 drivers
E_0x15261d3e0/0 .event negedge, v0x152631a40_0;
E_0x15261d3e0/1 .event posedge, v0x152621d50_0;
E_0x15261d3e0 .event/or E_0x15261d3e0/0, E_0x15261d3e0/1;
S_0x152631b40 .scope module, "d2" "dff_async_reset" 4 5, 5 1 0, S_0x15260ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x152631d70_0 .net "clk", 0 0, v0x152634d90_0;  alias, 1 drivers
v0x152631e20_0 .net "d", 0 0, L_0x152635200;  1 drivers
v0x152631eb0_0 .var "q", 0 0;
v0x152631f60_0 .net "reset", 0 0, v0x152634ef0_0;  alias, 1 drivers
S_0x152632060 .scope module, "d3" "dff_async_reset" 4 6, 5 1 0, S_0x15260ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x1526322a0_0 .net "clk", 0 0, v0x152634d90_0;  alias, 1 drivers
v0x152632370_0 .net "d", 0 0, L_0x152635320;  1 drivers
v0x152632410_0 .var "q", 0 0;
v0x1526324a0_0 .net "reset", 0 0, v0x152634ef0_0;  alias, 1 drivers
S_0x1526325b0 .scope module, "d4" "dff_async_reset" 4 7, 5 1 0, S_0x15260ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x1526327d0_0 .net "clk", 0 0, v0x152634d90_0;  alias, 1 drivers
v0x152632870_0 .net "d", 0 0, L_0x1526353c0;  1 drivers
v0x152632910_0 .var "q", 0 0;
v0x1526329c0_0 .net "reset", 0 0, v0x152634ef0_0;  alias, 1 drivers
S_0x152632ab0 .scope module, "d5" "dff_async_reset" 4 8, 5 1 0, S_0x15260ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x152632d10_0 .net "clk", 0 0, v0x152634d90_0;  alias, 1 drivers
v0x152632e20_0 .net "d", 0 0, L_0x152635460;  1 drivers
v0x152632eb0_0 .var "q", 0 0;
v0x152632f40_0 .net "reset", 0 0, v0x152634ef0_0;  alias, 1 drivers
S_0x152633090 .scope module, "d6" "dff_async_reset" 4 9, 5 1 0, S_0x15260ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x1526332b0_0 .net "clk", 0 0, v0x152634d90_0;  alias, 1 drivers
v0x152633340_0 .net "d", 0 0, L_0x152635550;  1 drivers
v0x1526333d0_0 .var "q", 0 0;
v0x152633460_0 .net "reset", 0 0, v0x152634ef0_0;  alias, 1 drivers
S_0x152633550 .scope module, "d7" "dff_async_reset" 4 10, 5 1 0, S_0x15260ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x152633770_0 .net "clk", 0 0, v0x152634d90_0;  alias, 1 drivers
v0x152633810_0 .net "d", 0 0, L_0x1526356f0;  1 drivers
v0x1526338b0_0 .var "q", 0 0;
v0x152633960_0 .net "reset", 0 0, v0x152634ef0_0;  alias, 1 drivers
S_0x152633a50 .scope module, "d8" "dff_async_reset" 4 11, 5 1 0, S_0x15260ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x152633c70_0 .net "clk", 0 0, v0x152634d90_0;  alias, 1 drivers
v0x152633d10_0 .net "d", 0 0, L_0x1526357b0;  1 drivers
v0x152633db0_0 .var "q", 0 0;
v0x152633e60_0 .net "reset", 0 0, v0x152634ef0_0;  alias, 1 drivers
S_0x1526343b0 .scope module, "m1" "mux2to1_8bit" 3 8, 6 1 0, S_0x15260bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "D0";
    .port_info 1 /INPUT 8 "D1";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 8 "Y";
L_0x158078010 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x1526345c0_0 .net "D0", 7 0, L_0x158078010;  1 drivers
v0x152634680_0 .net "D1", 7 0, v0x152634f80_0;  alias, 1 drivers
v0x152634730_0 .net "S", 0 0, v0x152635050_0;  alias, 1 drivers
v0x1526347e0_0 .var "Y", 7 0;
E_0x152634580 .event anyedge, v0x152634730_0, v0x152634680_0, v0x1526345c0_0;
    .scope S_0x1526343b0;
T_0 ;
    %wait E_0x152634580;
    %load/vec4 v0x152634730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x152634680_0;
    %store/vec4 v0x1526347e0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1526345c0_0;
    %store/vec4 v0x1526347e0_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x15260ed60;
T_1 ;
    %wait E_0x15261d3e0;
    %load/vec4 v0x152631a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152631990_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1526318f0_0;
    %assign/vec4 v0x152631990_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x152631b40;
T_2 ;
    %wait E_0x15261d3e0;
    %load/vec4 v0x152631f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152631eb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x152631e20_0;
    %assign/vec4 v0x152631eb0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x152632060;
T_3 ;
    %wait E_0x15261d3e0;
    %load/vec4 v0x1526324a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152632410_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x152632370_0;
    %assign/vec4 v0x152632410_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1526325b0;
T_4 ;
    %wait E_0x15261d3e0;
    %load/vec4 v0x1526329c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152632910_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x152632870_0;
    %assign/vec4 v0x152632910_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x152632ab0;
T_5 ;
    %wait E_0x15261d3e0;
    %load/vec4 v0x152632f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152632eb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x152632e20_0;
    %assign/vec4 v0x152632eb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x152633090;
T_6 ;
    %wait E_0x15261d3e0;
    %load/vec4 v0x152633460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1526333d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x152633340_0;
    %assign/vec4 v0x1526333d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x152633550;
T_7 ;
    %wait E_0x15261d3e0;
    %load/vec4 v0x152633960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1526338b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x152633810_0;
    %assign/vec4 v0x1526338b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x152633a50;
T_8 ;
    %wait E_0x15261d3e0;
    %load/vec4 v0x152633e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152633db0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x152633d10_0;
    %assign/vec4 v0x152633db0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x15260bad0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x152634d90_0;
    %inv;
    %store/vec4 v0x152634d90_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15260bad0;
T_10 ;
    %vpi_call 2 16 "$dumpfile", "memory.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15260bad0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152634d90_0, 0, 1;
    %pushi/vec4 197, 0, 8;
    %store/vec4 v0x152634f80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152634ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152635050_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 245, 0, 8;
    %store/vec4 v0x152634f80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152634ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152635050_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 245, 0, 8;
    %store/vec4 v0x152634f80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152634ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152635050_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 245, 0, 8;
    %store/vec4 v0x152634f80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152634ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152635050_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x152634f80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152634ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152635050_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x152634f80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152634ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152635050_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x152634f80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152634ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152635050_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x152634f80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152634ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152635050_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x152634f80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152634ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152635050_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x152634f80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152634ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152635050_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x152634f80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152634ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152635050_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x15260bad0;
T_11 ;
    %vpi_call 2 35 "$monitor", "Time: %0d, clk: %b, reset: %b, userinput: %b, user: %8b, q: %8b", $time, v0x152634d90_0, v0x152634ef0_0, v0x152635050_0, v0x152634f80_0, v0x152634e20_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench_memory.v";
    "./memory.v";
    "./dff_8bit.v";
    "./dff_async.v";
    "./mux2_1.v";
