// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/23/2023 19:53:09"

// 
// Device: Altera EP2C5T144C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module accelerometer (
	clk_50Mhz,
	reset,
	ask_for_position,
	accel_data,
	i2c_scl,
	i2c_sda);
input 	clk_50Mhz;
input 	reset;
input 	ask_for_position;
output 	[15:0] accel_data;
inout 	i2c_scl;
inout 	i2c_sda;

// Design Ports Information
// i2c_scl	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// i2c_sda	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ask_for_position	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// accel_data[0]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[1]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[2]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[3]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[4]	=>  Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[5]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[6]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[7]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[8]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[9]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[10]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[11]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[12]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[13]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[14]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[15]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk_50Mhz	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add0~10_combout ;
wire \Add0~16_combout ;
wire \Add0~20_combout ;
wire \Add0~38_combout ;
wire \Add0~48_combout ;
wire \Add0~52_combout ;
wire \i2c_master_inst|stretch~regout ;
wire \i2c_master_inst|process_0~1_combout ;
wire \i2c_master_inst|Selector23~5_combout ;
wire \i2c_master_inst|Selector23~6_combout ;
wire \i2c_master_inst|Selector23~7_combout ;
wire \i2c_master_inst|Selector23~8_combout ;
wire \i2c_master_inst|Selector23~9_combout ;
wire \i2c_master_inst|Selector23~10_combout ;
wire \i2c_master_inst|process_0~3_combout ;
wire \i2c_master_inst|count~4_combout ;
wire \i2c_master_inst|stretch~0_combout ;
wire \fsm:busy_cnt[3]~regout ;
wire \busy_prev~regout ;
wire \fsm~0_combout ;
wire \fsm:busy_cnt[5]~regout ;
wire \fsm:busy_cnt[6]~regout ;
wire \fsm:busy_cnt[8]~regout ;
wire \fsm:busy_cnt[10]~regout ;
wire \Equal0~1_combout ;
wire \fsm:busy_cnt[12]~regout ;
wire \fsm:busy_cnt[19]~regout ;
wire \fsm:busy_cnt[21]~regout ;
wire \fsm:busy_cnt[22]~regout ;
wire \fsm:busy_cnt[24]~regout ;
wire \fsm:busy_cnt[26]~regout ;
wire \Equal0~6_combout ;
wire \fsm:busy_cnt[28]~regout ;
wire \i2c_master_inst|Selector20~0_combout ;
wire \busy_prev~0_combout ;
wire \clk_50Mhz~combout ;
wire \clk_50Mhz~clkctrl_outclk ;
wire \i2c_scl~0 ;
wire \i2c_master_inst|Add0~0_combout ;
wire \i2c_master_inst|count~6_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \i2c_master_inst|Add0~1 ;
wire \i2c_master_inst|Add0~2_combout ;
wire \i2c_master_inst|count~5_combout ;
wire \i2c_master_inst|Add0~3 ;
wire \i2c_master_inst|Add0~5 ;
wire \i2c_master_inst|Add0~6_combout ;
wire \i2c_master_inst|count~3_combout ;
wire \i2c_master_inst|Add0~7 ;
wire \i2c_master_inst|Add0~9 ;
wire \i2c_master_inst|Add0~11 ;
wire \i2c_master_inst|Add0~12_combout ;
wire \i2c_master_inst|count~0_combout ;
wire \i2c_master_inst|Equal0~0_combout ;
wire \i2c_master_inst|Equal0~1_combout ;
wire \i2c_master_inst|count~2_combout ;
wire \i2c_master_inst|Add0~8_combout ;
wire \i2c_master_inst|LessThan0~0_combout ;
wire \i2c_master_inst|Add0~10_combout ;
wire \i2c_master_inst|LessThan0~1_combout ;
wire \i2c_master_inst|process_0~0_combout ;
wire \i2c_master_inst|count~1_combout ;
wire \i2c_master_inst|process_0~2_combout ;
wire \i2c_master_inst|scl_clk~0_combout ;
wire \i2c_master_inst|scl_clk~regout ;
wire \i2c_master_inst|Add0~4_combout ;
wire \i2c_master_inst|process_0~4_combout ;
wire \i2c_master_inst|process_0~5_combout ;
wire \i2c_master_inst|data_clk~0_combout ;
wire \i2c_master_inst|data_clk~regout ;
wire \i2c_master_inst|data_clk_prev~feeder_combout ;
wire \i2c_master_inst|data_clk_prev~regout ;
wire \i2c_master_inst|bit_cnt[0]~1_combout ;
wire \i2c_master_inst|process_1~0_combout ;
wire \fsm:busy_cnt[20]~regout ;
wire \Add0~0_combout ;
wire \fsm:busy_cnt[0]~regout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \fsm:busy_cnt[1]~regout ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \fsm:busy_cnt[4]~regout ;
wire \Add0~9 ;
wire \Add0~11 ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \fsm:busy_cnt[7]~regout ;
wire \Add0~15 ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \fsm:busy_cnt[9]~regout ;
wire \Add0~19 ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \fsm:busy_cnt[11]~regout ;
wire \Add0~23 ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \fsm:busy_cnt[13]~regout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \fsm:busy_cnt[14]~regout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \fsm:busy_cnt[15]~regout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \fsm:busy_cnt[16]~regout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \fsm:busy_cnt[17]~regout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \fsm:busy_cnt[18]~regout ;
wire \Add0~37 ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Add0~41 ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \Add0~42_combout ;
wire \Equal0~5_combout ;
wire \fsm:busy_cnt[31]~regout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \fsm:busy_cnt[23]~regout ;
wire \Add0~47 ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \fsm:busy_cnt[25]~regout ;
wire \Add0~51 ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \fsm:busy_cnt[27]~regout ;
wire \Add0~55 ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \fsm:busy_cnt[29]~regout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \fsm:busy_cnt[30]~regout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Equal1~0_combout ;
wire \Add0~56_combout ;
wire \Equal0~7_combout ;
wire \Add0~12_combout ;
wire \Add0~6_combout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \Add0~24_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \Equal1~1_combout ;
wire \Equal0~9_combout ;
wire \Equal4~0_combout ;
wire \Equal4~1_combout ;
wire \Selector1~2_combout ;
wire \i2c_rw~regout ;
wire \i2c_master_inst|state~14_combout ;
wire \i2c_master_inst|state.mstr_ack~regout ;
wire \i2c_master_inst|Selector17~0_combout ;
wire \i2c_master_inst|state.ready~regout ;
wire \i2c_master_inst|addr_rw[0]~2_combout ;
wire \i2c_master_inst|addr_rw[0]~3_combout ;
wire \i2c_master_inst|Selector18~0_combout ;
wire \i2c_master_inst|Selector18~1_combout ;
wire \i2c_master_inst|state.start~regout ;
wire \i2c_master_inst|Selector19~0_combout ;
wire \i2c_master_inst|state.command~regout ;
wire \i2c_master_inst|state~15_combout ;
wire \i2c_master_inst|state.slv_ack1~regout ;
wire \i2c_master_inst|Selector21~0_combout ;
wire \i2c_master_inst|process_1~1_combout ;
wire \i2c_master_inst|Selector21~1_combout ;
wire \i2c_master_inst|state.rd~regout ;
wire \i2c_master_inst|bit_cnt[2]~0_combout ;
wire \i2c_master_inst|Add1~0_combout ;
wire \i2c_master_inst|state~13_combout ;
wire \i2c_master_inst|state.slv_ack2~regout ;
wire \i2c_master_inst|Selector20~1_combout ;
wire \i2c_master_inst|state.wr~regout ;
wire \i2c_master_inst|Selector0~1_combout ;
wire \i2c_master_inst|Selector0~0_combout ;
wire \i2c_master_inst|Selector0~2_combout ;
wire \i2c_master_inst|busy~regout ;
wire \busy_cnt~0_combout ;
wire \fsm:busy_cnt[2]~regout ;
wire \Add0~4_combout ;
wire \Equal0~8_combout ;
wire \Equal0~10_combout ;
wire \Equal0~11_combout ;
wire \Equal0~12_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \i2c_ena~regout ;
wire \i2c_master_inst|Selector22~0_combout ;
wire \i2c_master_inst|state.stop~regout ;
wire \i2c_master_inst|scl_ena~0_combout ;
wire \i2c_master_inst|scl_ena~1_combout ;
wire \i2c_master_inst|scl_ena~regout ;
wire \i2c_master_inst|scl~1_combout ;
wire \i2c_master_inst|Selector25~0_combout ;
wire \i2c_master_inst|Selector23~11_combout ;
wire \i2c_master_inst|Selector23~12_combout ;
wire \Selector4~3_combout ;
wire \Selector4~2_combout ;
wire \i2c_master_inst|Selector23~13_combout ;
wire \i2c_master_inst|Selector23~14_combout ;
wire \i2c_master_inst|Selector23~3_combout ;
wire \i2c_master_inst|Selector23~4_combout ;
wire \i2c_master_inst|Equal1~0_combout ;
wire \i2c_master_inst|Selector23~0_combout ;
wire \i2c_master_inst|Selector23~1_combout ;
wire \i2c_master_inst|Selector23~2_combout ;
wire \i2c_master_inst|Selector23~15_combout ;
wire \i2c_master_inst|sda_int~regout ;
wire \i2c_master_inst|Selector29~0_combout ;
wire [7:0] i2c_data_wr;
wire [7:0] \i2c_master_inst|data_tx ;
wire [6:0] \i2c_master_inst|count ;
wire [2:0] \i2c_master_inst|bit_cnt ;
wire [7:0] \i2c_master_inst|addr_rw ;


// Location: LCCOMB_X15_Y12_N10
cycloneii_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\fsm:busy_cnt[5]~regout  & (!\Add0~9 )) # (!\fsm:busy_cnt[5]~regout  & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!\fsm:busy_cnt[5]~regout ))

	.dataa(\fsm:busy_cnt[5]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N16
cycloneii_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (\fsm:busy_cnt[8]~regout  & (\Add0~15  $ (GND))) # (!\fsm:busy_cnt[8]~regout  & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((\fsm:busy_cnt[8]~regout  & !\Add0~15 ))

	.dataa(\fsm:busy_cnt[8]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N20
cycloneii_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (\fsm:busy_cnt[10]~regout  & (\Add0~19  $ (GND))) # (!\fsm:busy_cnt[10]~regout  & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((\fsm:busy_cnt[10]~regout  & !\Add0~19 ))

	.dataa(\fsm:busy_cnt[10]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N6
cycloneii_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (\fsm:busy_cnt[19]~regout  & (!\Add0~37 )) # (!\fsm:busy_cnt[19]~regout  & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!\fsm:busy_cnt[19]~regout ))

	.dataa(\fsm:busy_cnt[19]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h5A5F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
cycloneii_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (\fsm:busy_cnt[24]~regout  & (\Add0~47  $ (GND))) # (!\fsm:busy_cnt[24]~regout  & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((\fsm:busy_cnt[24]~regout  & !\Add0~47 ))

	.dataa(\fsm:busy_cnt[24]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hA50A;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N20
cycloneii_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (\fsm:busy_cnt[26]~regout  & (\Add0~51  $ (GND))) # (!\fsm:busy_cnt[26]~regout  & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((\fsm:busy_cnt[26]~regout  & !\Add0~51 ))

	.dataa(\fsm:busy_cnt[26]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hA50A;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X9_Y12_N3
cycloneii_lcell_ff \i2c_master_inst|count[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|count~1_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [5]));

// Location: LCFF_X9_Y12_N17
cycloneii_lcell_ff \i2c_master_inst|count[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|count~4_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [2]));

// Location: LCFF_X10_Y12_N27
cycloneii_lcell_ff \i2c_master_inst|stretch (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|stretch~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|stretch~regout ));

// Location: LCCOMB_X8_Y12_N12
cycloneii_lcell_comb \i2c_master_inst|process_0~1 (
// Equation(s):
// \i2c_master_inst|process_0~1_combout  = (!\i2c_master_inst|Equal0~1_combout  & (\i2c_master_inst|Add0~4_combout  & ((\i2c_master_inst|Add0~0_combout ) # (\i2c_master_inst|Add0~2_combout ))))

	.dataa(\i2c_master_inst|Equal0~1_combout ),
	.datab(\i2c_master_inst|Add0~0_combout ),
	.datac(\i2c_master_inst|Add0~2_combout ),
	.datad(\i2c_master_inst|Add0~4_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~1 .lut_mask = 16'h5400;
defparam \i2c_master_inst|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneii_lcell_comb \i2c_master_inst|Selector23~5 (
// Equation(s):
// \i2c_master_inst|Selector23~5_combout  = (\i2c_master_inst|state.command~regout ) # ((\i2c_master_inst|state.wr~regout ) # ((\i2c_master_inst|state.rd~regout  & \i2c_master_inst|process_1~1_combout )))

	.dataa(\i2c_master_inst|state.rd~regout ),
	.datab(\i2c_master_inst|process_1~1_combout ),
	.datac(\i2c_master_inst|state.command~regout ),
	.datad(\i2c_master_inst|state.wr~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~5 .lut_mask = 16'hFFF8;
defparam \i2c_master_inst|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneii_lcell_comb \i2c_master_inst|Selector23~6 (
// Equation(s):
// \i2c_master_inst|Selector23~6_combout  = (\i2c_master_inst|state.command~regout  & ((\i2c_master_inst|Add1~0_combout  & (\i2c_master_inst|addr_rw [0] & \i2c_master_inst|Selector25~0_combout )) # (!\i2c_master_inst|Add1~0_combout  & 
// ((!\i2c_master_inst|Selector25~0_combout )))))

	.dataa(\i2c_master_inst|state.command~regout ),
	.datab(\i2c_master_inst|addr_rw [0]),
	.datac(\i2c_master_inst|Add1~0_combout ),
	.datad(\i2c_master_inst|Selector25~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~6 .lut_mask = 16'h800A;
defparam \i2c_master_inst|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneii_lcell_comb \i2c_master_inst|Selector23~7 (
// Equation(s):
// \i2c_master_inst|Selector23~7_combout  = (\i2c_master_inst|Selector23~6_combout ) # ((\i2c_master_inst|state.start~regout  & (\i2c_master_inst|bit_cnt [1] $ (\i2c_master_inst|bit_cnt [2]))))

	.dataa(\i2c_master_inst|state.start~regout ),
	.datab(\i2c_master_inst|Selector23~6_combout ),
	.datac(\i2c_master_inst|bit_cnt [1]),
	.datad(\i2c_master_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~7 .lut_mask = 16'hCEEC;
defparam \i2c_master_inst|Selector23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneii_lcell_comb \i2c_master_inst|Selector23~8 (
// Equation(s):
// \i2c_master_inst|Selector23~8_combout  = (\i2c_master_inst|Equal1~0_combout  & ((\i2c_master_inst|Selector23~5_combout ) # ((\i2c_master_inst|Selector23~7_combout  & !\i2c_master_inst|bit_cnt [0])))) # (!\i2c_master_inst|Equal1~0_combout  & 
// (((\i2c_master_inst|Selector23~7_combout  & !\i2c_master_inst|bit_cnt [0]))))

	.dataa(\i2c_master_inst|Equal1~0_combout ),
	.datab(\i2c_master_inst|Selector23~5_combout ),
	.datac(\i2c_master_inst|Selector23~7_combout ),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~8 .lut_mask = 16'h88F8;
defparam \i2c_master_inst|Selector23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneii_lcell_comb \i2c_master_inst|Selector23~9 (
// Equation(s):
// \i2c_master_inst|Selector23~9_combout  = (\i2c_master_inst|data_tx [2] & ((\i2c_master_inst|bit_cnt [1] & ((!\i2c_master_inst|bit_cnt [2]))) # (!\i2c_master_inst|bit_cnt [1] & (!\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|bit_cnt [2]))))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|bit_cnt [0]),
	.datac(\i2c_master_inst|data_tx [2]),
	.datad(\i2c_master_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~9 .lut_mask = 16'h10A0;
defparam \i2c_master_inst|Selector23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneii_lcell_comb \i2c_master_inst|Selector23~10 (
// Equation(s):
// \i2c_master_inst|Selector23~10_combout  = (\i2c_master_inst|state.start~regout  & ((\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|addr_rw [0] & \i2c_master_inst|bit_cnt [2])) # (!\i2c_master_inst|bit_cnt [1] & ((!\i2c_master_inst|bit_cnt [2])))))

	.dataa(\i2c_master_inst|state.start~regout ),
	.datab(\i2c_master_inst|addr_rw [0]),
	.datac(\i2c_master_inst|bit_cnt [1]),
	.datad(\i2c_master_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~10 .lut_mask = 16'h800A;
defparam \i2c_master_inst|Selector23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N24
cycloneii_lcell_comb \i2c_master_inst|process_0~3 (
// Equation(s):
// \i2c_master_inst|process_0~3_combout  = (!\i2c_master_inst|count~0_combout  & (((!\i2c_master_inst|count~1_combout ) # (!\i2c_master_inst|LessThan0~0_combout )) # (!\i2c_master_inst|Add0~0_combout )))

	.dataa(\i2c_master_inst|count~0_combout ),
	.datab(\i2c_master_inst|Add0~0_combout ),
	.datac(\i2c_master_inst|LessThan0~0_combout ),
	.datad(\i2c_master_inst|count~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~3 .lut_mask = 16'h1555;
defparam \i2c_master_inst|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N20
cycloneii_lcell_comb \i2c_master_inst|count~4 (
// Equation(s):
// \i2c_master_inst|count~4_combout  = (!\i2c_master_inst|Equal0~1_combout  & \i2c_master_inst|Add0~4_combout )

	.dataa(\i2c_master_inst|Equal0~1_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|Add0~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~4 .lut_mask = 16'h5050;
defparam \i2c_master_inst|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N26
cycloneii_lcell_comb \i2c_master_inst|stretch~0 (
// Equation(s):
// \i2c_master_inst|stretch~0_combout  = (\i2c_master_inst|process_0~5_combout  & (((\i2c_master_inst|stretch~regout )))) # (!\i2c_master_inst|process_0~5_combout  & ((\i2c_master_inst|scl_clk~0_combout  & (!\i2c_scl~0 )) # 
// (!\i2c_master_inst|scl_clk~0_combout  & ((\i2c_master_inst|stretch~regout )))))

	.dataa(\i2c_master_inst|process_0~5_combout ),
	.datab(\i2c_scl~0 ),
	.datac(\i2c_master_inst|stretch~regout ),
	.datad(\i2c_master_inst|scl_clk~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|stretch~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|stretch~0 .lut_mask = 16'hB1F0;
defparam \i2c_master_inst|stretch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y12_N7
cycloneii_lcell_ff \fsm:busy_cnt[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[3]~regout ));

// Location: LCFF_X14_Y12_N31
cycloneii_lcell_ff busy_prev(
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\busy_prev~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\busy_prev~regout ));

// Location: LCCOMB_X14_Y12_N30
cycloneii_lcell_comb \fsm~0 (
// Equation(s):
// \fsm~0_combout  = (!\busy_prev~regout  & !\i2c_master_inst|busy~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\busy_prev~regout ),
	.datad(\i2c_master_inst|busy~regout ),
	.cin(gnd),
	.combout(\fsm~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm~0 .lut_mask = 16'h000F;
defparam \fsm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y12_N11
cycloneii_lcell_ff \fsm:busy_cnt[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[5]~regout ));

// Location: LCFF_X15_Y12_N13
cycloneii_lcell_ff \fsm:busy_cnt[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[6]~regout ));

// Location: LCFF_X15_Y12_N17
cycloneii_lcell_ff \fsm:busy_cnt[8] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[8]~regout ));

// Location: LCFF_X15_Y12_N21
cycloneii_lcell_ff \fsm:busy_cnt[10] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[10]~regout ));

// Location: LCCOMB_X14_Y12_N16
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\Add0~16_combout  & (!\Add0~20_combout  & (!\Add0~14_combout  & !\Add0~18_combout )))

	.dataa(\Add0~16_combout ),
	.datab(\Add0~20_combout ),
	.datac(\Add0~14_combout ),
	.datad(\Add0~18_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y12_N25
cycloneii_lcell_ff \fsm:busy_cnt[12] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[12]~regout ));

// Location: LCFF_X15_Y11_N7
cycloneii_lcell_ff \fsm:busy_cnt[19] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[19]~regout ));

// Location: LCFF_X15_Y11_N11
cycloneii_lcell_ff \fsm:busy_cnt[21] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[21]~regout ));

// Location: LCFF_X15_Y11_N13
cycloneii_lcell_ff \fsm:busy_cnt[22] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[22]~regout ));

// Location: LCFF_X15_Y11_N17
cycloneii_lcell_ff \fsm:busy_cnt[24] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[24]~regout ));

// Location: LCFF_X15_Y11_N21
cycloneii_lcell_ff \fsm:busy_cnt[26] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[26]~regout ));

// Location: LCCOMB_X14_Y11_N6
cycloneii_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!\Add0~48_combout  & (!\Add0~52_combout  & (!\Add0~46_combout  & !\Add0~50_combout )))

	.dataa(\Add0~48_combout ),
	.datab(\Add0~52_combout ),
	.datac(\Add0~46_combout ),
	.datad(\Add0~50_combout ),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0001;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N25
cycloneii_lcell_ff \fsm:busy_cnt[28] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[28]~regout ));

// Location: LCCOMB_X12_Y12_N6
cycloneii_lcell_comb \i2c_master_inst|Selector20~0 (
// Equation(s):
// \i2c_master_inst|Selector20~0_combout  = (\i2c_master_inst|Equal1~0_combout  & (!\i2c_master_inst|addr_rw [0] & ((\i2c_master_inst|state.slv_ack1~regout )))) # (!\i2c_master_inst|Equal1~0_combout  & ((\i2c_master_inst|state.wr~regout ) # 
// ((!\i2c_master_inst|addr_rw [0] & \i2c_master_inst|state.slv_ack1~regout ))))

	.dataa(\i2c_master_inst|Equal1~0_combout ),
	.datab(\i2c_master_inst|addr_rw [0]),
	.datac(\i2c_master_inst|state.wr~regout ),
	.datad(\i2c_master_inst|state.slv_ack1~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector20~0 .lut_mask = 16'h7350;
defparam \i2c_master_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneii_lcell_comb \busy_prev~0 (
// Equation(s):
// \busy_prev~0_combout  = !\i2c_master_inst|busy~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|busy~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\busy_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \busy_prev~0 .lut_mask = 16'h0F0F;
defparam \busy_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk_50Mhz~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_50Mhz~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_50Mhz));
// synopsys translate_off
defparam \clk_50Mhz~I .input_async_reset = "none";
defparam \clk_50Mhz~I .input_power_up = "low";
defparam \clk_50Mhz~I .input_register_mode = "none";
defparam \clk_50Mhz~I .input_sync_reset = "none";
defparam \clk_50Mhz~I .oe_async_reset = "none";
defparam \clk_50Mhz~I .oe_power_up = "low";
defparam \clk_50Mhz~I .oe_register_mode = "none";
defparam \clk_50Mhz~I .oe_sync_reset = "none";
defparam \clk_50Mhz~I .operation_mode = "input";
defparam \clk_50Mhz~I .output_async_reset = "none";
defparam \clk_50Mhz~I .output_power_up = "low";
defparam \clk_50Mhz~I .output_register_mode = "none";
defparam \clk_50Mhz~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk_50Mhz~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk_50Mhz~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50Mhz~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_50Mhz~clkctrl .clock_type = "global clock";
defparam \clk_50Mhz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \i2c_scl~I (
	.datain(\i2c_master_inst|scl~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i2c_scl~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i2c_scl));
// synopsys translate_off
defparam \i2c_scl~I .input_async_reset = "none";
defparam \i2c_scl~I .input_power_up = "low";
defparam \i2c_scl~I .input_register_mode = "none";
defparam \i2c_scl~I .input_sync_reset = "none";
defparam \i2c_scl~I .oe_async_reset = "none";
defparam \i2c_scl~I .oe_power_up = "low";
defparam \i2c_scl~I .oe_register_mode = "none";
defparam \i2c_scl~I .oe_sync_reset = "none";
defparam \i2c_scl~I .open_drain_output = "true";
defparam \i2c_scl~I .operation_mode = "bidir";
defparam \i2c_scl~I .output_async_reset = "none";
defparam \i2c_scl~I .output_power_up = "low";
defparam \i2c_scl~I .output_register_mode = "none";
defparam \i2c_scl~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N10
cycloneii_lcell_comb \i2c_master_inst|Add0~0 (
// Equation(s):
// \i2c_master_inst|Add0~0_combout  = (\i2c_master_inst|stretch~regout  & (\i2c_master_inst|count [0] & VCC)) # (!\i2c_master_inst|stretch~regout  & (\i2c_master_inst|count [0] $ (VCC)))
// \i2c_master_inst|Add0~1  = CARRY((!\i2c_master_inst|stretch~regout  & \i2c_master_inst|count [0]))

	.dataa(\i2c_master_inst|stretch~regout ),
	.datab(\i2c_master_inst|count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|Add0~0_combout ),
	.cout(\i2c_master_inst|Add0~1 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~0 .lut_mask = 16'h9944;
defparam \i2c_master_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N4
cycloneii_lcell_comb \i2c_master_inst|count~6 (
// Equation(s):
// \i2c_master_inst|count~6_combout  = (!\i2c_master_inst|Equal0~1_combout  & \i2c_master_inst|Add0~0_combout )

	.dataa(\i2c_master_inst|Equal0~1_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|Add0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~6 .lut_mask = 16'h5050;
defparam \i2c_master_inst|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X9_Y12_N27
cycloneii_lcell_ff \i2c_master_inst|count[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|count~6_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [0]));

// Location: LCCOMB_X9_Y12_N12
cycloneii_lcell_comb \i2c_master_inst|Add0~2 (
// Equation(s):
// \i2c_master_inst|Add0~2_combout  = (\i2c_master_inst|count [1] & (!\i2c_master_inst|Add0~1 )) # (!\i2c_master_inst|count [1] & ((\i2c_master_inst|Add0~1 ) # (GND)))
// \i2c_master_inst|Add0~3  = CARRY((!\i2c_master_inst|Add0~1 ) # (!\i2c_master_inst|count [1]))

	.dataa(vcc),
	.datab(\i2c_master_inst|count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~1 ),
	.combout(\i2c_master_inst|Add0~2_combout ),
	.cout(\i2c_master_inst|Add0~3 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \i2c_master_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N6
cycloneii_lcell_comb \i2c_master_inst|count~5 (
// Equation(s):
// \i2c_master_inst|count~5_combout  = (!\i2c_master_inst|Equal0~1_combout  & \i2c_master_inst|Add0~2_combout )

	.dataa(\i2c_master_inst|Equal0~1_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|Add0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~5 .lut_mask = 16'h5050;
defparam \i2c_master_inst|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N15
cycloneii_lcell_ff \i2c_master_inst|count[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|count~5_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [1]));

// Location: LCCOMB_X9_Y12_N14
cycloneii_lcell_comb \i2c_master_inst|Add0~4 (
// Equation(s):
// \i2c_master_inst|Add0~4_combout  = (\i2c_master_inst|count [2] & (\i2c_master_inst|Add0~3  $ (GND))) # (!\i2c_master_inst|count [2] & (!\i2c_master_inst|Add0~3  & VCC))
// \i2c_master_inst|Add0~5  = CARRY((\i2c_master_inst|count [2] & !\i2c_master_inst|Add0~3 ))

	.dataa(\i2c_master_inst|count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~3 ),
	.combout(\i2c_master_inst|Add0~4_combout ),
	.cout(\i2c_master_inst|Add0~5 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \i2c_master_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N16
cycloneii_lcell_comb \i2c_master_inst|Add0~6 (
// Equation(s):
// \i2c_master_inst|Add0~6_combout  = (\i2c_master_inst|count [3] & (!\i2c_master_inst|Add0~5 )) # (!\i2c_master_inst|count [3] & ((\i2c_master_inst|Add0~5 ) # (GND)))
// \i2c_master_inst|Add0~7  = CARRY((!\i2c_master_inst|Add0~5 ) # (!\i2c_master_inst|count [3]))

	.dataa(\i2c_master_inst|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~5 ),
	.combout(\i2c_master_inst|Add0~6_combout ),
	.cout(\i2c_master_inst|Add0~7 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \i2c_master_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N30
cycloneii_lcell_comb \i2c_master_inst|count~3 (
// Equation(s):
// \i2c_master_inst|count~3_combout  = (!\i2c_master_inst|Equal0~1_combout  & \i2c_master_inst|Add0~6_combout )

	.dataa(\i2c_master_inst|Equal0~1_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|Add0~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~3 .lut_mask = 16'h5050;
defparam \i2c_master_inst|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N29
cycloneii_lcell_ff \i2c_master_inst|count[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|count~3_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [3]));

// Location: LCCOMB_X9_Y12_N18
cycloneii_lcell_comb \i2c_master_inst|Add0~8 (
// Equation(s):
// \i2c_master_inst|Add0~8_combout  = (\i2c_master_inst|count [4] & (\i2c_master_inst|Add0~7  $ (GND))) # (!\i2c_master_inst|count [4] & (!\i2c_master_inst|Add0~7  & VCC))
// \i2c_master_inst|Add0~9  = CARRY((\i2c_master_inst|count [4] & !\i2c_master_inst|Add0~7 ))

	.dataa(vcc),
	.datab(\i2c_master_inst|count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~7 ),
	.combout(\i2c_master_inst|Add0~8_combout ),
	.cout(\i2c_master_inst|Add0~9 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \i2c_master_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N20
cycloneii_lcell_comb \i2c_master_inst|Add0~10 (
// Equation(s):
// \i2c_master_inst|Add0~10_combout  = (\i2c_master_inst|count [5] & (!\i2c_master_inst|Add0~9 )) # (!\i2c_master_inst|count [5] & ((\i2c_master_inst|Add0~9 ) # (GND)))
// \i2c_master_inst|Add0~11  = CARRY((!\i2c_master_inst|Add0~9 ) # (!\i2c_master_inst|count [5]))

	.dataa(\i2c_master_inst|count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~9 ),
	.combout(\i2c_master_inst|Add0~10_combout ),
	.cout(\i2c_master_inst|Add0~11 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \i2c_master_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N22
cycloneii_lcell_comb \i2c_master_inst|Add0~12 (
// Equation(s):
// \i2c_master_inst|Add0~12_combout  = \i2c_master_inst|Add0~11  $ (!\i2c_master_inst|count [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|count [6]),
	.cin(\i2c_master_inst|Add0~11 ),
	.combout(\i2c_master_inst|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Add0~12 .lut_mask = 16'hF00F;
defparam \i2c_master_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N0
cycloneii_lcell_comb \i2c_master_inst|count~0 (
// Equation(s):
// \i2c_master_inst|count~0_combout  = (\i2c_master_inst|Add0~12_combout  & !\i2c_master_inst|Equal0~1_combout )

	.dataa(vcc),
	.datab(\i2c_master_inst|Add0~12_combout ),
	.datac(\i2c_master_inst|Equal0~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~0 .lut_mask = 16'h0C0C;
defparam \i2c_master_inst|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N1
cycloneii_lcell_ff \i2c_master_inst|count[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|count~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [6]));

// Location: LCCOMB_X10_Y12_N24
cycloneii_lcell_comb \i2c_master_inst|Equal0~0 (
// Equation(s):
// \i2c_master_inst|Equal0~0_combout  = (\i2c_master_inst|count [5] & (\i2c_master_inst|count [3] & (\i2c_master_inst|count [6] & \i2c_master_inst|count [4])))

	.dataa(\i2c_master_inst|count [5]),
	.datab(\i2c_master_inst|count [3]),
	.datac(\i2c_master_inst|count [6]),
	.datad(\i2c_master_inst|count [4]),
	.cin(gnd),
	.combout(\i2c_master_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Equal0~0 .lut_mask = 16'h8000;
defparam \i2c_master_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N26
cycloneii_lcell_comb \i2c_master_inst|Equal0~1 (
// Equation(s):
// \i2c_master_inst|Equal0~1_combout  = (!\i2c_master_inst|count [2] & (\i2c_master_inst|count [1] & (\i2c_master_inst|count [0] & \i2c_master_inst|Equal0~0_combout )))

	.dataa(\i2c_master_inst|count [2]),
	.datab(\i2c_master_inst|count [1]),
	.datac(\i2c_master_inst|count [0]),
	.datad(\i2c_master_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Equal0~1 .lut_mask = 16'h4000;
defparam \i2c_master_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N0
cycloneii_lcell_comb \i2c_master_inst|count~2 (
// Equation(s):
// \i2c_master_inst|count~2_combout  = (!\i2c_master_inst|Equal0~1_combout  & \i2c_master_inst|Add0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|Equal0~1_combout ),
	.datad(\i2c_master_inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~2 .lut_mask = 16'h0F00;
defparam \i2c_master_inst|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N13
cycloneii_lcell_ff \i2c_master_inst|count[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|count~2_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [4]));

// Location: LCCOMB_X9_Y12_N4
cycloneii_lcell_comb \i2c_master_inst|LessThan0~0 (
// Equation(s):
// \i2c_master_inst|LessThan0~0_combout  = (\i2c_master_inst|Add0~4_combout  & (\i2c_master_inst|Add0~6_combout  & (\i2c_master_inst|Add0~8_combout  & \i2c_master_inst|Add0~2_combout )))

	.dataa(\i2c_master_inst|Add0~4_combout ),
	.datab(\i2c_master_inst|Add0~6_combout ),
	.datac(\i2c_master_inst|Add0~8_combout ),
	.datad(\i2c_master_inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|LessThan0~0 .lut_mask = 16'h8000;
defparam \i2c_master_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N6
cycloneii_lcell_comb \i2c_master_inst|LessThan0~1 (
// Equation(s):
// \i2c_master_inst|LessThan0~1_combout  = (\i2c_master_inst|Equal0~1_combout ) # ((!\i2c_master_inst|LessThan0~0_combout  & (!\i2c_master_inst|Add0~10_combout  & !\i2c_master_inst|Add0~12_combout )))

	.dataa(\i2c_master_inst|Equal0~1_combout ),
	.datab(\i2c_master_inst|LessThan0~0_combout ),
	.datac(\i2c_master_inst|Add0~10_combout ),
	.datad(\i2c_master_inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|LessThan0~1 .lut_mask = 16'hAAAB;
defparam \i2c_master_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N28
cycloneii_lcell_comb \i2c_master_inst|process_0~0 (
// Equation(s):
// \i2c_master_inst|process_0~0_combout  = (!\i2c_master_inst|Equal0~1_combout  & (\i2c_master_inst|Add0~8_combout  & \i2c_master_inst|Add0~6_combout ))

	.dataa(\i2c_master_inst|Equal0~1_combout ),
	.datab(\i2c_master_inst|Add0~8_combout ),
	.datac(vcc),
	.datad(\i2c_master_inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~0 .lut_mask = 16'h4400;
defparam \i2c_master_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N2
cycloneii_lcell_comb \i2c_master_inst|count~1 (
// Equation(s):
// \i2c_master_inst|count~1_combout  = (!\i2c_master_inst|Equal0~1_combout  & \i2c_master_inst|Add0~10_combout )

	.dataa(\i2c_master_inst|Equal0~1_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|Add0~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~1 .lut_mask = 16'h5050;
defparam \i2c_master_inst|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N8
cycloneii_lcell_comb \i2c_master_inst|process_0~2 (
// Equation(s):
// \i2c_master_inst|process_0~2_combout  = (\i2c_master_inst|count~0_combout ) # (((\i2c_master_inst|process_0~1_combout  & \i2c_master_inst|process_0~0_combout )) # (!\i2c_master_inst|count~1_combout ))

	.dataa(\i2c_master_inst|process_0~1_combout ),
	.datab(\i2c_master_inst|process_0~0_combout ),
	.datac(\i2c_master_inst|count~0_combout ),
	.datad(\i2c_master_inst|count~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~2 .lut_mask = 16'hF8FF;
defparam \i2c_master_inst|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneii_lcell_comb \i2c_master_inst|scl_clk~0 (
// Equation(s):
// \i2c_master_inst|scl_clk~0_combout  = (!\i2c_master_inst|LessThan0~1_combout  & \i2c_master_inst|process_0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|LessThan0~1_combout ),
	.datad(\i2c_master_inst|process_0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|scl_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|scl_clk~0 .lut_mask = 16'h0F00;
defparam \i2c_master_inst|scl_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y12_N23
cycloneii_lcell_ff \i2c_master_inst|scl_clk (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|scl_clk~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|scl_clk~regout ));

// Location: LCCOMB_X8_Y12_N2
cycloneii_lcell_comb \i2c_master_inst|process_0~4 (
// Equation(s):
// \i2c_master_inst|process_0~4_combout  = (!\i2c_master_inst|Equal0~1_combout  & (\i2c_master_inst|Add0~4_combout  & (\i2c_master_inst|Add0~6_combout  & \i2c_master_inst|Add0~8_combout )))

	.dataa(\i2c_master_inst|Equal0~1_combout ),
	.datab(\i2c_master_inst|Add0~4_combout ),
	.datac(\i2c_master_inst|Add0~6_combout ),
	.datad(\i2c_master_inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~4 .lut_mask = 16'h4000;
defparam \i2c_master_inst|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N30
cycloneii_lcell_comb \i2c_master_inst|process_0~5 (
// Equation(s):
// \i2c_master_inst|process_0~5_combout  = (\i2c_master_inst|process_0~3_combout ) # ((\i2c_master_inst|count~0_combout  & ((\i2c_master_inst|process_0~4_combout ) # (\i2c_master_inst|count~1_combout ))))

	.dataa(\i2c_master_inst|process_0~3_combout ),
	.datab(\i2c_master_inst|process_0~4_combout ),
	.datac(\i2c_master_inst|count~0_combout ),
	.datad(\i2c_master_inst|count~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~5 .lut_mask = 16'hFAEA;
defparam \i2c_master_inst|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneii_lcell_comb \i2c_master_inst|data_clk~0 (
// Equation(s):
// \i2c_master_inst|data_clk~0_combout  = (!\i2c_master_inst|LessThan0~1_combout  & ((!\i2c_master_inst|process_0~2_combout ) # (!\i2c_master_inst|process_0~5_combout )))

	.dataa(vcc),
	.datab(\i2c_master_inst|LessThan0~1_combout ),
	.datac(\i2c_master_inst|process_0~5_combout ),
	.datad(\i2c_master_inst|process_0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_clk~0 .lut_mask = 16'h0333;
defparam \i2c_master_inst|data_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y12_N11
cycloneii_lcell_ff \i2c_master_inst|data_clk (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_clk~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_clk~regout ));

// Location: LCCOMB_X10_Y12_N14
cycloneii_lcell_comb \i2c_master_inst|data_clk_prev~feeder (
// Equation(s):
// \i2c_master_inst|data_clk_prev~feeder_combout  = \i2c_master_inst|data_clk~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_clk~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_clk_prev~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_clk_prev~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_clk_prev~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y12_N15
cycloneii_lcell_ff \i2c_master_inst|data_clk_prev (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_clk_prev~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_clk_prev~regout ));

// Location: LCCOMB_X13_Y12_N28
cycloneii_lcell_comb \i2c_master_inst|bit_cnt[0]~1 (
// Equation(s):
// \i2c_master_inst|bit_cnt[0]~1_combout  = !\i2c_master_inst|bit_cnt [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|bit_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|bit_cnt[0]~1 .lut_mask = 16'h0F0F;
defparam \i2c_master_inst|bit_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneii_lcell_comb \i2c_master_inst|process_1~0 (
// Equation(s):
// \i2c_master_inst|process_1~0_combout  = (!\i2c_master_inst|data_clk_prev~regout  & \i2c_master_inst|data_clk~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|data_clk_prev~regout ),
	.datad(\i2c_master_inst|data_clk~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_1~0 .lut_mask = 16'h0F00;
defparam \i2c_master_inst|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N9
cycloneii_lcell_ff \fsm:busy_cnt[20] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[20]~regout ));

// Location: LCCOMB_X15_Y12_N0
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\fsm~0_combout  & (\fsm:busy_cnt[0]~regout  $ (VCC))) # (!\fsm~0_combout  & (\fsm:busy_cnt[0]~regout  & VCC))
// \Add0~1  = CARRY((\fsm~0_combout  & \fsm:busy_cnt[0]~regout ))

	.dataa(\fsm~0_combout ),
	.datab(\fsm:busy_cnt[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y12_N1
cycloneii_lcell_ff \fsm:busy_cnt[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[0]~regout ));

// Location: LCCOMB_X15_Y12_N2
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\fsm:busy_cnt[1]~regout  & (!\Add0~1 )) # (!\fsm:busy_cnt[1]~regout  & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!\fsm:busy_cnt[1]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y12_N3
cycloneii_lcell_ff \fsm:busy_cnt[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[1]~regout ));

// Location: LCCOMB_X15_Y12_N4
cycloneii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\fsm:busy_cnt[2]~regout  & (\Add0~3  $ (GND))) # (!\fsm:busy_cnt[2]~regout  & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((\fsm:busy_cnt[2]~regout  & !\Add0~3 ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N6
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\fsm:busy_cnt[3]~regout  & (!\Add0~5 )) # (!\fsm:busy_cnt[3]~regout  & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!\fsm:busy_cnt[3]~regout ))

	.dataa(\fsm:busy_cnt[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
cycloneii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (\fsm:busy_cnt[4]~regout  & (\Add0~7  $ (GND))) # (!\fsm:busy_cnt[4]~regout  & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((\fsm:busy_cnt[4]~regout  & !\Add0~7 ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y12_N9
cycloneii_lcell_ff \fsm:busy_cnt[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[4]~regout ));

// Location: LCCOMB_X15_Y12_N12
cycloneii_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\fsm:busy_cnt[6]~regout  & (\Add0~11  $ (GND))) # (!\fsm:busy_cnt[6]~regout  & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((\fsm:busy_cnt[6]~regout  & !\Add0~11 ))

	.dataa(\fsm:busy_cnt[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
cycloneii_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\fsm:busy_cnt[7]~regout  & (!\Add0~13 )) # (!\fsm:busy_cnt[7]~regout  & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!\fsm:busy_cnt[7]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y12_N15
cycloneii_lcell_ff \fsm:busy_cnt[7] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[7]~regout ));

// Location: LCCOMB_X15_Y12_N18
cycloneii_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\fsm:busy_cnt[9]~regout  & (!\Add0~17 )) # (!\fsm:busy_cnt[9]~regout  & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!\fsm:busy_cnt[9]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y12_N19
cycloneii_lcell_ff \fsm:busy_cnt[9] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[9]~regout ));

// Location: LCCOMB_X15_Y12_N22
cycloneii_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (\fsm:busy_cnt[11]~regout  & (!\Add0~21 )) # (!\fsm:busy_cnt[11]~regout  & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!\fsm:busy_cnt[11]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[11]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h3C3F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y12_N23
cycloneii_lcell_ff \fsm:busy_cnt[11] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[11]~regout ));

// Location: LCCOMB_X15_Y12_N24
cycloneii_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (\fsm:busy_cnt[12]~regout  & (\Add0~23  $ (GND))) # (!\fsm:busy_cnt[12]~regout  & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((\fsm:busy_cnt[12]~regout  & !\Add0~23 ))

	.dataa(\fsm:busy_cnt[12]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hA50A;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
cycloneii_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\fsm:busy_cnt[13]~regout  & (!\Add0~25 )) # (!\fsm:busy_cnt[13]~regout  & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!\fsm:busy_cnt[13]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[13]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h3C3F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y12_N27
cycloneii_lcell_ff \fsm:busy_cnt[13] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[13]~regout ));

// Location: LCCOMB_X15_Y12_N28
cycloneii_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (\fsm:busy_cnt[14]~regout  & (\Add0~27  $ (GND))) # (!\fsm:busy_cnt[14]~regout  & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((\fsm:busy_cnt[14]~regout  & !\Add0~27 ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[14]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y12_N29
cycloneii_lcell_ff \fsm:busy_cnt[14] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[14]~regout ));

// Location: LCCOMB_X15_Y12_N30
cycloneii_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\fsm:busy_cnt[15]~regout  & (!\Add0~29 )) # (!\fsm:busy_cnt[15]~regout  & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!\fsm:busy_cnt[15]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[15]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h3C3F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y12_N31
cycloneii_lcell_ff \fsm:busy_cnt[15] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[15]~regout ));

// Location: LCCOMB_X15_Y11_N0
cycloneii_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (\fsm:busy_cnt[16]~regout  & (\Add0~31  $ (GND))) # (!\fsm:busy_cnt[16]~regout  & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((\fsm:busy_cnt[16]~regout  & !\Add0~31 ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[16]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y11_N1
cycloneii_lcell_ff \fsm:busy_cnt[16] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[16]~regout ));

// Location: LCCOMB_X15_Y11_N2
cycloneii_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (\fsm:busy_cnt[17]~regout  & (!\Add0~33 )) # (!\fsm:busy_cnt[17]~regout  & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!\fsm:busy_cnt[17]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[17]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y11_N3
cycloneii_lcell_ff \fsm:busy_cnt[17] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[17]~regout ));

// Location: LCCOMB_X15_Y11_N4
cycloneii_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (\fsm:busy_cnt[18]~regout  & (\Add0~35  $ (GND))) # (!\fsm:busy_cnt[18]~regout  & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((\fsm:busy_cnt[18]~regout  & !\Add0~35 ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[18]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y11_N5
cycloneii_lcell_ff \fsm:busy_cnt[18] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[18]~regout ));

// Location: LCCOMB_X15_Y11_N8
cycloneii_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (\fsm:busy_cnt[20]~regout  & (\Add0~39  $ (GND))) # (!\fsm:busy_cnt[20]~regout  & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((\fsm:busy_cnt[20]~regout  & !\Add0~39 ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[20]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hC30C;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N10
cycloneii_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (\fsm:busy_cnt[21]~regout  & (!\Add0~41 )) # (!\fsm:busy_cnt[21]~regout  & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!\fsm:busy_cnt[21]~regout ))

	.dataa(\fsm:busy_cnt[21]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
cycloneii_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (\fsm:busy_cnt[22]~regout  & (\Add0~43  $ (GND))) # (!\fsm:busy_cnt[22]~regout  & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((\fsm:busy_cnt[22]~regout  & !\Add0~43 ))

	.dataa(\fsm:busy_cnt[22]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hA50A;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneii_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!\Add0~38_combout  & (!\Add0~40_combout  & (!\Add0~44_combout  & !\Add0~42_combout )))

	.dataa(\Add0~38_combout ),
	.datab(\Add0~40_combout ),
	.datac(\Add0~44_combout ),
	.datad(\Add0~42_combout ),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N31
cycloneii_lcell_ff \fsm:busy_cnt[31] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[31]~regout ));

// Location: LCCOMB_X15_Y11_N14
cycloneii_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (\fsm:busy_cnt[23]~regout  & (!\Add0~45 )) # (!\fsm:busy_cnt[23]~regout  & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!\fsm:busy_cnt[23]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[23]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h3C3F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y11_N15
cycloneii_lcell_ff \fsm:busy_cnt[23] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[23]~regout ));

// Location: LCCOMB_X15_Y11_N18
cycloneii_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (\fsm:busy_cnt[25]~regout  & (!\Add0~49 )) # (!\fsm:busy_cnt[25]~regout  & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!\fsm:busy_cnt[25]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[25]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y11_N19
cycloneii_lcell_ff \fsm:busy_cnt[25] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[25]~regout ));

// Location: LCCOMB_X15_Y11_N22
cycloneii_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (\fsm:busy_cnt[27]~regout  & (!\Add0~53 )) # (!\fsm:busy_cnt[27]~regout  & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!\fsm:busy_cnt[27]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[27]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h3C3F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y11_N23
cycloneii_lcell_ff \fsm:busy_cnt[27] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[27]~regout ));

// Location: LCCOMB_X15_Y11_N24
cycloneii_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (\fsm:busy_cnt[28]~regout  & (\Add0~55  $ (GND))) # (!\fsm:busy_cnt[28]~regout  & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((\fsm:busy_cnt[28]~regout  & !\Add0~55 ))

	.dataa(\fsm:busy_cnt[28]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hA50A;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N26
cycloneii_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (\fsm:busy_cnt[29]~regout  & (!\Add0~57 )) # (!\fsm:busy_cnt[29]~regout  & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!\fsm:busy_cnt[29]~regout ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[29]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h3C3F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y11_N27
cycloneii_lcell_ff \fsm:busy_cnt[29] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[29]~regout ));

// Location: LCCOMB_X15_Y11_N28
cycloneii_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (\fsm:busy_cnt[30]~regout  & (\Add0~59  $ (GND))) # (!\fsm:busy_cnt[30]~regout  & (!\Add0~59  & VCC))
// \Add0~61  = CARRY((\fsm:busy_cnt[30]~regout  & !\Add0~59 ))

	.dataa(vcc),
	.datab(\fsm:busy_cnt[30]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC30C;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y11_N29
cycloneii_lcell_ff \fsm:busy_cnt[30] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Add0~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[30]~regout ));

// Location: LCCOMB_X15_Y11_N30
cycloneii_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = \Add0~61  $ (\fsm:busy_cnt[31]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\fsm:busy_cnt[31]~regout ),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h0FF0;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\Add0~0_combout  & (\Equal0~5_combout  & (!\Add0~4_combout  & !\Add0~62_combout )))

	.dataa(\Add0~0_combout ),
	.datab(\Equal0~5_combout ),
	.datac(\Add0~4_combout ),
	.datad(\Add0~62_combout ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0008;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneii_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!\Add0~58_combout  & (!\Add0~56_combout  & (!\Add0~54_combout  & !\Add0~60_combout )))

	.dataa(\Add0~58_combout ),
	.datab(\Add0~56_combout ),
	.datac(\Add0~54_combout ),
	.datad(\Add0~60_combout ),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h0001;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\Add0~10_combout  & (!\Add0~12_combout  & (!\Add0~8_combout  & !\Add0~6_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\Add0~12_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~6_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!\Add0~32_combout  & (!\Add0~34_combout  & (!\Add0~30_combout  & !\Add0~36_combout )))

	.dataa(\Add0~32_combout ),
	.datab(\Add0~34_combout ),
	.datac(\Add0~30_combout ),
	.datad(\Add0~36_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!\Add0~26_combout  & (!\Add0~24_combout  & (!\Add0~22_combout  & !\Add0~28_combout )))

	.dataa(\Add0~26_combout ),
	.datab(\Add0~24_combout ),
	.datac(\Add0~22_combout ),
	.datad(\Add0~28_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~1_combout  & (\Equal0~0_combout  & (\Equal0~3_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneii_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (\Equal0~6_combout  & (\Equal1~0_combout  & (\Equal0~7_combout  & \Equal0~4_combout )))

	.dataa(\Equal0~6_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\Equal0~7_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h8000;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneii_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (!\Add0~0_combout  & !\Add0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~0_combout ),
	.datad(\Add0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h000F;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneii_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (\Add0~4_combout  & (\Equal0~9_combout  & (\Equal0~5_combout  & !\Add0~62_combout )))

	.dataa(\Add0~4_combout ),
	.datab(\Equal0~9_combout ),
	.datac(\Equal0~5_combout ),
	.datad(\Add0~62_combout ),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0080;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneii_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (\Equal0~6_combout  & (\Equal0~4_combout  & (\Equal0~7_combout  & \Equal4~0_combout )))

	.dataa(\Equal0~6_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\Equal0~7_combout ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = 16'h8000;
defparam \Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneii_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\Equal1~1_combout ) # ((\i2c_rw~regout  & ((\Equal4~1_combout ) # (!\Equal0~12_combout ))))

	.dataa(\Equal0~12_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\i2c_rw~regout ),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'hFCDC;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N11
cycloneii_lcell_ff i2c_rw(
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_rw~regout ));

// Location: LCCOMB_X12_Y12_N10
cycloneii_lcell_comb \i2c_master_inst|state~14 (
// Equation(s):
// \i2c_master_inst|state~14_combout  = (\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|bit_cnt [0] & (\i2c_master_inst|bit_cnt [2] & \i2c_master_inst|state.rd~regout )))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|bit_cnt [0]),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|state.rd~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|state~14 .lut_mask = 16'h8000;
defparam \i2c_master_inst|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N11
cycloneii_lcell_ff \i2c_master_inst|state.mstr_ack (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|state~14_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.mstr_ack~regout ));

// Location: LCCOMB_X10_Y12_N12
cycloneii_lcell_comb \i2c_master_inst|Selector17~0 (
// Equation(s):
// \i2c_master_inst|Selector17~0_combout  = (!\i2c_master_inst|state.stop~regout  & ((\i2c_master_inst|state.ready~regout ) # (\i2c_ena~regout )))

	.dataa(\i2c_master_inst|state.stop~regout ),
	.datab(vcc),
	.datac(\i2c_master_inst|state.ready~regout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector17~0 .lut_mask = 16'h5550;
defparam \i2c_master_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N3
cycloneii_lcell_ff \i2c_master_inst|state.ready (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|Selector17~0_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.ready~regout ));

// Location: LCCOMB_X10_Y12_N30
cycloneii_lcell_comb \i2c_master_inst|addr_rw[0]~2 (
// Equation(s):
// \i2c_master_inst|addr_rw[0]~2_combout  = (\i2c_ena~regout  & ((\i2c_master_inst|state.slv_ack2~regout ) # ((\i2c_master_inst|state.mstr_ack~regout ) # (!\i2c_master_inst|state.ready~regout ))))

	.dataa(\i2c_master_inst|state.slv_ack2~regout ),
	.datab(\i2c_master_inst|state.mstr_ack~regout ),
	.datac(\i2c_master_inst|state.ready~regout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|addr_rw[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|addr_rw[0]~2 .lut_mask = 16'hEF00;
defparam \i2c_master_inst|addr_rw[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneii_lcell_comb \i2c_master_inst|addr_rw[0]~3 (
// Equation(s):
// \i2c_master_inst|addr_rw[0]~3_combout  = (\i2c_master_inst|data_clk~regout  & (\reset~combout  & (!\i2c_master_inst|data_clk_prev~regout  & \i2c_master_inst|addr_rw[0]~2_combout )))

	.dataa(\i2c_master_inst|data_clk~regout ),
	.datab(\reset~combout ),
	.datac(\i2c_master_inst|data_clk_prev~regout ),
	.datad(\i2c_master_inst|addr_rw[0]~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|addr_rw[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|addr_rw[0]~3 .lut_mask = 16'h0800;
defparam \i2c_master_inst|addr_rw[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N5
cycloneii_lcell_ff \i2c_master_inst|addr_rw[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_rw~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|addr_rw [0]));

// Location: LCCOMB_X12_Y12_N4
cycloneii_lcell_comb \i2c_master_inst|Selector18~0 (
// Equation(s):
// \i2c_master_inst|Selector18~0_combout  = (\i2c_master_inst|state.slv_ack2~regout  & (\i2c_rw~regout  $ ((\i2c_master_inst|addr_rw [0])))) # (!\i2c_master_inst|state.slv_ack2~regout  & (\i2c_master_inst|state.mstr_ack~regout  & (\i2c_rw~regout  $ 
// (\i2c_master_inst|addr_rw [0]))))

	.dataa(\i2c_master_inst|state.slv_ack2~regout ),
	.datab(\i2c_rw~regout ),
	.datac(\i2c_master_inst|addr_rw [0]),
	.datad(\i2c_master_inst|state.mstr_ack~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector18~0 .lut_mask = 16'h3C28;
defparam \i2c_master_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneii_lcell_comb \i2c_master_inst|Selector18~1 (
// Equation(s):
// \i2c_master_inst|Selector18~1_combout  = (\i2c_ena~regout  & ((\i2c_master_inst|Selector18~0_combout ) # (!\i2c_master_inst|state.ready~regout )))

	.dataa(vcc),
	.datab(\i2c_master_inst|state.ready~regout ),
	.datac(\i2c_master_inst|Selector18~0_combout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector18~1 .lut_mask = 16'hF300;
defparam \i2c_master_inst|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N13
cycloneii_lcell_ff \i2c_master_inst|state.start (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector18~1_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.start~regout ));

// Location: LCCOMB_X12_Y12_N20
cycloneii_lcell_comb \i2c_master_inst|Selector19~0 (
// Equation(s):
// \i2c_master_inst|Selector19~0_combout  = (\i2c_master_inst|state.start~regout ) # ((!\i2c_master_inst|Equal1~0_combout  & \i2c_master_inst|state.command~regout ))

	.dataa(\i2c_master_inst|Equal1~0_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|state.command~regout ),
	.datad(\i2c_master_inst|state.start~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector19~0 .lut_mask = 16'hFF50;
defparam \i2c_master_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N21
cycloneii_lcell_ff \i2c_master_inst|state.command (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.command~regout ));

// Location: LCCOMB_X12_Y12_N0
cycloneii_lcell_comb \i2c_master_inst|state~15 (
// Equation(s):
// \i2c_master_inst|state~15_combout  = (\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|state.command~regout  & (\i2c_master_inst|bit_cnt [2] & \i2c_master_inst|bit_cnt [0])))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|state.command~regout ),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|state~15 .lut_mask = 16'h8000;
defparam \i2c_master_inst|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N1
cycloneii_lcell_ff \i2c_master_inst|state.slv_ack1 (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|state~15_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.slv_ack1~regout ));

// Location: LCCOMB_X12_Y12_N22
cycloneii_lcell_comb \i2c_master_inst|Selector21~0 (
// Equation(s):
// \i2c_master_inst|Selector21~0_combout  = (\i2c_master_inst|Equal1~0_combout  & (((\i2c_master_inst|addr_rw [0] & \i2c_master_inst|state.slv_ack1~regout )))) # (!\i2c_master_inst|Equal1~0_combout  & ((\i2c_master_inst|state.rd~regout ) # 
// ((\i2c_master_inst|addr_rw [0] & \i2c_master_inst|state.slv_ack1~regout ))))

	.dataa(\i2c_master_inst|Equal1~0_combout ),
	.datab(\i2c_master_inst|state.rd~regout ),
	.datac(\i2c_master_inst|addr_rw [0]),
	.datad(\i2c_master_inst|state.slv_ack1~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector21~0 .lut_mask = 16'hF444;
defparam \i2c_master_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneii_lcell_comb \i2c_master_inst|process_1~1 (
// Equation(s):
// \i2c_master_inst|process_1~1_combout  = (\i2c_master_inst|addr_rw [0] $ (\i2c_rw~regout )) # (!\i2c_ena~regout )

	.dataa(vcc),
	.datab(\i2c_ena~regout ),
	.datac(\i2c_master_inst|addr_rw [0]),
	.datad(\i2c_rw~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_1~1 .lut_mask = 16'h3FF3;
defparam \i2c_master_inst|process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneii_lcell_comb \i2c_master_inst|Selector21~1 (
// Equation(s):
// \i2c_master_inst|Selector21~1_combout  = (\i2c_master_inst|Selector21~0_combout ) # ((\i2c_master_inst|state.mstr_ack~regout  & !\i2c_master_inst|process_1~1_combout ))

	.dataa(\i2c_master_inst|state.mstr_ack~regout ),
	.datab(\i2c_master_inst|Selector21~0_combout ),
	.datac(vcc),
	.datad(\i2c_master_inst|process_1~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector21~1 .lut_mask = 16'hCCEE;
defparam \i2c_master_inst|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N31
cycloneii_lcell_ff \i2c_master_inst|state.rd (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector21~1_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.rd~regout ));

// Location: LCCOMB_X12_Y12_N16
cycloneii_lcell_comb \i2c_master_inst|bit_cnt[2]~0 (
// Equation(s):
// \i2c_master_inst|bit_cnt[2]~0_combout  = (\i2c_master_inst|process_1~0_combout  & ((\i2c_master_inst|state.command~regout ) # ((\i2c_master_inst|state.wr~regout ) # (\i2c_master_inst|state.rd~regout ))))

	.dataa(\i2c_master_inst|state.command~regout ),
	.datab(\i2c_master_inst|process_1~0_combout ),
	.datac(\i2c_master_inst|state.wr~regout ),
	.datad(\i2c_master_inst|state.rd~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|bit_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|bit_cnt[2]~0 .lut_mask = 16'hCCC8;
defparam \i2c_master_inst|bit_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N29
cycloneii_lcell_ff \i2c_master_inst|bit_cnt[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|bit_cnt[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|bit_cnt [0]));

// Location: LCCOMB_X13_Y12_N12
cycloneii_lcell_comb \i2c_master_inst|Add1~0 (
// Equation(s):
// \i2c_master_inst|Add1~0_combout  = \i2c_master_inst|bit_cnt [2] $ (((\i2c_master_inst|bit_cnt [1] & \i2c_master_inst|bit_cnt [0])))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|bit_cnt [0]),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Add1~0 .lut_mask = 16'h7878;
defparam \i2c_master_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N13
cycloneii_lcell_ff \i2c_master_inst|bit_cnt[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Add1~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|bit_cnt [2]));

// Location: LCCOMB_X12_Y12_N24
cycloneii_lcell_comb \i2c_master_inst|state~13 (
// Equation(s):
// \i2c_master_inst|state~13_combout  = (\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|state.wr~regout  & (\i2c_master_inst|bit_cnt [2] & \i2c_master_inst|bit_cnt [0])))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|state.wr~regout ),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|state~13 .lut_mask = 16'h8000;
defparam \i2c_master_inst|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N25
cycloneii_lcell_ff \i2c_master_inst|state.slv_ack2 (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|state~13_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.slv_ack2~regout ));

// Location: LCCOMB_X12_Y12_N14
cycloneii_lcell_comb \i2c_master_inst|Selector20~1 (
// Equation(s):
// \i2c_master_inst|Selector20~1_combout  = (\i2c_master_inst|Selector20~0_combout ) # ((\i2c_master_inst|state.slv_ack2~regout  & !\i2c_master_inst|process_1~1_combout ))

	.dataa(\i2c_master_inst|Selector20~0_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|state.slv_ack2~regout ),
	.datad(\i2c_master_inst|process_1~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector20~1 .lut_mask = 16'hAAFA;
defparam \i2c_master_inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N15
cycloneii_lcell_ff \i2c_master_inst|state.wr (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector20~1_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.wr~regout ));

// Location: LCCOMB_X12_Y12_N2
cycloneii_lcell_comb \i2c_master_inst|Selector0~1 (
// Equation(s):
// \i2c_master_inst|Selector0~1_combout  = (\i2c_master_inst|state.start~regout ) # ((\i2c_master_inst|state.wr~regout ) # ((!\i2c_master_inst|state.ready~regout  & \i2c_ena~regout )))

	.dataa(\i2c_master_inst|state.start~regout ),
	.datab(\i2c_master_inst|state.wr~regout ),
	.datac(\i2c_master_inst|state.ready~regout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector0~1 .lut_mask = 16'hEFEE;
defparam \i2c_master_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneii_lcell_comb \i2c_master_inst|Selector0~0 (
// Equation(s):
// \i2c_master_inst|Selector0~0_combout  = (!\i2c_master_inst|busy~regout  & ((\i2c_master_inst|state.command~regout ) # ((\i2c_master_inst|state.slv_ack1~regout ) # (\i2c_master_inst|Selector22~0_combout ))))

	.dataa(\i2c_master_inst|state.command~regout ),
	.datab(\i2c_master_inst|busy~regout ),
	.datac(\i2c_master_inst|state.slv_ack1~regout ),
	.datad(\i2c_master_inst|Selector22~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector0~0 .lut_mask = 16'h3332;
defparam \i2c_master_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneii_lcell_comb \i2c_master_inst|Selector0~2 (
// Equation(s):
// \i2c_master_inst|Selector0~2_combout  = (!\i2c_master_inst|state.rd~regout  & (!\i2c_master_inst|Selector0~1_combout  & !\i2c_master_inst|Selector0~0_combout ))

	.dataa(\i2c_master_inst|state.rd~regout ),
	.datab(vcc),
	.datac(\i2c_master_inst|Selector0~1_combout ),
	.datad(\i2c_master_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector0~2 .lut_mask = 16'h0005;
defparam \i2c_master_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N1
cycloneii_lcell_ff \i2c_master_inst|busy (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector0~2_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|busy~regout ));

// Location: LCCOMB_X14_Y12_N28
cycloneii_lcell_comb \busy_cnt~0 (
// Equation(s):
// \busy_cnt~0_combout  = (\Add0~4_combout  & ((!\Equal4~1_combout ) # (!\i2c_master_inst|busy~regout )))

	.dataa(\Add0~4_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|busy~regout ),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\busy_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \busy_cnt~0 .lut_mask = 16'h0AAA;
defparam \busy_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N29
cycloneii_lcell_ff \fsm:busy_cnt[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\busy_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_cnt[2]~regout ));

// Location: LCCOMB_X14_Y11_N26
cycloneii_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (\Equal0~6_combout  & (\Equal0~5_combout  & (\Equal0~7_combout  & !\Add0~62_combout )))

	.dataa(\Equal0~6_combout ),
	.datab(\Equal0~5_combout ),
	.datac(\Equal0~7_combout ),
	.datad(\Add0~62_combout ),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0080;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneii_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~9_combout  & (!\Add0~4_combout  & (\Equal0~4_combout  & \Equal0~8_combout )))

	.dataa(\Equal0~9_combout ),
	.datab(\Add0~4_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h2000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneii_lcell_comb \Equal0~11 (
// Equation(s):
// \Equal0~11_combout  = (\Equal0~5_combout  & (!\Add0~4_combout  & !\Add0~62_combout ))

	.dataa(vcc),
	.datab(\Equal0~5_combout ),
	.datac(\Add0~4_combout ),
	.datad(\Add0~62_combout ),
	.cin(gnd),
	.combout(\Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~11 .lut_mask = 16'h000C;
defparam \Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneii_lcell_comb \Equal0~12 (
// Equation(s):
// \Equal0~12_combout  = (\Equal0~6_combout  & (\Equal0~11_combout  & (\Equal0~7_combout  & \Equal0~4_combout )))

	.dataa(\Equal0~6_combout ),
	.datab(\Equal0~11_combout ),
	.datac(\Equal0~7_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~12 .lut_mask = 16'h8000;
defparam \Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\Equal0~12_combout  & ((\Add0~0_combout ) # ((\Add0~2_combout )))) # (!\Equal0~12_combout  & (((!\Equal4~1_combout ))))

	.dataa(\Add0~0_combout ),
	.datab(\Add0~2_combout ),
	.datac(\Equal0~12_combout ),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hE0EF;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneii_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Equal0~10_combout ) # ((\i2c_ena~regout  & \Selector0~0_combout ))

	.dataa(vcc),
	.datab(\Equal0~10_combout ),
	.datac(\i2c_ena~regout ),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hFCCC;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N29
cycloneii_lcell_ff i2c_ena(
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_ena~regout ));

// Location: LCCOMB_X12_Y12_N18
cycloneii_lcell_comb \i2c_master_inst|Selector22~0 (
// Equation(s):
// \i2c_master_inst|Selector22~0_combout  = (!\i2c_ena~regout  & ((\i2c_master_inst|state.mstr_ack~regout ) # (\i2c_master_inst|state.slv_ack2~regout )))

	.dataa(\i2c_master_inst|state.mstr_ack~regout ),
	.datab(\i2c_ena~regout ),
	.datac(\i2c_master_inst|state.slv_ack2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector22~0 .lut_mask = 16'h3232;
defparam \i2c_master_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N19
cycloneii_lcell_ff \i2c_master_inst|state.stop (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.stop~regout ));

// Location: LCCOMB_X10_Y12_N4
cycloneii_lcell_comb \i2c_master_inst|scl_ena~0 (
// Equation(s):
// \i2c_master_inst|scl_ena~0_combout  = (\i2c_master_inst|scl_ena~regout  & ((\i2c_master_inst|data_clk~regout ) # ((!\i2c_master_inst|state.stop~regout ) # (!\i2c_master_inst|data_clk_prev~regout ))))

	.dataa(\i2c_master_inst|data_clk~regout ),
	.datab(\i2c_master_inst|data_clk_prev~regout ),
	.datac(\i2c_master_inst|state.stop~regout ),
	.datad(\i2c_master_inst|scl_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|scl_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|scl_ena~0 .lut_mask = 16'hBF00;
defparam \i2c_master_inst|scl_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneii_lcell_comb \i2c_master_inst|scl_ena~1 (
// Equation(s):
// \i2c_master_inst|scl_ena~1_combout  = (\i2c_master_inst|scl_ena~0_combout ) # ((!\i2c_master_inst|data_clk~regout  & (\i2c_master_inst|data_clk_prev~regout  & \i2c_master_inst|state.start~regout )))

	.dataa(\i2c_master_inst|data_clk~regout ),
	.datab(\i2c_master_inst|scl_ena~0_combout ),
	.datac(\i2c_master_inst|data_clk_prev~regout ),
	.datad(\i2c_master_inst|state.start~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|scl_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|scl_ena~1 .lut_mask = 16'hDCCC;
defparam \i2c_master_inst|scl_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y12_N29
cycloneii_lcell_ff \i2c_master_inst|scl_ena (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|scl_ena~1_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|scl_ena~regout ));

// Location: LCCOMB_X10_Y12_N8
cycloneii_lcell_comb \i2c_master_inst|scl~1 (
// Equation(s):
// \i2c_master_inst|scl~1_combout  = (\i2c_master_inst|scl_clk~regout ) # (!\i2c_master_inst|scl_ena~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|scl_clk~regout ),
	.datad(\i2c_master_inst|scl_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|scl~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|scl~1 .lut_mask = 16'hF0FF;
defparam \i2c_master_inst|scl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N27
cycloneii_lcell_ff \i2c_master_inst|bit_cnt[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|bit_cnt [1]));

// Location: LCCOMB_X13_Y12_N26
cycloneii_lcell_comb \i2c_master_inst|Selector25~0 (
// Equation(s):
// \i2c_master_inst|Selector25~0_combout  = \i2c_master_inst|bit_cnt [1] $ (\i2c_master_inst|bit_cnt [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|bit_cnt [1]),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector25~0 .lut_mask = 16'h0FF0;
defparam \i2c_master_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneii_lcell_comb \i2c_master_inst|Selector23~11 (
// Equation(s):
// \i2c_master_inst|Selector23~11_combout  = (\i2c_master_inst|Selector23~10_combout ) # ((\i2c_master_inst|state.command~regout  & (\i2c_master_inst|Add1~0_combout  $ (\i2c_master_inst|Selector25~0_combout ))))

	.dataa(\i2c_master_inst|Selector23~10_combout ),
	.datab(\i2c_master_inst|Add1~0_combout ),
	.datac(\i2c_master_inst|state.command~regout ),
	.datad(\i2c_master_inst|Selector25~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~11 .lut_mask = 16'hBAEA;
defparam \i2c_master_inst|Selector23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneii_lcell_comb \i2c_master_inst|Selector23~12 (
// Equation(s):
// \i2c_master_inst|Selector23~12_combout  = (\i2c_master_inst|Selector23~9_combout  & ((\i2c_master_inst|state.wr~regout ) # ((\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|Selector23~11_combout )))) # (!\i2c_master_inst|Selector23~9_combout  & 
// (\i2c_master_inst|bit_cnt [0] & (\i2c_master_inst|Selector23~11_combout )))

	.dataa(\i2c_master_inst|Selector23~9_combout ),
	.datab(\i2c_master_inst|bit_cnt [0]),
	.datac(\i2c_master_inst|Selector23~11_combout ),
	.datad(\i2c_master_inst|state.wr~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~12 .lut_mask = 16'hEAC0;
defparam \i2c_master_inst|Selector23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneii_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = (i2c_data_wr[2] & ((\Equal1~1_combout ) # ((\Equal4~1_combout ) # (!\Equal0~12_combout ))))

	.dataa(i2c_data_wr[2]),
	.datab(\Equal1~1_combout ),
	.datac(\Equal0~12_combout ),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~3 .lut_mask = 16'hAA8A;
defparam \Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneii_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\Selector4~3_combout ) # ((!\Add0~0_combout  & (\Add0~2_combout  & \Equal0~12_combout )))

	.dataa(\Add0~0_combout ),
	.datab(\Add0~2_combout ),
	.datac(\Equal0~12_combout ),
	.datad(\Selector4~3_combout ),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hFF40;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N21
cycloneii_lcell_ff \i2c_data_wr[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(i2c_data_wr[2]));

// Location: LCFF_X13_Y12_N11
cycloneii_lcell_ff \i2c_master_inst|data_tx[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(i2c_data_wr[2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_tx [2]));

// Location: LCCOMB_X13_Y12_N30
cycloneii_lcell_comb \i2c_master_inst|Selector23~13 (
// Equation(s):
// \i2c_master_inst|Selector23~13_combout  = (\i2c_master_inst|data_tx [2] & ((\i2c_master_inst|bit_cnt [2] & (!\i2c_master_inst|bit_cnt [1])) # (!\i2c_master_inst|bit_cnt [2] & (\i2c_master_inst|bit_cnt [1] & \i2c_master_inst|bit_cnt [0]))))

	.dataa(\i2c_master_inst|bit_cnt [2]),
	.datab(\i2c_master_inst|data_tx [2]),
	.datac(\i2c_master_inst|bit_cnt [1]),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~13 .lut_mask = 16'h4808;
defparam \i2c_master_inst|Selector23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneii_lcell_comb \i2c_master_inst|Selector23~14 (
// Equation(s):
// \i2c_master_inst|Selector23~14_combout  = (\i2c_master_inst|Selector23~12_combout ) # ((\i2c_master_inst|state.slv_ack1~regout  & ((\i2c_master_inst|addr_rw [0]) # (\i2c_master_inst|Selector23~13_combout ))))

	.dataa(\i2c_master_inst|state.slv_ack1~regout ),
	.datab(\i2c_master_inst|Selector23~12_combout ),
	.datac(\i2c_master_inst|addr_rw [0]),
	.datad(\i2c_master_inst|Selector23~13_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~14 .lut_mask = 16'hEEEC;
defparam \i2c_master_inst|Selector23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneii_lcell_comb \i2c_master_inst|Selector23~3 (
// Equation(s):
// \i2c_master_inst|Selector23~3_combout  = (i2c_data_wr[2] & ((\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|bit_cnt [0] & !\i2c_master_inst|bit_cnt [2])) # (!\i2c_master_inst|bit_cnt [1] & ((\i2c_master_inst|bit_cnt [2])))))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|bit_cnt [0]),
	.datac(i2c_data_wr[2]),
	.datad(\i2c_master_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~3 .lut_mask = 16'h5080;
defparam \i2c_master_inst|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneii_lcell_comb \i2c_master_inst|Selector23~4 (
// Equation(s):
// \i2c_master_inst|Selector23~4_combout  = (!\i2c_master_inst|process_1~1_combout  & ((\i2c_master_inst|state.mstr_ack~regout ) # ((\i2c_master_inst|state.slv_ack2~regout  & \i2c_master_inst|Selector23~3_combout ))))

	.dataa(\i2c_master_inst|state.mstr_ack~regout ),
	.datab(\i2c_master_inst|process_1~1_combout ),
	.datac(\i2c_master_inst|state.slv_ack2~regout ),
	.datad(\i2c_master_inst|Selector23~3_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~4 .lut_mask = 16'h3222;
defparam \i2c_master_inst|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneii_lcell_comb \i2c_master_inst|Equal1~0 (
// Equation(s):
// \i2c_master_inst|Equal1~0_combout  = (\i2c_master_inst|bit_cnt [2] & (\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|bit_cnt [1]))

	.dataa(\i2c_master_inst|bit_cnt [2]),
	.datab(\i2c_master_inst|bit_cnt [0]),
	.datac(\i2c_master_inst|bit_cnt [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Equal1~0 .lut_mask = 16'h8080;
defparam \i2c_master_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneii_lcell_comb \i2c_master_inst|Selector23~0 (
// Equation(s):
// \i2c_master_inst|Selector23~0_combout  = (\i2c_master_inst|state.slv_ack2~regout  & ((\i2c_master_inst|addr_rw [0] $ (\i2c_rw~regout )) # (!\i2c_ena~regout )))

	.dataa(\i2c_master_inst|state.slv_ack2~regout ),
	.datab(\i2c_master_inst|addr_rw [0]),
	.datac(\i2c_ena~regout ),
	.datad(\i2c_rw~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~0 .lut_mask = 16'h2A8A;
defparam \i2c_master_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneii_lcell_comb \i2c_master_inst|Selector23~1 (
// Equation(s):
// \i2c_master_inst|Selector23~1_combout  = (\i2c_master_inst|state.stop~regout ) # (((\i2c_master_inst|state.mstr_ack~regout ) # (\i2c_master_inst|Selector23~0_combout )) # (!\i2c_master_inst|state.ready~regout ))

	.dataa(\i2c_master_inst|state.stop~regout ),
	.datab(\i2c_master_inst|state.ready~regout ),
	.datac(\i2c_master_inst|state.mstr_ack~regout ),
	.datad(\i2c_master_inst|Selector23~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~1 .lut_mask = 16'hFFFB;
defparam \i2c_master_inst|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneii_lcell_comb \i2c_master_inst|Selector23~2 (
// Equation(s):
// \i2c_master_inst|Selector23~2_combout  = (!\i2c_master_inst|sda_int~regout  & ((\i2c_master_inst|Selector23~1_combout ) # ((\i2c_master_inst|state.rd~regout  & !\i2c_master_inst|Equal1~0_combout ))))

	.dataa(\i2c_master_inst|state.rd~regout ),
	.datab(\i2c_master_inst|Equal1~0_combout ),
	.datac(\i2c_master_inst|Selector23~1_combout ),
	.datad(\i2c_master_inst|sda_int~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~2 .lut_mask = 16'h00F2;
defparam \i2c_master_inst|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneii_lcell_comb \i2c_master_inst|Selector23~15 (
// Equation(s):
// \i2c_master_inst|Selector23~15_combout  = (!\i2c_master_inst|Selector23~8_combout  & (!\i2c_master_inst|Selector23~14_combout  & (!\i2c_master_inst|Selector23~4_combout  & !\i2c_master_inst|Selector23~2_combout )))

	.dataa(\i2c_master_inst|Selector23~8_combout ),
	.datab(\i2c_master_inst|Selector23~14_combout ),
	.datac(\i2c_master_inst|Selector23~4_combout ),
	.datad(\i2c_master_inst|Selector23~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~15_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~15 .lut_mask = 16'h0001;
defparam \i2c_master_inst|Selector23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N13
cycloneii_lcell_ff \i2c_master_inst|sda_int (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector23~15_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|sda_int~regout ));

// Location: LCCOMB_X10_Y12_N20
cycloneii_lcell_comb \i2c_master_inst|Selector29~0 (
// Equation(s):
// \i2c_master_inst|Selector29~0_combout  = (\i2c_master_inst|state.start~regout  & (((\i2c_master_inst|data_clk_prev~regout )))) # (!\i2c_master_inst|state.start~regout  & ((\i2c_master_inst|state.stop~regout  & (!\i2c_master_inst|data_clk_prev~regout )) # 
// (!\i2c_master_inst|state.stop~regout  & ((!\i2c_master_inst|sda_int~regout )))))

	.dataa(\i2c_master_inst|state.stop~regout ),
	.datab(\i2c_master_inst|data_clk_prev~regout ),
	.datac(\i2c_master_inst|sda_int~regout ),
	.datad(\i2c_master_inst|state.start~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector29~0 .lut_mask = 16'hCC27;
defparam \i2c_master_inst|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \i2c_sda~I (
	.datain(\i2c_master_inst|Selector29~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i2c_sda));
// synopsys translate_off
defparam \i2c_sda~I .input_async_reset = "none";
defparam \i2c_sda~I .input_power_up = "low";
defparam \i2c_sda~I .input_register_mode = "none";
defparam \i2c_sda~I .input_sync_reset = "none";
defparam \i2c_sda~I .oe_async_reset = "none";
defparam \i2c_sda~I .oe_power_up = "low";
defparam \i2c_sda~I .oe_register_mode = "none";
defparam \i2c_sda~I .oe_sync_reset = "none";
defparam \i2c_sda~I .open_drain_output = "true";
defparam \i2c_sda~I .operation_mode = "bidir";
defparam \i2c_sda~I .output_async_reset = "none";
defparam \i2c_sda~I .output_power_up = "low";
defparam \i2c_sda~I .output_register_mode = "none";
defparam \i2c_sda~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ask_for_position~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ask_for_position));
// synopsys translate_off
defparam \ask_for_position~I .input_async_reset = "none";
defparam \ask_for_position~I .input_power_up = "low";
defparam \ask_for_position~I .input_register_mode = "none";
defparam \ask_for_position~I .input_sync_reset = "none";
defparam \ask_for_position~I .oe_async_reset = "none";
defparam \ask_for_position~I .oe_power_up = "low";
defparam \ask_for_position~I .oe_register_mode = "none";
defparam \ask_for_position~I .oe_sync_reset = "none";
defparam \ask_for_position~I .operation_mode = "input";
defparam \ask_for_position~I .output_async_reset = "none";
defparam \ask_for_position~I .output_power_up = "low";
defparam \ask_for_position~I .output_register_mode = "none";
defparam \ask_for_position~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[0]));
// synopsys translate_off
defparam \accel_data[0]~I .input_async_reset = "none";
defparam \accel_data[0]~I .input_power_up = "low";
defparam \accel_data[0]~I .input_register_mode = "none";
defparam \accel_data[0]~I .input_sync_reset = "none";
defparam \accel_data[0]~I .oe_async_reset = "none";
defparam \accel_data[0]~I .oe_power_up = "low";
defparam \accel_data[0]~I .oe_register_mode = "none";
defparam \accel_data[0]~I .oe_sync_reset = "none";
defparam \accel_data[0]~I .operation_mode = "output";
defparam \accel_data[0]~I .output_async_reset = "none";
defparam \accel_data[0]~I .output_power_up = "low";
defparam \accel_data[0]~I .output_register_mode = "none";
defparam \accel_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[1]));
// synopsys translate_off
defparam \accel_data[1]~I .input_async_reset = "none";
defparam \accel_data[1]~I .input_power_up = "low";
defparam \accel_data[1]~I .input_register_mode = "none";
defparam \accel_data[1]~I .input_sync_reset = "none";
defparam \accel_data[1]~I .oe_async_reset = "none";
defparam \accel_data[1]~I .oe_power_up = "low";
defparam \accel_data[1]~I .oe_register_mode = "none";
defparam \accel_data[1]~I .oe_sync_reset = "none";
defparam \accel_data[1]~I .operation_mode = "output";
defparam \accel_data[1]~I .output_async_reset = "none";
defparam \accel_data[1]~I .output_power_up = "low";
defparam \accel_data[1]~I .output_register_mode = "none";
defparam \accel_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[2]));
// synopsys translate_off
defparam \accel_data[2]~I .input_async_reset = "none";
defparam \accel_data[2]~I .input_power_up = "low";
defparam \accel_data[2]~I .input_register_mode = "none";
defparam \accel_data[2]~I .input_sync_reset = "none";
defparam \accel_data[2]~I .oe_async_reset = "none";
defparam \accel_data[2]~I .oe_power_up = "low";
defparam \accel_data[2]~I .oe_register_mode = "none";
defparam \accel_data[2]~I .oe_sync_reset = "none";
defparam \accel_data[2]~I .operation_mode = "output";
defparam \accel_data[2]~I .output_async_reset = "none";
defparam \accel_data[2]~I .output_power_up = "low";
defparam \accel_data[2]~I .output_register_mode = "none";
defparam \accel_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[3]));
// synopsys translate_off
defparam \accel_data[3]~I .input_async_reset = "none";
defparam \accel_data[3]~I .input_power_up = "low";
defparam \accel_data[3]~I .input_register_mode = "none";
defparam \accel_data[3]~I .input_sync_reset = "none";
defparam \accel_data[3]~I .oe_async_reset = "none";
defparam \accel_data[3]~I .oe_power_up = "low";
defparam \accel_data[3]~I .oe_register_mode = "none";
defparam \accel_data[3]~I .oe_sync_reset = "none";
defparam \accel_data[3]~I .operation_mode = "output";
defparam \accel_data[3]~I .output_async_reset = "none";
defparam \accel_data[3]~I .output_power_up = "low";
defparam \accel_data[3]~I .output_register_mode = "none";
defparam \accel_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[4]));
// synopsys translate_off
defparam \accel_data[4]~I .input_async_reset = "none";
defparam \accel_data[4]~I .input_power_up = "low";
defparam \accel_data[4]~I .input_register_mode = "none";
defparam \accel_data[4]~I .input_sync_reset = "none";
defparam \accel_data[4]~I .oe_async_reset = "none";
defparam \accel_data[4]~I .oe_power_up = "low";
defparam \accel_data[4]~I .oe_register_mode = "none";
defparam \accel_data[4]~I .oe_sync_reset = "none";
defparam \accel_data[4]~I .operation_mode = "output";
defparam \accel_data[4]~I .output_async_reset = "none";
defparam \accel_data[4]~I .output_power_up = "low";
defparam \accel_data[4]~I .output_register_mode = "none";
defparam \accel_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[5]));
// synopsys translate_off
defparam \accel_data[5]~I .input_async_reset = "none";
defparam \accel_data[5]~I .input_power_up = "low";
defparam \accel_data[5]~I .input_register_mode = "none";
defparam \accel_data[5]~I .input_sync_reset = "none";
defparam \accel_data[5]~I .oe_async_reset = "none";
defparam \accel_data[5]~I .oe_power_up = "low";
defparam \accel_data[5]~I .oe_register_mode = "none";
defparam \accel_data[5]~I .oe_sync_reset = "none";
defparam \accel_data[5]~I .operation_mode = "output";
defparam \accel_data[5]~I .output_async_reset = "none";
defparam \accel_data[5]~I .output_power_up = "low";
defparam \accel_data[5]~I .output_register_mode = "none";
defparam \accel_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[6]));
// synopsys translate_off
defparam \accel_data[6]~I .input_async_reset = "none";
defparam \accel_data[6]~I .input_power_up = "low";
defparam \accel_data[6]~I .input_register_mode = "none";
defparam \accel_data[6]~I .input_sync_reset = "none";
defparam \accel_data[6]~I .oe_async_reset = "none";
defparam \accel_data[6]~I .oe_power_up = "low";
defparam \accel_data[6]~I .oe_register_mode = "none";
defparam \accel_data[6]~I .oe_sync_reset = "none";
defparam \accel_data[6]~I .operation_mode = "output";
defparam \accel_data[6]~I .output_async_reset = "none";
defparam \accel_data[6]~I .output_power_up = "low";
defparam \accel_data[6]~I .output_register_mode = "none";
defparam \accel_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[7]));
// synopsys translate_off
defparam \accel_data[7]~I .input_async_reset = "none";
defparam \accel_data[7]~I .input_power_up = "low";
defparam \accel_data[7]~I .input_register_mode = "none";
defparam \accel_data[7]~I .input_sync_reset = "none";
defparam \accel_data[7]~I .oe_async_reset = "none";
defparam \accel_data[7]~I .oe_power_up = "low";
defparam \accel_data[7]~I .oe_register_mode = "none";
defparam \accel_data[7]~I .oe_sync_reset = "none";
defparam \accel_data[7]~I .operation_mode = "output";
defparam \accel_data[7]~I .output_async_reset = "none";
defparam \accel_data[7]~I .output_power_up = "low";
defparam \accel_data[7]~I .output_register_mode = "none";
defparam \accel_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[8]));
// synopsys translate_off
defparam \accel_data[8]~I .input_async_reset = "none";
defparam \accel_data[8]~I .input_power_up = "low";
defparam \accel_data[8]~I .input_register_mode = "none";
defparam \accel_data[8]~I .input_sync_reset = "none";
defparam \accel_data[8]~I .oe_async_reset = "none";
defparam \accel_data[8]~I .oe_power_up = "low";
defparam \accel_data[8]~I .oe_register_mode = "none";
defparam \accel_data[8]~I .oe_sync_reset = "none";
defparam \accel_data[8]~I .operation_mode = "output";
defparam \accel_data[8]~I .output_async_reset = "none";
defparam \accel_data[8]~I .output_power_up = "low";
defparam \accel_data[8]~I .output_register_mode = "none";
defparam \accel_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[9]));
// synopsys translate_off
defparam \accel_data[9]~I .input_async_reset = "none";
defparam \accel_data[9]~I .input_power_up = "low";
defparam \accel_data[9]~I .input_register_mode = "none";
defparam \accel_data[9]~I .input_sync_reset = "none";
defparam \accel_data[9]~I .oe_async_reset = "none";
defparam \accel_data[9]~I .oe_power_up = "low";
defparam \accel_data[9]~I .oe_register_mode = "none";
defparam \accel_data[9]~I .oe_sync_reset = "none";
defparam \accel_data[9]~I .operation_mode = "output";
defparam \accel_data[9]~I .output_async_reset = "none";
defparam \accel_data[9]~I .output_power_up = "low";
defparam \accel_data[9]~I .output_register_mode = "none";
defparam \accel_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[10]));
// synopsys translate_off
defparam \accel_data[10]~I .input_async_reset = "none";
defparam \accel_data[10]~I .input_power_up = "low";
defparam \accel_data[10]~I .input_register_mode = "none";
defparam \accel_data[10]~I .input_sync_reset = "none";
defparam \accel_data[10]~I .oe_async_reset = "none";
defparam \accel_data[10]~I .oe_power_up = "low";
defparam \accel_data[10]~I .oe_register_mode = "none";
defparam \accel_data[10]~I .oe_sync_reset = "none";
defparam \accel_data[10]~I .operation_mode = "output";
defparam \accel_data[10]~I .output_async_reset = "none";
defparam \accel_data[10]~I .output_power_up = "low";
defparam \accel_data[10]~I .output_register_mode = "none";
defparam \accel_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[11]));
// synopsys translate_off
defparam \accel_data[11]~I .input_async_reset = "none";
defparam \accel_data[11]~I .input_power_up = "low";
defparam \accel_data[11]~I .input_register_mode = "none";
defparam \accel_data[11]~I .input_sync_reset = "none";
defparam \accel_data[11]~I .oe_async_reset = "none";
defparam \accel_data[11]~I .oe_power_up = "low";
defparam \accel_data[11]~I .oe_register_mode = "none";
defparam \accel_data[11]~I .oe_sync_reset = "none";
defparam \accel_data[11]~I .operation_mode = "output";
defparam \accel_data[11]~I .output_async_reset = "none";
defparam \accel_data[11]~I .output_power_up = "low";
defparam \accel_data[11]~I .output_register_mode = "none";
defparam \accel_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[12]));
// synopsys translate_off
defparam \accel_data[12]~I .input_async_reset = "none";
defparam \accel_data[12]~I .input_power_up = "low";
defparam \accel_data[12]~I .input_register_mode = "none";
defparam \accel_data[12]~I .input_sync_reset = "none";
defparam \accel_data[12]~I .oe_async_reset = "none";
defparam \accel_data[12]~I .oe_power_up = "low";
defparam \accel_data[12]~I .oe_register_mode = "none";
defparam \accel_data[12]~I .oe_sync_reset = "none";
defparam \accel_data[12]~I .operation_mode = "output";
defparam \accel_data[12]~I .output_async_reset = "none";
defparam \accel_data[12]~I .output_power_up = "low";
defparam \accel_data[12]~I .output_register_mode = "none";
defparam \accel_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[13]));
// synopsys translate_off
defparam \accel_data[13]~I .input_async_reset = "none";
defparam \accel_data[13]~I .input_power_up = "low";
defparam \accel_data[13]~I .input_register_mode = "none";
defparam \accel_data[13]~I .input_sync_reset = "none";
defparam \accel_data[13]~I .oe_async_reset = "none";
defparam \accel_data[13]~I .oe_power_up = "low";
defparam \accel_data[13]~I .oe_register_mode = "none";
defparam \accel_data[13]~I .oe_sync_reset = "none";
defparam \accel_data[13]~I .operation_mode = "output";
defparam \accel_data[13]~I .output_async_reset = "none";
defparam \accel_data[13]~I .output_power_up = "low";
defparam \accel_data[13]~I .output_register_mode = "none";
defparam \accel_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[14]));
// synopsys translate_off
defparam \accel_data[14]~I .input_async_reset = "none";
defparam \accel_data[14]~I .input_power_up = "low";
defparam \accel_data[14]~I .input_register_mode = "none";
defparam \accel_data[14]~I .input_sync_reset = "none";
defparam \accel_data[14]~I .oe_async_reset = "none";
defparam \accel_data[14]~I .oe_power_up = "low";
defparam \accel_data[14]~I .oe_register_mode = "none";
defparam \accel_data[14]~I .oe_sync_reset = "none";
defparam \accel_data[14]~I .operation_mode = "output";
defparam \accel_data[14]~I .output_async_reset = "none";
defparam \accel_data[14]~I .output_power_up = "low";
defparam \accel_data[14]~I .output_register_mode = "none";
defparam \accel_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[15]));
// synopsys translate_off
defparam \accel_data[15]~I .input_async_reset = "none";
defparam \accel_data[15]~I .input_power_up = "low";
defparam \accel_data[15]~I .input_register_mode = "none";
defparam \accel_data[15]~I .input_sync_reset = "none";
defparam \accel_data[15]~I .oe_async_reset = "none";
defparam \accel_data[15]~I .oe_power_up = "low";
defparam \accel_data[15]~I .oe_register_mode = "none";
defparam \accel_data[15]~I .oe_sync_reset = "none";
defparam \accel_data[15]~I .operation_mode = "output";
defparam \accel_data[15]~I .output_async_reset = "none";
defparam \accel_data[15]~I .output_power_up = "low";
defparam \accel_data[15]~I .output_register_mode = "none";
defparam \accel_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
