
*** Running vivado
    with args -log game_of_life_v1_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source game_of_life_v1_0.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source game_of_life_v1_0.tcl -notrace
Command: open_checkpoint c:/project/gameoflife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.runs/impl_1/game_of_life_v1_0.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 219.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 500.809 ; gain = 280.945
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.433 . Memory (MB): peak = 511.453 ; gain = 10.645
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Project/GameOfLife/ip/game_of_life_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1100.340 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 10a454650

Time (s): cpu = 00:00:05 ; elapsed = 00:04:04 . Memory (MB): peak = 1100.340 ; gain = 85.156
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 83623f9c

Time (s): cpu = 00:00:06 ; elapsed = 00:04:05 . Memory (MB): peak = 1107.355 ; gain = 92.172
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 39 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 13b53f0b3

Time (s): cpu = 00:00:06 ; elapsed = 00:04:05 . Memory (MB): peak = 1107.355 ; gain = 92.172
INFO: [Opt 31-389] Phase Constant propagation created 137 cells and removed 198 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: b8eb8951

Time (s): cpu = 00:00:06 ; elapsed = 00:04:05 . Memory (MB): peak = 1107.355 ; gain = 92.172
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 68 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: b8eb8951

Time (s): cpu = 00:00:07 ; elapsed = 00:04:05 . Memory (MB): peak = 1107.355 ; gain = 92.172
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: b8eb8951

Time (s): cpu = 00:00:07 ; elapsed = 00:04:05 . Memory (MB): peak = 1107.355 ; gain = 92.172
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1107.355 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b8eb8951

Time (s): cpu = 00:00:07 ; elapsed = 00:04:05 . Memory (MB): peak = 1107.355 ; gain = 92.172

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 1475 After: 1508
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1847c3d44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1153.461 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1847c3d44

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1153.461 ; gain = 46.105
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:04:20 . Memory (MB): peak = 1153.461 ; gain = 652.652
INFO: [Common 17-1381] The checkpoint 'c:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.runs/impl_1/game_of_life_v1_0_opt.dcp' has been generated.
Command: report_drc -file game_of_life_v1_0_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.runs/impl_1/game_of_life_v1_0_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1153.461 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cb91f011

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1153.461 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1208b2d65

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 183ff3c10

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 183ff3c10

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1153.461 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 183ff3c10

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1dae49fbd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dae49fbd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ebda7017

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fe4f39c7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 164dfa58f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: fa685263

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 196415cdd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18a03fceb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18a03fceb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1153.461 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18a03fceb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 206e33328

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 206e33328

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1153.461 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.618. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 191f50c54

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1153.461 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 191f50c54

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 191f50c54

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 191f50c54

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1153.461 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 151414126

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1153.461 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 151414126

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1153.461 ; gain = 0.000
Ending Placer Task | Checksum: d25ccca7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1153.461 ; gain = 0.000
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1153.461 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.699 . Memory (MB): peak = 1153.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.runs/impl_1/game_of_life_v1_0_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1153.461 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1153.461 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1153.461 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cfa1c1e7 ConstDB: 0 ShapeSum: 2bb0ac0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13d215464

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1271.133 ; gain = 117.672

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13d215464

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1271.133 ; gain = 117.672

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13d215464

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1271.133 ; gain = 117.672

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13d215464

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1271.133 ; gain = 117.672
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1365d14d6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1271.133 ; gain = 117.672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.597 | TNS=0.000  | WHS=-0.205 | THS=-23.593|

Phase 2 Router Initialization | Checksum: 19e9396a1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1271.133 ; gain = 117.672

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14b46d0f7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1271.133 ; gain = 117.672

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 456
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.455 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 123f5115f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1271.133 ; gain = 117.672

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.455 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 218d64858

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1271.133 ; gain = 117.672
Phase 4 Rip-up And Reroute | Checksum: 218d64858

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1271.133 ; gain = 117.672

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 218d64858

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1271.133 ; gain = 117.672

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 218d64858

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1271.133 ; gain = 117.672
Phase 5 Delay and Skew Optimization | Checksum: 218d64858

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1271.133 ; gain = 117.672

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f9b6b5c8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1271.133 ; gain = 117.672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.570 | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20792dcfb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1271.133 ; gain = 117.672
Phase 6 Post Hold Fix | Checksum: 20792dcfb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1271.133 ; gain = 117.672

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.510718 %
  Global Horizontal Routing Utilization  = 0.615872 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20792dcfb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1271.133 ; gain = 117.672

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20792dcfb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1271.133 ; gain = 117.672

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1af6148ad

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1271.133 ; gain = 117.672

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.570 | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1af6148ad

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1271.133 ; gain = 117.672
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1271.133 ; gain = 117.672

Routing Is Done.
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1271.133 ; gain = 117.672
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.865 . Memory (MB): peak = 1271.133 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.runs/impl_1/game_of_life_v1_0_routed.dcp' has been generated.
Command: report_drc -file game_of_life_v1_0_drc_routed.rpt -pb game_of_life_v1_0_drc_routed.pb -rpx game_of_life_v1_0_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.runs/impl_1/game_of_life_v1_0_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file game_of_life_v1_0_methodology_drc_routed.rpt -rpx game_of_life_v1_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file c:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.runs/impl_1/game_of_life_v1_0_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file game_of_life_v1_0_power_routed.rpt -pb game_of_life_v1_0_power_summary_routed.pb -rpx game_of_life_v1_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
INFO: [Common 17-206] Exiting Vivado at Tue Apr 27 13:40:55 2021...
