---
MainSourceFile:  /home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp
        Offset:          283917
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp
        Offset:          284383
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp
        Offset:          284850
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp
        Offset:          568243
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_88_1:  '
    FileOffset:      88
    FilePath:        /home/aa/FPGA_space/Sobel/hand_code/src/sobel_opt.cpp
    Replacements:    
      - FilePath:        /home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp
        Offset:          1709842
        Length:          0
        ReplacementText: 'VITIS_LOOP_88_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_98_2:  '
    FileOffset:      98
    FilePath:        /home/aa/FPGA_space/Sobel/hand_code/src/sobel_opt.cpp
    Replacements:    
      - FilePath:        /home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp
        Offset:          1710050
        Length:          0
        ReplacementText: 'VITIS_LOOP_98_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_118_3:  '
    FileOffset:      118
    FilePath:        /home/aa/FPGA_space/Sobel/hand_code/src/sobel_opt.cpp
    Replacements:    
      - FilePath:        /home/aa/FPGA_space/Sobel/hand_code/build/sobel_opt/solution1/.autopilot/db/sobel_opt.pp.0.cpp
        Offset:          1710464
        Length:          0
        ReplacementText: 'VITIS_LOOP_118_3: '
...
