Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top_game.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_game.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_game"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : top_game
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\whackamole\addvga\digitdisp.v" into library work
Parsing module <digitdisp>.
Analyzing Verilog file "D:\whackamole\addvga\bin2BCD.v" into library work
Parsing module <bin2BCD>.
Analyzing Verilog file "D:\whackamole\addvga\addvga\ipcore_dir\pic.v" into library work
Parsing module <pic>.
Analyzing Verilog file "D:\whackamole\addvga\top_digital.v" into library work
Parsing module <top_digital>.
Analyzing Verilog file "D:\whackamole\addvga\randgen.v" into library work
Parsing module <LFSR>.
Analyzing Verilog file "D:\whackamole\addvga\LEDdisp.v" into library work
Parsing module <LEDdisp>.
Analyzing Verilog file "D:\whackamole\addvga\key4x4.v" into library work
Parsing module <key4x4>.
Analyzing Verilog file "D:\whackamole\addvga\addvga\vga_driver.v" into library work
Parsing module <vga_driver>.
Analyzing Verilog file "D:\whackamole\addvga\top_game.v" into library work
Parsing module <top_game>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_game>.

Elaborating module <LFSR>.

Elaborating module <key4x4>.

Elaborating module <LEDdisp>.

Elaborating module <top_digital>.

Elaborating module <bin2BCD>.
WARNING:HDLCompiler:413 - "D:\whackamole\addvga\bin2BCD.v" Line 14: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\whackamole\addvga\bin2BCD.v" Line 16: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\whackamole\addvga\bin2BCD.v" Line 18: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <digitdisp>.

Elaborating module <vga_driver>.

Elaborating module <pic>.
WARNING:HDLCompiler:1499 - "D:\whackamole\addvga\addvga\ipcore_dir\pic.v" Line 39: Empty module <pic> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_game>.
    Related source file is "D:\whackamole\addvga\top_game.v".
    Summary:
	no macro.
Unit <top_game> synthesized.

Synthesizing Unit <LFSR>.
    Related source file is "D:\whackamole\addvga\randgen.v".
    Found 6-bit register for signal <r_LFSR>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <LFSR> synthesized.

Synthesizing Unit <key4x4>.
    Related source file is "D:\whackamole\addvga\key4x4.v".
    Found 4-bit register for signal <key_out_x>.
    Found 20-bit register for signal <count>.
    Found 4-bit register for signal <key_h1_scan>.
    Found 4-bit register for signal <key_h2_scan>.
    Found 4-bit register for signal <key_h1_scan_r>.
    Found 4-bit register for signal <key_h2_scan_r>.
    Found 20-bit adder for signal <count[19]_GND_3_o_add_9_OUT> created at line 63.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <key4x4> synthesized.

Synthesizing Unit <LEDdisp>.
    Related source file is "D:\whackamole\addvga\LEDdisp.v".
        TWOS = 34'b0000000101111101011110000100000000
    Found 8-bit register for signal <displayL>.
    Found 34-bit register for signal <counter>.
    Found 6-bit register for signal <score>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <start>.
    Found finite state machine <FSM_0> for signal <displayL>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 197                                            |
    | Inputs             | 10                                             |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000                                       |
    | Power Up State     | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <score[5]_GND_5_o_add_42_OUT> created at line 89.
    Found 34-bit adder for signal <counter[33]_GND_5_o_add_50_OUT> created at line 97.
    Found 34-bit comparator greater for signal <counter[33]_GND_5_o_LessThan_9_o> created at line 35
    Found 8-bit comparator equal for signal <button[7]_displayL[7]_equal_40_o> created at line 88
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <LEDdisp> synthesized.

Synthesizing Unit <top_digital>.
    Related source file is "D:\whackamole\addvga\top_digital.v".
    Summary:
	no macro.
Unit <top_digital> synthesized.

Synthesizing Unit <bin2BCD>.
    Related source file is "D:\whackamole\addvga\bin2BCD.v".
    Found 12-bit register for signal <bcd>.
    Found 4-bit register for signal <hundreds>.
    Found 4-bit register for signal <tens>.
    Found 4-bit register for signal <ones>.
    Found 3-bit register for signal <counter>.
    Found 3-bit subtractor for signal <counter[2]_GND_7_o_sub_17_OUT> created at line 33.
    Found 4-bit adder for signal <hundreds[3]_GND_7_o_add_1_OUT> created at line 14.
    Found 4-bit adder for signal <tens[3]_GND_7_o_add_4_OUT> created at line 16.
    Found 4-bit adder for signal <ones[3]_GND_7_o_add_7_OUT> created at line 18.
    Found 1-bit 6-to-1 multiplexer for signal <counter[2]_X_6_o_Mux_9_o> created at line 25.
    Found 4-bit comparator lessequal for signal <n0001> created at line 13
    Found 4-bit comparator lessequal for signal <n0005> created at line 15
    Found 4-bit comparator lessequal for signal <n0009> created at line 17
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <bin2BCD> synthesized.

Synthesizing Unit <digitdisp>.
    Related source file is "D:\whackamole\addvga\digitdisp.v".
        ONEMS = 32'b00000000000000001100001101010000
    Found 32-bit register for signal <counter>.
    Found 6-bit register for signal <bitsig>.
    Found 8-bit register for signal <segsig>.
    Found 32-bit adder for signal <counter[31]_GND_8_o_add_8_OUT> created at line 109.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <digitdisp> synthesized.

Synthesizing Unit <vga_driver>.
    Related source file is "D:\whackamole\addvga\addvga\vga_driver.v".
        C_H_SYNC_PULSE = 96
        C_H_BACK_PORCH = 48
        C_H_ACTIVE_TIME = 640
        C_H_FRONT_PORCH = 16
        C_H_LINE_PERIOD = 800
        C_V_SYNC_PULSE = 2
        C_V_BACK_PORCH = 33
        C_V_ACTIVE_TIME = 480
        C_V_FRONT_PORCH = 10
        C_V_FRAME_PERIOD = 525
        C_IMAGE_WIDTH = 128
        C_IMAGE_HEIGHT = 128
        C_IMAGE_PIX_NUM = 16384
    Found 12-bit register for signal <R_h_cnt>.
    Found 12-bit register for signal <R_v_cnt>.
    Found 12-bit register for signal <x_offset>.
    Found 12-bit register for signal <y_offset>.
    Found 14-bit register for signal <R_rom_addr>.
    Found 1-bit register for signal <R_vs_reg1>.
    Found 1-bit register for signal <R_vs_reg2>.
    Found 1-bit register for signal <R_clk_25M>.
    Found 5-bit register for signal <vga_out_r>.
    Found 6-bit register for signal <vga_out_g>.
    Found 5-bit register for signal <vga_out_b>.
    Found 12-bit adder for signal <R_h_cnt[11]_GND_9_o_add_1_OUT> created at line 70.
    Found 12-bit adder for signal <R_v_cnt[11]_GND_9_o_add_7_OUT> created at line 86.
    Found 13-bit adder for signal <n0122> created at line 111.
    Found 13-bit adder for signal <n0125> created at line 112.
    Found 13-bit adder for signal <n0126> created at line 113.
    Found 13-bit adder for signal <n0129> created at line 114.
    Found 14-bit adder for signal <R_rom_addr[13]_GND_9_o_add_25_OUT> created at line 123.
    Found 12-bit comparator lessequal for signal <R_h_cnt[11]_GND_9_o_LessThan_5_o> created at line 73
    Found 12-bit comparator lessequal for signal <R_v_cnt[11]_GND_9_o_LessThan_12_o> created at line 91
    Found 12-bit comparator lessequal for signal <n0015> created at line 95
    Found 12-bit comparator lessequal for signal <n0017> created at line 96
    Found 12-bit comparator lessequal for signal <n0020> created at line 97
    Found 12-bit comparator lessequal for signal <n0023> created at line 98
    Found 13-bit comparator lessequal for signal <n0028> created at line 111
    Found 13-bit comparator lessequal for signal <n0031> created at line 112
    Found 13-bit comparator lessequal for signal <n0035> created at line 113
    Found 13-bit comparator lessequal for signal <n0039> created at line 114
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vga_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 12-bit adder                                          : 2
 13-bit adder                                          : 4
 14-bit adder                                          : 1
 20-bit adder                                          : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 34-bit adder                                          : 1
 4-bit adder                                           : 3
 6-bit adder                                           : 1
# Registers                                            : 30
 1-bit register                                        : 5
 12-bit register                                       : 5
 14-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 34-bit register                                       : 1
 4-bit register                                        : 6
 5-bit register                                        : 2
 6-bit register                                        : 4
 8-bit register                                        : 2
# Comparators                                          : 15
 12-bit comparator lessequal                           : 6
 13-bit comparator lessequal                           : 4
 34-bit comparator greater                             : 1
 4-bit comparator lessequal                            : 3
 8-bit comparator equal                                : 1
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 6-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 14
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/pic.ngc>.
Loading core <pic> for timing and area information for instance <U_pic>.
WARNING:Xst:1293 - FF/Latch <x_offset_2> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_offset_3> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_offset_4> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_offset_5> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_offset_6> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_offset_9> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_offset_11> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_1> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_2> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_3> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_4> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_5> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_6> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_9> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_10> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_11> has a constant value of 0 in block <vd>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <LEDdisp>.
The following registers are absorbed into accumulator <score>: 1 register on signal <score>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <LEDdisp> synthesized (advanced).

Synthesizing (advanced) Unit <vga_driver>.
The following registers are absorbed into counter <R_h_cnt>: 1 register on signal <R_h_cnt>.
The following registers are absorbed into counter <R_v_cnt>: 1 register on signal <R_v_cnt>.
The following registers are absorbed into counter <R_rom_addr>: 1 register on signal <R_rom_addr>.
Unit <vga_driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 13-bit adder                                          : 4
 20-bit adder                                          : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 3
# Counters                                             : 4
 12-bit up counter                                     : 2
 14-bit up counter                                     : 1
 34-bit up counter                                     : 1
# Accumulators                                         : 1
 6-bit up accumulator                                  : 1
# Registers                                            : 166
 Flip-Flops                                            : 166
# Comparators                                          : 15
 12-bit comparator lessequal                           : 6
 13-bit comparator lessequal                           : 4
 34-bit comparator greater                             : 1
 4-bit comparator lessequal                            : 3
 8-bit comparator equal                                : 1
# Multiplexers                                         : 30
 1-bit 6-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 14
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <x_offset_2> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_offset_3> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_offset_4> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_offset_5> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_offset_6> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_offset_9> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_offset_11> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_1> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_2> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_3> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_4> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_5> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_6> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_9> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_10> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_offset_11> has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ld/FSM_0> on signal <displayL[1:4]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 0000
 00000001 | 0001
 00000010 | 0010
 00000100 | 0011
 00001000 | 0100
 00010000 | 0101
 00100000 | 0110
 01000000 | 0111
 10000000 | 1000
----------------------
INFO:Xst:2261 - The FF/Latch <bitsig_0> in Unit <digitdisp> is equivalent to the following 2 FFs/Latches, which will be removed : <bitsig_1> <bitsig_2> 

Optimizing unit <top_game> ...

Optimizing unit <key4x4> ...

Optimizing unit <LFSR> ...

Optimizing unit <LEDdisp> ...

Optimizing unit <bin2BCD> ...

Optimizing unit <digitdisp> ...

Optimizing unit <vga_driver> ...
WARNING:Xst:1710 - FF/Latch <vd/R_h_cnt_11> (without init value) has a constant value of 0 in block <top_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vd/R_h_cnt_10> (without init value) has a constant value of 0 in block <top_game>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <vd/y_offset_8> in Unit <top_game> is equivalent to the following FF/Latch, which will be removed : <vd/y_offset_0> 
INFO:Xst:2261 - The FF/Latch <vd/x_offset_0> in Unit <top_game> is equivalent to the following FF/Latch, which will be removed : <vd/x_offset_7> 
INFO:Xst:2261 - The FF/Latch <vd/x_offset_1> in Unit <top_game> is equivalent to the following FF/Latch, which will be removed : <vd/x_offset_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_game, actual ratio is 11.
FlipFlop ld/counter_19 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top_game> :
	Found 2-bit shift register for signal <rn/r_LFSR_5>.
Unit <top_game> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 224
 Flip-Flops                                            : 224
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_game.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 852
#      GND                         : 2
#      INV                         : 13
#      LUT1                        : 117
#      LUT2                        : 71
#      LUT3                        : 47
#      LUT4                        : 78
#      LUT5                        : 50
#      LUT6                        : 199
#      MUXCY                       : 128
#      MUXF7                       : 23
#      VCC                         : 2
#      XORCY                       : 122
# FlipFlops/Latches                : 228
#      FD                          : 30
#      FD_1                        : 1
#      FDC                         : 93
#      FDCE                        : 72
#      FDE                         : 7
#      FDPE                        : 4
#      FDR                         : 1
#      FDRE                        : 12
#      FDSE                        : 8
# RAMS                             : 15
#      RAMB16BWER                  : 15
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 49
#      IBUF                        : 5
#      OBUF                        : 44

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             228  out of  11440     1%  
 Number of Slice LUTs:                  576  out of   5720    10%  
    Number used as Logic:               575  out of   5720    10%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    611
   Number with an unused Flip Flop:     383  out of    611    62%  
   Number with an unused LUT:            35  out of    611     5%  
   Number of fully used LUT-FF pairs:   193  out of    611    31%  
   Number of unique control sets:        20

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  50  out of    186    26%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               15  out of     32    46%  
    Number using Block RAM only:         15
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                             | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                             | 166   |
rst_n                              | IBUF+BUFG                                                                                                                         | 1     |
vd/R_clk_25M                       | BUFG                                                                                                                              | 77    |
vd/U_pic/N1                        | NONE(vd/U_pic/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 15    |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.946ns (Maximum Frequency: 125.849MHz)
   Minimum input arrival time before clock: 6.368ns
   Maximum output required time after clock: 6.683ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.946ns (frequency: 125.849MHz)
  Total number of paths / destination ports: 11139 / 202
-------------------------------------------------------------------------
Delay:               7.946ns (Levels of Logic = 6)
  Source:            ld/counter_9 (FF)
  Destination:       ld/displayL_FSM_FFd1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ld/counter_9 to ld/displayL_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.525   1.374  ld/counter_9 (ld/counter_9)
     LUT4:I0->O            2   0.254   0.954  ld/counter[33]_counter[33]_OR_106_o2221 (ld/counter[33]_counter[33]_OR_106_o222)
     LUT6:I3->O            1   0.235   0.910  ld/counter[33]_counter[33]_OR_106_o30 (ld/counter[33]_counter[33]_OR_106_o30)
     LUT4:I1->O            1   0.235   0.910  ld/counter[33]_counter[33]_OR_106_o31 (ld/counter[33]_counter[33]_OR_106_o31)
     LUT6:I3->O            1   0.235   0.910  ld/counter[33]_counter[33]_OR_106_o32 (ld/counter[33]_counter[33]_OR_106_o32)
     LUT6:I3->O            5   0.235   0.841  ld/counter[33]_counter[33]_OR_106_o45 (ld/counter[33]_counter[33]_OR_106_o)
     LUT6:I5->O            1   0.254   0.000  ld/displayL_FSM_FFd3-In1 (ld/displayL_FSM_FFd3-In)
     FDC:D                     0.074          ld/displayL_FSM_FFd3
    ----------------------------------------
    Total                      7.946ns (2.047ns logic, 5.899ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rst_n'
  Clock period: 3.371ns (frequency: 296.690MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.371ns (Levels of Logic = 1)
  Source:            ld/start (FF)
  Destination:       ld/start (FF)
  Source Clock:      rst_n falling
  Destination Clock: rst_n falling

  Data Path: ld/start to ld/start
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            52   0.525   1.836  ld/start (ld/start)
     INV:I->O              1   0.255   0.681  ld/start_INV_10_o1_INV_0 (ld/start_INV_10_o)
     FD_1:D                    0.074          ld/start
    ----------------------------------------
    Total                      3.371ns (0.854ns logic, 2.517ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vd/R_clk_25M'
  Clock period: 7.214ns (frequency: 138.619MHz)
  Total number of paths / destination ports: 5748 / 273
-------------------------------------------------------------------------
Delay:               7.214ns (Levels of Logic = 5)
  Source:            vd/R_v_cnt_11 (FF)
  Destination:       vd/vga_out_b_4 (FF)
  Source Clock:      vd/R_clk_25M rising
  Destination Clock: vd/R_clk_25M rising

  Data Path: vd/R_v_cnt_11 to vd/vga_out_b_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.525   1.032  vd/R_v_cnt_11 (vd/R_v_cnt_11)
     LUT3:I0->O           17   0.235   1.209  vd/vga_out_vs121 (vd/vga_out_vs12)
     LUT6:I5->O            1   0.254   0.790  vd/_n018010 (vd/_n018012)
     LUT6:I4->O           15   0.250   1.155  vd/_n01806_SW0 (N63)
     LUT6:I5->O           16   0.254   1.182  vd/Reset_OR_DriverANDClockEnable1_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy (vd/Reset_OR_DriverANDClockEnable)
     LUT4:I3->O            1   0.254   0.000  vd/vga_out_b_4_rstpot (vd/vga_out_b_4_rstpot)
     FD:D                      0.074          vd/vga_out_b_4
    ----------------------------------------
    Total                      7.214ns (1.846ns logic, 5.368ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 177 / 173
-------------------------------------------------------------------------
Offset:              6.136ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       kb/count_19 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to kb/count_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.328   1.703  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            177   0.255   2.391  kb/rst_n_inv1_INV_0 (kb/rst_n_inv)
     FDSE:S                    0.459          kb/key_h1_scan_0
    ----------------------------------------
    Total                      6.136ns (2.042ns logic, 4.094ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vd/R_clk_25M'
  Total number of paths / destination ports: 91 / 59
-------------------------------------------------------------------------
Offset:              6.368ns (Levels of Logic = 5)
  Source:            rst_n (PAD)
  Destination:       vd/vga_out_b_4 (FF)
  Destination Clock: vd/R_clk_25M rising

  Data Path: rst_n to vd/vga_out_b_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.328   1.704  rst_n_IBUF (rst_n_IBUF)
     LUT1:I0->O            1   0.254   0.000  vd/Reset_OR_DriverANDClockEnable1_cy_rt (vd/Reset_OR_DriverANDClockEnable1_cy_rt)
     MUXCY:S->O            1   0.427   0.910  vd/Reset_OR_DriverANDClockEnable1_cy (vd/GND_9_o_BUS_0004_LessThan_20_o_l1)
     LUT6:I3->O           16   0.235   1.182  vd/Reset_OR_DriverANDClockEnable1_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy (vd/Reset_OR_DriverANDClockEnable)
     LUT4:I3->O            1   0.254   0.000  vd/vga_out_b_4_rstpot (vd/vga_out_b_4_rstpot)
     FD:D                      0.074          vd/vga_out_b_4
    ----------------------------------------
    Total                      6.368ns (2.572ns logic, 3.796ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 40 / 26
-------------------------------------------------------------------------
Offset:              5.844ns (Levels of Logic = 2)
  Source:            ld/displayL_FSM_FFd2 (FF)
  Destination:       dispL<5> (PAD)
  Source Clock:      clk rising

  Data Path: ld/displayL_FSM_FFd2 to dispL<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.525   1.297  ld/displayL_FSM_FFd2 (ld/displayL_FSM_FFd2)
     LUT3:I0->O            6   0.235   0.875  ld/displayL_displayL[5]1 (dispL_5_OBUF)
     OBUF:I->O                 2.912          dispL_5_OBUF (dispL<5>)
    ----------------------------------------
    Total                      5.844ns (3.672ns logic, 2.172ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vd/R_clk_25M'
  Total number of paths / destination ports: 32 / 18
-------------------------------------------------------------------------
Offset:              6.683ns (Levels of Logic = 3)
  Source:            vd/R_v_cnt_6 (FF)
  Destination:       vga_out_vs (PAD)
  Source Clock:      vd/R_clk_25M rising

  Data Path: vd/R_v_cnt_6 to vga_out_vs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.525   1.331  vd/R_v_cnt_6 (vd/R_v_cnt_6)
     LUT6:I0->O            1   0.254   0.682  vd/vga_out_vs1_SW1 (N211)
     LUT6:I5->O            2   0.254   0.725  vd/vga_out_vs1 (vga_out_vs_OBUF)
     OBUF:I->O                 2.912          vga_out_vs_OBUF (vga_out_vs)
    ----------------------------------------
    Total                      6.683ns (3.945ns logic, 2.738ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.946|         |         |         |
rst_n          |         |    5.330|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rst_n          |         |         |    3.371|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vd/R_clk_25M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.582|         |         |         |
vd/R_clk_25M   |    7.214|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.85 secs
 
--> 

Total memory usage is 4520860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    5 (   0 filtered)

