--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X42Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.252ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.929 - 0.981)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X43Y104.A1     net (fanout=2)        0.590   system/rst/clkdiv/rst_b
    SLICE_X43Y104.A      Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X42Y108.SR     net (fanout=7)        0.722   system/rst/clkdiv/rst_b_inv
    SLICE_X42Y108.CLK    Trck                  0.295   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (1.940ns logic, 1.312ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_20 (SLICE_X42Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.133ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.928 - 0.981)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X43Y104.A1     net (fanout=2)        0.590   system/rst/clkdiv/rst_b
    SLICE_X43Y104.A      Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X42Y107.SR     net (fanout=7)        0.603   system/rst/clkdiv/rst_b_inv
    SLICE_X42Y107.CLK    Trck                  0.295   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (1.940ns logic, 1.193ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_21 (SLICE_X42Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.133ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.928 - 0.981)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X43Y104.A1     net (fanout=2)        0.590   system/rst/clkdiv/rst_b
    SLICE_X43Y104.A      Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X42Y107.SR     net (fanout=7)        0.603   system/rst/clkdiv/rst_b_inv
    SLICE_X42Y107.CLK    Trck                  0.295   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_21
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (1.940ns logic, 1.193ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X92Y101.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y101.AQ     Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X92Y101.A5     net (fanout=2)        0.073   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X92Y101.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X90Y110.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y110.DQ     Tcko                  0.115   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X90Y110.D4     net (fanout=2)        0.103   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X90Y110.CLK    Tah         (-Th)     0.077   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.038ns logic, 0.103ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_0 (SLICE_X57Y86.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_0 (FF)
  Destination:          system/rst/rst_fabric.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_0 to system/rst/rst_fabric.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y86.AQ      Tcko                  0.098   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer_0
    SLICE_X57Y86.A5      net (fanout=2)        0.066   system/rst/rst_fabric.timer<0>
    SLICE_X57Y86.CLK     Tah         (-Th)     0.017   system/rst/rst_fabric.timer<3>
                                                       system/rst/rst_fabric.timer<0>_rt
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<3>
                                                       system/rst/rst_fabric.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.232ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7 (SLICE_X96Y105.D1), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.953ns (Levels of Logic = 3)
  Clock Path Skew:      -0.244ns (0.890 - 1.134)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X93Y91.A2      net (fanout=1)        1.787   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<15>
    SLICE_X93Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob81
    SLICE_X97Y101.B1     net (fanout=4)        1.066   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<7>
    SLICE_X97Y101.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT81
    SLICE_X96Y105.D1     net (fanout=2)        0.863   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT8
    SLICE_X96Y105.CLK    Tas                   0.028   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT81
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7
    -------------------------------------------------  ---------------------------
    Total                                      5.953ns (2.237ns logic, 3.716ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.256ns (0.890 - 1.146)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y15.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    SLICE_X93Y91.A1      net (fanout=1)        1.653   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<7>
    SLICE_X93Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob81
    SLICE_X97Y101.B1     net (fanout=4)        1.066   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<7>
    SLICE_X97Y101.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT81
    SLICE_X96Y105.D1     net (fanout=2)        0.863   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT8
    SLICE_X96Y105.CLK    Tas                   0.028   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT81
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7
    -------------------------------------------------  ---------------------------
    Total                                      5.819ns (2.237ns logic, 3.582ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.045ns (Levels of Logic = 3)
  Clock Path Skew:      -0.176ns (0.719 - 0.895)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y16.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X93Y91.A6      net (fanout=1)        0.879   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<23>
    SLICE_X93Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob81
    SLICE_X97Y101.B1     net (fanout=4)        1.066   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<7>
    SLICE_X97Y101.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT81
    SLICE_X96Y105.D1     net (fanout=2)        0.863   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT8
    SLICE_X96Y105.CLK    Tas                   0.028   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT81
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_7
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (2.237ns logic, 2.808ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (SLICE_X96Y105.A4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.785ns (Levels of Logic = 3)
  Clock Path Skew:      -0.244ns (0.890 - 1.134)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO0  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X93Y91.B1      net (fanout=1)        1.794   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<12>
    SLICE_X93Y91.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X97Y105.B3     net (fanout=4)        1.337   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X97Y105.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT51
    SLICE_X96Y105.A4     net (fanout=2)        0.415   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT5
    SLICE_X96Y105.CLK    Tas                   0.030   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT51
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      5.785ns (2.239ns logic, 3.546ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.462ns (Levels of Logic = 3)
  Clock Path Skew:      -0.256ns (0.890 - 1.146)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y15.DOBDO0  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    SLICE_X93Y91.B4      net (fanout=1)        1.471   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<4>
    SLICE_X93Y91.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X97Y105.B3     net (fanout=4)        1.337   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X97Y105.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT51
    SLICE_X96Y105.A4     net (fanout=2)        0.415   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT5
    SLICE_X96Y105.CLK    Tas                   0.030   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT51
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      5.462ns (2.239ns logic, 3.223ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.102ns (Levels of Logic = 3)
  Clock Path Skew:      -0.176ns (0.719 - 0.895)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y16.DOBDO0  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X93Y91.B3      net (fanout=1)        1.111   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<20>
    SLICE_X93Y91.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X97Y105.B3     net (fanout=4)        1.337   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X97Y105.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT51
    SLICE_X96Y105.A4     net (fanout=2)        0.415   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT5
    SLICE_X96Y105.CLK    Tas                   0.030   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT51
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      5.102ns (2.239ns logic, 2.863ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_7 (SLICE_X97Y101.C2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.730ns (Levels of Logic = 3)
  Clock Path Skew:      -0.250ns (0.884 - 1.134)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X93Y91.A2      net (fanout=1)        1.787   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<15>
    SLICE_X93Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob81
    SLICE_X97Y101.B1     net (fanout=4)        1.066   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<7>
    SLICE_X97Y101.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT81
    SLICE_X97Y101.C2     net (fanout=2)        0.586   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT8
    SLICE_X97Y101.CLK    Tas                   0.082   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT82
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.730ns (2.291ns logic, 3.439ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.262ns (0.884 - 1.146)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y15.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    SLICE_X93Y91.A1      net (fanout=1)        1.653   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<7>
    SLICE_X93Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob81
    SLICE_X97Y101.B1     net (fanout=4)        1.066   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<7>
    SLICE_X97Y101.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT81
    SLICE_X97Y101.C2     net (fanout=2)        0.586   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT8
    SLICE_X97Y101.CLK    Tas                   0.082   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT82
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.596ns (2.291ns logic, 3.305ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.822ns (Levels of Logic = 3)
  Clock Path Skew:      -0.182ns (0.713 - 0.895)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y16.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X93Y91.A6      net (fanout=1)        0.879   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<23>
    SLICE_X93Y91.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob81
    SLICE_X97Y101.B1     net (fanout=4)        1.066   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<7>
    SLICE_X97Y101.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT81
    SLICE_X97Y101.C2     net (fanout=2)        0.586   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT8
    SLICE_X97Y101.CLK    Tas                   0.082   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT82
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_7
    -------------------------------------------------  ---------------------------
    Total                                      4.822ns (2.291ns logic, 2.531ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_34 (SLICE_X82Y120.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_26 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.496 - 0.390)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_26 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y119.DQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<26>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_26
    SLICE_X82Y120.CX     net (fanout=2)        0.104   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<26>
    SLICE_X82Y120.CLK    Tckdi       (-Th)     0.089   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_34
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.009ns logic, 0.104ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41 (RAMB36_X3Y21.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (0.428 - 0.290)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y107.AQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_0
    RAMB36_X3Y21.DIADI0     net (fanout=5)        0.244   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<0>
    RAMB36_X3Y21.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
    ----------------------------------------------------  ---------------------------
    Total                                         0.161ns (-0.083ns logic, 0.244ns route)
                                                          (-51.6% logic, 151.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_58 (SLICE_X85Y121.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_50 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.496 - 0.393)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_50 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y119.AQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<54>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_50
    SLICE_X85Y121.D5     net (fanout=2)        0.121   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<50>
    SLICE_X85Y121.CLK    Tah         (-Th)     0.083   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<49>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<50>_rt
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_58
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.015ns logic, 0.121ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13568 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.257ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36 (SLICE_X92Y76.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.163ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.724 - 0.783)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y69.AQ      Tcko                  0.337   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X91Y56.B1      net (fanout=2)        1.264   system/mac_rx_last<0>
    SLICE_X91Y56.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/send_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X89Y67.A6      net (fanout=41)       1.040   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X89Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X91Y67.A1      net (fanout=1)        0.831   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X91Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X91Y67.B4      net (fanout=9)        0.786   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X91Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X92Y76.SR      net (fanout=17)       1.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X92Y76.CLK     Tsrck                 0.455   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36
    -------------------------------------------------  ---------------------------
    Total                                      6.163ns (1.064ns logic, 5.099ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.627ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.943 - 0.971)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y91.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_sync_block/data_sync1
                                                       system/rst/rst_125_0
    SLICE_X89Y67.A4      net (fanout=516)      1.836   system/rst_macclk<0>
    SLICE_X89Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X91Y67.A1      net (fanout=1)        0.831   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X91Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X91Y67.B4      net (fanout=9)        0.786   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X91Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X92Y76.SR      net (fanout=17)       1.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X92Y76.CLK     Tsrck                 0.455   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36
    -------------------------------------------------  ---------------------------
    Total                                      5.627ns (0.996ns logic, 4.631ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.561ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.724 - 0.763)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y61.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X91Y56.B5      net (fanout=1)        0.618   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X91Y56.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/send_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X89Y67.A6      net (fanout=41)       1.040   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X89Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X91Y67.A1      net (fanout=1)        0.831   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X91Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X91Y67.B4      net (fanout=9)        0.786   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X91Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X92Y76.SR      net (fanout=17)       1.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X92Y76.CLK     Tsrck                 0.455   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_36
    -------------------------------------------------  ---------------------------
    Total                                      5.561ns (1.108ns logic, 4.453ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38 (SLICE_X92Y76.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.163ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.724 - 0.783)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y69.AQ      Tcko                  0.337   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X91Y56.B1      net (fanout=2)        1.264   system/mac_rx_last<0>
    SLICE_X91Y56.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/send_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X89Y67.A6      net (fanout=41)       1.040   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X89Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X91Y67.A1      net (fanout=1)        0.831   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X91Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X91Y67.B4      net (fanout=9)        0.786   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X91Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X92Y76.SR      net (fanout=17)       1.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X92Y76.CLK     Tsrck                 0.455   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38
    -------------------------------------------------  ---------------------------
    Total                                      6.163ns (1.064ns logic, 5.099ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.627ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.943 - 0.971)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y91.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_sync_block/data_sync1
                                                       system/rst/rst_125_0
    SLICE_X89Y67.A4      net (fanout=516)      1.836   system/rst_macclk<0>
    SLICE_X89Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X91Y67.A1      net (fanout=1)        0.831   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X91Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X91Y67.B4      net (fanout=9)        0.786   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X91Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X92Y76.SR      net (fanout=17)       1.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X92Y76.CLK     Tsrck                 0.455   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38
    -------------------------------------------------  ---------------------------
    Total                                      5.627ns (0.996ns logic, 4.631ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.561ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.724 - 0.763)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y61.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X91Y56.B5      net (fanout=1)        0.618   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X91Y56.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/send_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X89Y67.A6      net (fanout=41)       1.040   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X89Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X91Y67.A1      net (fanout=1)        0.831   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X91Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X91Y67.B4      net (fanout=9)        0.786   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X91Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X92Y76.SR      net (fanout=17)       1.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X92Y76.CLK     Tsrck                 0.455   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_38
    -------------------------------------------------  ---------------------------
    Total                                      5.561ns (1.108ns logic, 4.453ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39 (SLICE_X92Y76.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.163ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.724 - 0.783)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y69.AQ      Tcko                  0.337   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X91Y56.B1      net (fanout=2)        1.264   system/mac_rx_last<0>
    SLICE_X91Y56.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/send_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X89Y67.A6      net (fanout=41)       1.040   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X89Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X91Y67.A1      net (fanout=1)        0.831   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X91Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X91Y67.B4      net (fanout=9)        0.786   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X91Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X92Y76.SR      net (fanout=17)       1.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X92Y76.CLK     Tsrck                 0.455   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39
    -------------------------------------------------  ---------------------------
    Total                                      6.163ns (1.064ns logic, 5.099ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.627ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.943 - 0.971)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y91.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_sync_block/data_sync1
                                                       system/rst/rst_125_0
    SLICE_X89Y67.A4      net (fanout=516)      1.836   system/rst_macclk<0>
    SLICE_X89Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X91Y67.A1      net (fanout=1)        0.831   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X91Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X91Y67.B4      net (fanout=9)        0.786   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X91Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X92Y76.SR      net (fanout=17)       1.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X92Y76.CLK     Tsrck                 0.455   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39
    -------------------------------------------------  ---------------------------
    Total                                      5.627ns (0.996ns logic, 4.631ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.561ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.724 - 0.763)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y61.CQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X91Y56.B5      net (fanout=1)        0.618   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X91Y56.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/send_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X89Y67.A6      net (fanout=41)       1.040   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X89Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X91Y67.A1      net (fanout=1)        0.831   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X91Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X91Y67.B4      net (fanout=9)        0.786   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X91Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X92Y76.SR      net (fanout=17)       1.178   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X92Y76.CLK     Tsrck                 0.455   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<40>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_39
    -------------------------------------------------  ---------------------------
    Total                                      5.561ns (1.108ns logic, 4.453ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.CLIENTEMACTXD2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.049ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.978 - 0.946)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_2 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X95Y76.CQ                    Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data<3>
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_2
    TEMAC_X0Y0.CLIENTEMACTXD2          net (fanout=2)        0.767   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data<2>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacckd_TXD (-Th)     0.988   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.049ns (-0.718ns logic, 0.767ns route)
                                                                     (-1465.3% logic, 1565.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.068ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X94Y88.AQ             Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.292   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.068ns (-0.224ns logic, 0.292ns route)
                                                              (-329.4% logic, 429.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXDATA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.427ns (1.151 - 0.724)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y89.AMUX    Tshcko                0.338   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4
    GTXE1_X0Y9.TXDATA4   net (fanout=1)        0.985   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<4>
    GTXE1_X0Y9.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (-0.527ns logic, 0.985ns route)
                                                       (-115.1% logic, 215.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (1.603 - 1.495)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y93.DMUX    Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X40Y59.A2      net (fanout=23)       1.836   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X40Y59.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.543   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (0.808ns logic, 3.379ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (1.603 - 1.495)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y93.DQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X40Y59.A5      net (fanout=22)       1.478   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X40Y59.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.543   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (0.723ns logic, 3.021ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (1.603 - 1.495)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y93.DMUX    Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.015   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (0.456ns logic, 3.015ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X40Y59.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (1.516 - 1.495)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y93.DMUX    Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X40Y59.A2      net (fanout=23)       1.836   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X40Y59.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X40Y59.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X40Y59.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (0.774ns logic, 2.091ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (1.516 - 1.495)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y93.DQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X40Y59.A5      net (fanout=22)       1.478   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X40Y59.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X40Y59.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X40Y59.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (0.689ns logic, 1.733ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X43Y90.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X43Y90.C5      net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_2
    SLICE_X43Y90.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X43Y92.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y92.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X43Y92.C5      net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_10
    SLICE_X43Y92.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X43Y93.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y93.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X43Y93.C5      net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_14
    SLICE_X43Y93.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx3_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx3_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y3.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx3_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx3_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y3.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx3_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx3_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y3.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx3_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx3_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y3.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1745 paths analyzed, 618 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.822ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0 (SLICE_X99Y13.B3), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.353ns (Levels of Logic = 5)
  Clock Path Skew:      -0.434ns (0.866 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA6   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X101Y14.A2     net (fanout=4)        1.265   usr/rx_data<22>
    SLICE_X101Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D1     net (fanout=1)        0.585   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A1     net (fanout=2)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X99Y14.B5      net (fanout=1)        0.428   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X99Y14.B       Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X99Y13.B3      net (fanout=2)        0.589   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X99Y13.CLK     Tas                   0.070   usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0_rstpot1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (0.883ns logic, 3.470ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.336ns (Levels of Logic = 5)
  Clock Path Skew:      -0.434ns (0.866 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA2   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X101Y14.A1     net (fanout=4)        1.248   usr/rx_data<18>
    SLICE_X101Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D1     net (fanout=1)        0.585   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A1     net (fanout=2)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X99Y14.B5      net (fanout=1)        0.428   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X99Y14.B       Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X99Y13.B3      net (fanout=2)        0.589   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X99Y13.CLK     Tas                   0.070   usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0_rstpot1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (0.883ns logic, 3.453ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.262ns (Levels of Logic = 5)
  Clock Path Skew:      -0.434ns (0.866 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA4   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X101Y14.A4     net (fanout=4)        1.174   usr/rx_data<20>
    SLICE_X101Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D1     net (fanout=1)        0.585   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A1     net (fanout=2)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X99Y14.B5      net (fanout=1)        0.428   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X99Y14.B       Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X99Y13.B3      net (fanout=2)        0.589   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X99Y13.CLK     Tas                   0.070   usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core<0>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0_rstpot1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_0
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (0.883ns logic, 3.379ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1 (SLICE_X99Y14.A6), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.882ns (Levels of Logic = 5)
  Clock Path Skew:      -0.435ns (0.865 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA6   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X101Y14.A2     net (fanout=4)        1.265   usr/rx_data<22>
    SLICE_X101Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D1     net (fanout=1)        0.585   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A1     net (fanout=2)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X99Y14.B5      net (fanout=1)        0.428   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X99Y14.B       Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X99Y14.A6      net (fanout=2)        0.115   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X99Y14.CLK     Tas                   0.073   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1_rstpot
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1
    -------------------------------------------------  ---------------------------
    Total                                      3.882ns (0.886ns logic, 2.996ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.865ns (Levels of Logic = 5)
  Clock Path Skew:      -0.435ns (0.865 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA2   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X101Y14.A1     net (fanout=4)        1.248   usr/rx_data<18>
    SLICE_X101Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D1     net (fanout=1)        0.585   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A1     net (fanout=2)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X99Y14.B5      net (fanout=1)        0.428   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X99Y14.B       Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X99Y14.A6      net (fanout=2)        0.115   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X99Y14.CLK     Tas                   0.073   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1_rstpot
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (0.886ns logic, 2.979ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.791ns (Levels of Logic = 5)
  Clock Path Skew:      -0.435ns (0.865 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA4   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X101Y14.A4     net (fanout=4)        1.174   usr/rx_data<20>
    SLICE_X101Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D1     net (fanout=1)        0.585   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A1     net (fanout=2)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X99Y14.B5      net (fanout=1)        0.428   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X99Y14.B       Tilo                  0.068   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
    SLICE_X99Y14.A6      net (fanout=2)        0.115   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2-In
    SLICE_X99Y14.CLK     Tas                   0.073   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1_rstpot
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/selected_core_1
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.886ns logic, 2.905ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (SLICE_X99Y14.B5), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.696ns (Levels of Logic = 4)
  Clock Path Skew:      -0.435ns (0.865 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA6   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X101Y14.A2     net (fanout=4)        1.265   usr/rx_data<22>
    SLICE_X101Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D1     net (fanout=1)        0.585   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A1     net (fanout=2)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X99Y14.B5      net (fanout=1)        0.428   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X99Y14.CLK     Tas                   0.070   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.696ns (0.815ns logic, 2.881ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.679ns (Levels of Logic = 4)
  Clock Path Skew:      -0.435ns (0.865 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA2   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X101Y14.A1     net (fanout=4)        1.248   usr/rx_data<18>
    SLICE_X101Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D1     net (fanout=1)        0.585   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A1     net (fanout=2)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X99Y14.B5      net (fanout=1)        0.428   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X99Y14.CLK     Tas                   0.070   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.679ns (0.815ns logic, 2.864ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.605ns (Levels of Logic = 4)
  Clock Path Skew:      -0.435ns (0.865 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA4   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X101Y14.A4     net (fanout=4)        1.174   usr/rx_data<20>
    SLICE_X101Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D1     net (fanout=1)        0.585   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X100Y14.D      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A1     net (fanout=2)        0.603   usr/link_tracking_1_inst/gtx_rx_mux_inst/GND_554_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X100Y14.A      Tilo                  0.068   usr/link_tracking_1_inst/vfat2_rx_data<7>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2_SW0
    SLICE_X99Y14.B5      net (fanout=1)        0.428   usr/link_tracking_1_inst/gtx_rx_mux_inst/N01
    SLICE_X99Y14.CLK     Tas                   0.070   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0255_inv2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (0.815ns logic, 2.790ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (GTXE1_X0Y1.TXDATA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_tx_mux_inst/tx_data_o_4 (FF)
  Destination:          usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 0)
  Clock Path Skew:      0.435ns (1.295 - 0.860)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_tx_mux_inst/tx_data_o_4 to usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y16.AQ      Tcko                  0.307   usr/tx_data<23>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/tx_data_o_4
    GTXE1_X0Y1.TXDATA4   net (fanout=1)        1.066   usr/tx_data<20>
    GTXE1_X0Y1.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (-0.558ns logic, 1.066ns route)
                                                       (-109.8% logic, 209.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_tx_mux_inst/tx_data_o_3 (SLICE_X98Y16.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_tx_mux_inst/data_19 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_tx_mux_inst/tx_data_o_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_tx_mux_inst/data_19 to usr/link_tracking_1_inst/gtx_tx_mux_inst/tx_data_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y16.BQ      Tcko                  0.098   usr/link_tracking_1_inst/gtx_tx_mux_inst/data<22>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/data_19
    SLICE_X98Y16.D6      net (fanout=1)        0.045   usr/link_tracking_1_inst/gtx_tx_mux_inst/data<19>
    SLICE_X98Y16.CLK     Tah         (-Th)     0.057   usr/tx_data<19>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Mmux_GND_555_o_GND_555_o_mux_41_OUT121
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/tx_data_o_3
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.041ns logic, 0.045ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_tx_mux_inst/tx_data_o_6 (SLICE_X96Y16.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_tx_mux_inst/data_22 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_tx_mux_inst/tx_data_o_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.422 - 0.392)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_tx_mux_inst/data_22 to usr/link_tracking_1_inst/gtx_tx_mux_inst/tx_data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y16.DQ      Tcko                  0.098   usr/link_tracking_1_inst/gtx_tx_mux_inst/data<22>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/data_22
    SLICE_X96Y16.C6      net (fanout=1)        0.091   usr/link_tracking_1_inst/gtx_tx_mux_inst/data<22>
    SLICE_X96Y16.CLK     Tah         (-Th)     0.076   usr/tx_data<23>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Mmux_GND_555_o_GND_555_o_mux_41_OUT151
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/tx_data_o_6
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.022ns logic, 0.091ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx3_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx3_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y3.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx3_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx3_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y3.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X60Y67.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y22.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X54Y37.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.261ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_15 (SLICE_X42Y85.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_15 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.790ns (Levels of Logic = 11)
  Clock Path Skew:      -0.266ns (2.969 - 3.235)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 to system/sram2_if/sramInterface/DATA_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.CQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_10
    SLICE_X94Y17.A1      net (fanout=2)        3.182   system/ipb_from_masters[2]_ipb_addr<10>
    SLICE_X94Y17.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X71Y43.D6      net (fanout=8)        1.857   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X71Y43.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X71Y43.C3      net (fanout=2)        0.460   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X71Y43.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X70Y46.D6      net (fanout=7)        0.379   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.B2      net (fanout=39)       0.747   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.BMUX    Tilo                  0.205   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<19>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X66Y49.B2      net (fanout=1)        0.805   system/ipb_fabric/N36
    SLICE_X66Y49.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C4      net (fanout=33)       0.538   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X52Y78.B2      net (fanout=4)        2.245   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X52Y78.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y78.A5      net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y78.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y77.A4      net (fanout=7)        0.427   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y77.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y85.SR      net (fanout=15)       1.380   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<16>
                                                       system/sram2_if/sramInterface/DATA_O_15
    -------------------------------------------------  ---------------------------
    Total                                     14.790ns (1.908ns logic, 12.882ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_15 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.660ns (Levels of Logic = 9)
  Clock Path Skew:      -0.287ns (2.969 - 3.256)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y52.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X88Y18.B2      net (fanout=68)       2.514   system/ipb_arb/src<1>
    SLICE_X88Y18.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y46.D4      net (fanout=319)      3.414   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.B2      net (fanout=39)       0.747   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.BMUX    Tilo                  0.205   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<19>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X66Y49.B2      net (fanout=1)        0.805   system/ipb_fabric/N36
    SLICE_X66Y49.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C4      net (fanout=33)       0.538   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X52Y78.B2      net (fanout=4)        2.245   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X52Y78.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y78.A5      net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y78.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y77.A4      net (fanout=7)        0.427   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y77.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y85.SR      net (fanout=15)       1.380   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<16>
                                                       system/sram2_if/sramInterface/DATA_O_15
    -------------------------------------------------  ---------------------------
    Total                                     14.660ns (1.728ns logic, 12.932ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_15 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.584ns (Levels of Logic = 9)
  Clock Path Skew:      -0.270ns (2.969 - 3.239)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/DATA_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y57.AQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X88Y18.B1      net (fanout=35)       2.394   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X88Y18.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y46.D4      net (fanout=319)      3.414   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.B2      net (fanout=39)       0.747   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.BMUX    Tilo                  0.205   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<19>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X66Y49.B2      net (fanout=1)        0.805   system/ipb_fabric/N36
    SLICE_X66Y49.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C4      net (fanout=33)       0.538   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X52Y78.B2      net (fanout=4)        2.245   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X52Y78.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y78.A5      net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y78.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y77.A4      net (fanout=7)        0.427   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y77.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y85.SR      net (fanout=15)       1.380   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<16>
                                                       system/sram2_if/sramInterface/DATA_O_15
    -------------------------------------------------  ---------------------------
    Total                                     14.584ns (1.772ns logic, 12.812ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_17 (SLICE_X42Y85.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_17 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.790ns (Levels of Logic = 11)
  Clock Path Skew:      -0.266ns (2.969 - 3.235)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 to system/sram2_if/sramInterface/DATA_O_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.CQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_10
    SLICE_X94Y17.A1      net (fanout=2)        3.182   system/ipb_from_masters[2]_ipb_addr<10>
    SLICE_X94Y17.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X71Y43.D6      net (fanout=8)        1.857   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X71Y43.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X71Y43.C3      net (fanout=2)        0.460   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X71Y43.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X70Y46.D6      net (fanout=7)        0.379   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.B2      net (fanout=39)       0.747   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.BMUX    Tilo                  0.205   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<19>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X66Y49.B2      net (fanout=1)        0.805   system/ipb_fabric/N36
    SLICE_X66Y49.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C4      net (fanout=33)       0.538   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X52Y78.B2      net (fanout=4)        2.245   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X52Y78.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y78.A5      net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y78.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y77.A4      net (fanout=7)        0.427   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y77.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y85.SR      net (fanout=15)       1.380   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<16>
                                                       system/sram2_if/sramInterface/DATA_O_17
    -------------------------------------------------  ---------------------------
    Total                                     14.790ns (1.908ns logic, 12.882ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_17 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.660ns (Levels of Logic = 9)
  Clock Path Skew:      -0.287ns (2.969 - 3.256)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y52.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X88Y18.B2      net (fanout=68)       2.514   system/ipb_arb/src<1>
    SLICE_X88Y18.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y46.D4      net (fanout=319)      3.414   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.B2      net (fanout=39)       0.747   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.BMUX    Tilo                  0.205   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<19>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X66Y49.B2      net (fanout=1)        0.805   system/ipb_fabric/N36
    SLICE_X66Y49.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C4      net (fanout=33)       0.538   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X52Y78.B2      net (fanout=4)        2.245   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X52Y78.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y78.A5      net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y78.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y77.A4      net (fanout=7)        0.427   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y77.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y85.SR      net (fanout=15)       1.380   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<16>
                                                       system/sram2_if/sramInterface/DATA_O_17
    -------------------------------------------------  ---------------------------
    Total                                     14.660ns (1.728ns logic, 12.932ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_17 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.584ns (Levels of Logic = 9)
  Clock Path Skew:      -0.270ns (2.969 - 3.239)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/DATA_O_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y57.AQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X88Y18.B1      net (fanout=35)       2.394   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X88Y18.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y46.D4      net (fanout=319)      3.414   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.B2      net (fanout=39)       0.747   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.BMUX    Tilo                  0.205   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<19>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X66Y49.B2      net (fanout=1)        0.805   system/ipb_fabric/N36
    SLICE_X66Y49.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C4      net (fanout=33)       0.538   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X52Y78.B2      net (fanout=4)        2.245   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X52Y78.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y78.A5      net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y78.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y77.A4      net (fanout=7)        0.427   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y77.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y85.SR      net (fanout=15)       1.380   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<16>
                                                       system/sram2_if/sramInterface/DATA_O_17
    -------------------------------------------------  ---------------------------
    Total                                     14.584ns (1.772ns logic, 12.812ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_16 (SLICE_X42Y85.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_16 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.790ns (Levels of Logic = 11)
  Clock Path Skew:      -0.266ns (2.969 - 3.235)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 to system/sram2_if/sramInterface/DATA_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.CQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_10
    SLICE_X94Y17.A1      net (fanout=2)        3.182   system/ipb_from_masters[2]_ipb_addr<10>
    SLICE_X94Y17.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X71Y43.D6      net (fanout=8)        1.857   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X71Y43.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X71Y43.C3      net (fanout=2)        0.460   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X71Y43.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X70Y46.D6      net (fanout=7)        0.379   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.B2      net (fanout=39)       0.747   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.BMUX    Tilo                  0.205   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<19>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X66Y49.B2      net (fanout=1)        0.805   system/ipb_fabric/N36
    SLICE_X66Y49.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C4      net (fanout=33)       0.538   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X52Y78.B2      net (fanout=4)        2.245   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X52Y78.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y78.A5      net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y78.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y77.A4      net (fanout=7)        0.427   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y77.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y85.SR      net (fanout=15)       1.380   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<16>
                                                       system/sram2_if/sramInterface/DATA_O_16
    -------------------------------------------------  ---------------------------
    Total                                     14.790ns (1.908ns logic, 12.882ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_16 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.660ns (Levels of Logic = 9)
  Clock Path Skew:      -0.287ns (2.969 - 3.256)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y52.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X88Y18.B2      net (fanout=68)       2.514   system/ipb_arb/src<1>
    SLICE_X88Y18.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y46.D4      net (fanout=319)      3.414   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.B2      net (fanout=39)       0.747   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.BMUX    Tilo                  0.205   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<19>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X66Y49.B2      net (fanout=1)        0.805   system/ipb_fabric/N36
    SLICE_X66Y49.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C4      net (fanout=33)       0.538   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X52Y78.B2      net (fanout=4)        2.245   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X52Y78.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y78.A5      net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y78.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y77.A4      net (fanout=7)        0.427   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y77.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y85.SR      net (fanout=15)       1.380   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<16>
                                                       system/sram2_if/sramInterface/DATA_O_16
    -------------------------------------------------  ---------------------------
    Total                                     14.660ns (1.728ns logic, 12.932ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_16 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.584ns (Levels of Logic = 9)
  Clock Path Skew:      -0.270ns (2.969 - 3.239)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/DATA_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y57.AQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X88Y18.B1      net (fanout=35)       2.394   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X88Y18.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y46.D4      net (fanout=319)      3.414   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.B2      net (fanout=39)       0.747   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y52.BMUX    Tilo                  0.205   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<19>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X66Y49.B2      net (fanout=1)        0.805   system/ipb_fabric/N36
    SLICE_X66Y49.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C4      net (fanout=33)       0.538   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X66Y49.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X52Y78.B2      net (fanout=4)        2.245   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X52Y78.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X52Y78.A5      net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X52Y78.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1992_o11
    SLICE_X55Y77.A4      net (fanout=7)        0.427   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1992_o
    SLICE_X55Y77.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y85.SR      net (fanout=15)       1.380   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<16>
                                                       system/sram2_if/sramInterface/DATA_O_16
    -------------------------------------------------  ---------------------------
    Total                                     14.584ns (1.772ns logic, 12.812ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_9 (SLICE_X56Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.488 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_20 to system/sram2_if/sramInterface/DATA_O_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y72.DQ      Tcko                  0.115   system/regs_from_ipbus<8><20>
                                                       system/ipb_sys_regs/regs_8_20
    SLICE_X56Y74.B5      net (fanout=58)       0.143   system/regs_from_ipbus<8><20>
    SLICE_X56Y74.BMUX    Tilo                  0.083   system/sram2_if/bistData_from_sramInterfaceIoControl<11>
                                                       system/buffers/Mmux_SRAM2_O_data361
    SLICE_X56Y74.AX      net (fanout=1)        0.095   system/sram_r[2]_data<9>
    SLICE_X56Y74.CLK     Tckdi       (-Th)     0.089   system/sram2_if/bistData_from_sramInterfaceIoControl<11>
                                                       system/sram2_if/sramInterface/DATA_O_9
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.109ns logic, 0.238ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_13 (SLICE_X71Y46.B5), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 2)
  Clock Path Skew:      0.099ns (1.473 - 1.374)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y49.BQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13
    SLICE_X70Y47.A6      net (fanout=2)        0.158   system/ipb_from_masters[0]_ipb_addr<13>
    SLICE_X70Y47.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/N2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X71Y46.B5      net (fanout=8)        0.127   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X71Y46.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.075ns logic, 0.285ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 2)
  Clock Path Skew:      0.091ns (1.473 - 1.382)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y52.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X70Y47.A5      net (fanout=69)       0.390   system/ipb_arb/src<0>
    SLICE_X70Y47.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/N2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X71Y46.B5      net (fanout=8)        0.127   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X71Y46.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.075ns logic, 0.517ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 2)
  Clock Path Skew:      0.091ns (1.473 - 1.382)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y52.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X70Y47.A4      net (fanout=68)       0.422   system/ipb_arb/src<1>
    SLICE_X70Y47.A       Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/N2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X71Y46.B5      net (fanout=8)        0.127   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X71Y46.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<14>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.075ns logic, 0.549ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_16 (SLICE_X66Y53.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 2)
  Clock Path Skew:      0.091ns (1.473 - 1.382)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y52.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X66Y53.C5      net (fanout=68)       0.157   system/ipb_arb/src<1>
    SLICE_X66Y53.C       Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X66Y53.D3      net (fanout=9)        0.135   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X66Y53.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.075ns logic, 0.292ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 2)
  Clock Path Skew:      0.091ns (1.473 - 1.382)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y52.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X66Y53.C1      net (fanout=69)       0.246   system/ipb_arb/src<0>
    SLICE_X66Y53.C       Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X66Y53.D3      net (fanout=9)        0.135   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X66Y53.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.075ns logic, 0.381ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 2)
  Clock Path Skew:      0.102ns (1.473 - 1.371)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y61.AQ      Tcko                  0.115   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_16
    SLICE_X66Y53.C4      net (fanout=2)        0.348   system/ipb_from_masters[2]_ipb_addr<16>
    SLICE_X66Y53.C       Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X66Y53.D3      net (fanout=9)        0.135   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X66Y53.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.092ns logic, 0.483ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X60Y67.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14090197 paths analyzed, 14438 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.516ns.
--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_669 (SLICE_X14Y106.SR), 2140 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_669 (FF)
  Requirement:          32.000ns
  Data Path Delay:      22.200ns (Levels of Logic = 7)
  Clock Path Skew:      -0.231ns (1.356 - 1.587)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_14 to usr/ipb_test_inst/ipb_ack_669
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y60.CQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_14
    SLICE_X71Y46.C4      net (fanout=2)        1.136   system/ipb_from_masters[2]_ipb_addr<14>
    SLICE_X71Y46.C       Tilo                  0.068   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X94Y17.B1      net (fanout=8)        3.105   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X94Y17.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o_SW0
    SLICE_X71Y50.B2      net (fanout=1)        2.917   system/ipb_usr_fabric/N2
    SLICE_X71Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D2      net (fanout=3)        0.764   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_usr_fabric/Mmux_n033221
    SLICE_X81Y19.C1      net (fanout=1)        2.122   system/ipb_usr_fabric/Mmux_n03322
    SLICE_X81Y19.CMUX    Tilo                  0.191   usr/ipb_fast_signals_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_n033222
    SLICE_X90Y19.A5      net (fanout=35)       0.849   system/ipb_usr_fabric/n0332<1>
    SLICE_X90Y19.AMUX    Tilo                  0.223   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X90Y20.A3      net (fanout=1)        0.490   user_ipb_mosi[10]_ipb_strobe
    SLICE_X90Y20.A       Tilo                  0.068   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X14Y106.SR     net (fanout=204)      9.227   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X14Y106.CLK    Tsrck                 0.455   usr/ipb_test_inst/ipb_ack<672>
                                                       usr/ipb_test_inst/ipb_ack_669
    -------------------------------------------------  ---------------------------
    Total                                     22.200ns (1.590ns logic, 20.610ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_669 (FF)
  Requirement:          32.000ns
  Data Path Delay:      22.075ns (Levels of Logic = 7)
  Clock Path Skew:      -0.252ns (1.356 - 1.608)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/ipb_test_inst/ipb_ack_669
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y52.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X71Y46.C3      net (fanout=69)       1.055   system/ipb_arb/src<0>
    SLICE_X71Y46.C       Tilo                  0.068   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X94Y17.B1      net (fanout=8)        3.105   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X94Y17.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o_SW0
    SLICE_X71Y50.B2      net (fanout=1)        2.917   system/ipb_usr_fabric/N2
    SLICE_X71Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D2      net (fanout=3)        0.764   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_usr_fabric/Mmux_n033221
    SLICE_X81Y19.C1      net (fanout=1)        2.122   system/ipb_usr_fabric/Mmux_n03322
    SLICE_X81Y19.CMUX    Tilo                  0.191   usr/ipb_fast_signals_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_n033222
    SLICE_X90Y19.A5      net (fanout=35)       0.849   system/ipb_usr_fabric/n0332<1>
    SLICE_X90Y19.AMUX    Tilo                  0.223   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X90Y20.A3      net (fanout=1)        0.490   user_ipb_mosi[10]_ipb_strobe
    SLICE_X90Y20.A       Tilo                  0.068   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X14Y106.SR     net (fanout=204)      9.227   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X14Y106.CLK    Tsrck                 0.455   usr/ipb_test_inst/ipb_ack<672>
                                                       usr/ipb_test_inst/ipb_ack_669
    -------------------------------------------------  ---------------------------
    Total                                     22.075ns (1.546ns logic, 20.529ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_669 (FF)
  Requirement:          32.000ns
  Data Path Delay:      21.960ns (Levels of Logic = 7)
  Clock Path Skew:      -0.231ns (1.356 - 1.587)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 to usr/ipb_test_inst/ipb_ack_669
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y60.BQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_13
    SLICE_X70Y47.A2      net (fanout=2)        1.092   system/ipb_from_masters[2]_ipb_addr<13>
    SLICE_X70Y47.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/N2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X94Y17.B4      net (fanout=8)        2.909   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X94Y17.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o_SW0
    SLICE_X71Y50.B2      net (fanout=1)        2.917   system/ipb_usr_fabric/N2
    SLICE_X71Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D2      net (fanout=3)        0.764   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_usr_fabric/Mmux_n033221
    SLICE_X81Y19.C1      net (fanout=1)        2.122   system/ipb_usr_fabric/Mmux_n03322
    SLICE_X81Y19.CMUX    Tilo                  0.191   usr/ipb_fast_signals_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_n033222
    SLICE_X90Y19.A5      net (fanout=35)       0.849   system/ipb_usr_fabric/n0332<1>
    SLICE_X90Y19.AMUX    Tilo                  0.223   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X90Y20.A3      net (fanout=1)        0.490   user_ipb_mosi[10]_ipb_strobe
    SLICE_X90Y20.A       Tilo                  0.068   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X14Y106.SR     net (fanout=204)      9.227   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X14Y106.CLK    Tsrck                 0.455   usr/ipb_test_inst/ipb_ack<672>
                                                       usr/ipb_test_inst/ipb_ack_669
    -------------------------------------------------  ---------------------------
    Total                                     21.960ns (1.590ns logic, 20.370ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_670 (SLICE_X14Y106.SR), 2140 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_670 (FF)
  Requirement:          32.000ns
  Data Path Delay:      22.200ns (Levels of Logic = 7)
  Clock Path Skew:      -0.231ns (1.356 - 1.587)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_14 to usr/ipb_test_inst/ipb_ack_670
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y60.CQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_14
    SLICE_X71Y46.C4      net (fanout=2)        1.136   system/ipb_from_masters[2]_ipb_addr<14>
    SLICE_X71Y46.C       Tilo                  0.068   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X94Y17.B1      net (fanout=8)        3.105   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X94Y17.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o_SW0
    SLICE_X71Y50.B2      net (fanout=1)        2.917   system/ipb_usr_fabric/N2
    SLICE_X71Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D2      net (fanout=3)        0.764   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_usr_fabric/Mmux_n033221
    SLICE_X81Y19.C1      net (fanout=1)        2.122   system/ipb_usr_fabric/Mmux_n03322
    SLICE_X81Y19.CMUX    Tilo                  0.191   usr/ipb_fast_signals_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_n033222
    SLICE_X90Y19.A5      net (fanout=35)       0.849   system/ipb_usr_fabric/n0332<1>
    SLICE_X90Y19.AMUX    Tilo                  0.223   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X90Y20.A3      net (fanout=1)        0.490   user_ipb_mosi[10]_ipb_strobe
    SLICE_X90Y20.A       Tilo                  0.068   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X14Y106.SR     net (fanout=204)      9.227   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X14Y106.CLK    Tsrck                 0.455   usr/ipb_test_inst/ipb_ack<672>
                                                       usr/ipb_test_inst/ipb_ack_670
    -------------------------------------------------  ---------------------------
    Total                                     22.200ns (1.590ns logic, 20.610ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_670 (FF)
  Requirement:          32.000ns
  Data Path Delay:      22.075ns (Levels of Logic = 7)
  Clock Path Skew:      -0.252ns (1.356 - 1.608)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/ipb_test_inst/ipb_ack_670
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y52.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X71Y46.C3      net (fanout=69)       1.055   system/ipb_arb/src<0>
    SLICE_X71Y46.C       Tilo                  0.068   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X94Y17.B1      net (fanout=8)        3.105   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X94Y17.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o_SW0
    SLICE_X71Y50.B2      net (fanout=1)        2.917   system/ipb_usr_fabric/N2
    SLICE_X71Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D2      net (fanout=3)        0.764   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_usr_fabric/Mmux_n033221
    SLICE_X81Y19.C1      net (fanout=1)        2.122   system/ipb_usr_fabric/Mmux_n03322
    SLICE_X81Y19.CMUX    Tilo                  0.191   usr/ipb_fast_signals_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_n033222
    SLICE_X90Y19.A5      net (fanout=35)       0.849   system/ipb_usr_fabric/n0332<1>
    SLICE_X90Y19.AMUX    Tilo                  0.223   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X90Y20.A3      net (fanout=1)        0.490   user_ipb_mosi[10]_ipb_strobe
    SLICE_X90Y20.A       Tilo                  0.068   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X14Y106.SR     net (fanout=204)      9.227   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X14Y106.CLK    Tsrck                 0.455   usr/ipb_test_inst/ipb_ack<672>
                                                       usr/ipb_test_inst/ipb_ack_670
    -------------------------------------------------  ---------------------------
    Total                                     22.075ns (1.546ns logic, 20.529ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_670 (FF)
  Requirement:          32.000ns
  Data Path Delay:      21.960ns (Levels of Logic = 7)
  Clock Path Skew:      -0.231ns (1.356 - 1.587)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 to usr/ipb_test_inst/ipb_ack_670
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y60.BQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_13
    SLICE_X70Y47.A2      net (fanout=2)        1.092   system/ipb_from_masters[2]_ipb_addr<13>
    SLICE_X70Y47.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/N2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X94Y17.B4      net (fanout=8)        2.909   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X94Y17.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o_SW0
    SLICE_X71Y50.B2      net (fanout=1)        2.917   system/ipb_usr_fabric/N2
    SLICE_X71Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D2      net (fanout=3)        0.764   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_usr_fabric/Mmux_n033221
    SLICE_X81Y19.C1      net (fanout=1)        2.122   system/ipb_usr_fabric/Mmux_n03322
    SLICE_X81Y19.CMUX    Tilo                  0.191   usr/ipb_fast_signals_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_n033222
    SLICE_X90Y19.A5      net (fanout=35)       0.849   system/ipb_usr_fabric/n0332<1>
    SLICE_X90Y19.AMUX    Tilo                  0.223   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X90Y20.A3      net (fanout=1)        0.490   user_ipb_mosi[10]_ipb_strobe
    SLICE_X90Y20.A       Tilo                  0.068   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X14Y106.SR     net (fanout=204)      9.227   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X14Y106.CLK    Tsrck                 0.455   usr/ipb_test_inst/ipb_ack<672>
                                                       usr/ipb_test_inst/ipb_ack_670
    -------------------------------------------------  ---------------------------
    Total                                     21.960ns (1.590ns logic, 20.370ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_671 (SLICE_X14Y106.SR), 2140 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_671 (FF)
  Requirement:          32.000ns
  Data Path Delay:      22.200ns (Levels of Logic = 7)
  Clock Path Skew:      -0.231ns (1.356 - 1.587)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_14 to usr/ipb_test_inst/ipb_ack_671
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y60.CQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_14
    SLICE_X71Y46.C4      net (fanout=2)        1.136   system/ipb_from_masters[2]_ipb_addr<14>
    SLICE_X71Y46.C       Tilo                  0.068   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X94Y17.B1      net (fanout=8)        3.105   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X94Y17.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o_SW0
    SLICE_X71Y50.B2      net (fanout=1)        2.917   system/ipb_usr_fabric/N2
    SLICE_X71Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D2      net (fanout=3)        0.764   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_usr_fabric/Mmux_n033221
    SLICE_X81Y19.C1      net (fanout=1)        2.122   system/ipb_usr_fabric/Mmux_n03322
    SLICE_X81Y19.CMUX    Tilo                  0.191   usr/ipb_fast_signals_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_n033222
    SLICE_X90Y19.A5      net (fanout=35)       0.849   system/ipb_usr_fabric/n0332<1>
    SLICE_X90Y19.AMUX    Tilo                  0.223   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X90Y20.A3      net (fanout=1)        0.490   user_ipb_mosi[10]_ipb_strobe
    SLICE_X90Y20.A       Tilo                  0.068   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X14Y106.SR     net (fanout=204)      9.227   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X14Y106.CLK    Tsrck                 0.455   usr/ipb_test_inst/ipb_ack<672>
                                                       usr/ipb_test_inst/ipb_ack_671
    -------------------------------------------------  ---------------------------
    Total                                     22.200ns (1.590ns logic, 20.610ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_671 (FF)
  Requirement:          32.000ns
  Data Path Delay:      22.075ns (Levels of Logic = 7)
  Clock Path Skew:      -0.252ns (1.356 - 1.608)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/ipb_test_inst/ipb_ack_671
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y52.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X71Y46.C3      net (fanout=69)       1.055   system/ipb_arb/src<0>
    SLICE_X71Y46.C       Tilo                  0.068   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X94Y17.B1      net (fanout=8)        3.105   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X94Y17.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o_SW0
    SLICE_X71Y50.B2      net (fanout=1)        2.917   system/ipb_usr_fabric/N2
    SLICE_X71Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D2      net (fanout=3)        0.764   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_usr_fabric/Mmux_n033221
    SLICE_X81Y19.C1      net (fanout=1)        2.122   system/ipb_usr_fabric/Mmux_n03322
    SLICE_X81Y19.CMUX    Tilo                  0.191   usr/ipb_fast_signals_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_n033222
    SLICE_X90Y19.A5      net (fanout=35)       0.849   system/ipb_usr_fabric/n0332<1>
    SLICE_X90Y19.AMUX    Tilo                  0.223   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X90Y20.A3      net (fanout=1)        0.490   user_ipb_mosi[10]_ipb_strobe
    SLICE_X90Y20.A       Tilo                  0.068   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X14Y106.SR     net (fanout=204)      9.227   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X14Y106.CLK    Tsrck                 0.455   usr/ipb_test_inst/ipb_ack<672>
                                                       usr/ipb_test_inst/ipb_ack_671
    -------------------------------------------------  ---------------------------
    Total                                     22.075ns (1.546ns logic, 20.529ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_671 (FF)
  Requirement:          32.000ns
  Data Path Delay:      21.960ns (Levels of Logic = 7)
  Clock Path Skew:      -0.231ns (1.356 - 1.587)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 to usr/ipb_test_inst/ipb_ack_671
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y60.BQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_13
    SLICE_X70Y47.A2      net (fanout=2)        1.092   system/ipb_from_masters[2]_ipb_addr<13>
    SLICE_X70Y47.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/N2
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X94Y17.B4      net (fanout=8)        2.909   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X94Y17.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o_SW0
    SLICE_X71Y50.B2      net (fanout=1)        2.917   system/ipb_usr_fabric/N2
    SLICE_X71Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D2      net (fanout=3)        0.764   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_947_o
    SLICE_X70Y44.D       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_usr_fabric/Mmux_n033221
    SLICE_X81Y19.C1      net (fanout=1)        2.122   system/ipb_usr_fabric/Mmux_n03322
    SLICE_X81Y19.CMUX    Tilo                  0.191   usr/ipb_fast_signals_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_n033222
    SLICE_X90Y19.A5      net (fanout=35)       0.849   system/ipb_usr_fabric/n0332<1>
    SLICE_X90Y19.AMUX    Tilo                  0.223   usr/ipb_test_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X90Y20.A3      net (fanout=1)        0.490   user_ipb_mosi[10]_ipb_strobe
    SLICE_X90Y20.A       Tilo                  0.068   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
                                                       usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_01
    SLICE_X14Y106.SR     net (fanout=204)      9.227   usr/ipb_test_inst/ipb_mosi_i_ipb_strobe_0
    SLICE_X14Y106.CLK    Tsrck                 0.455   usr/ipb_test_inst/ipb_ack<672>
                                                       usr/ipb_test_inst/ipb_ack_671
    -------------------------------------------------  ---------------------------
    Total                                     21.960ns (1.590ns logic, 20.370ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_761 (SLICE_X18Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ipb_test_inst/ipb_ack_760 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_761 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.704 - 0.599)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ipb_test_inst/ipb_ack_760 to usr/ipb_test_inst/ipb_ack_761
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y80.DQ      Tcko                  0.115   usr/ipb_test_inst/ipb_ack<760>
                                                       usr/ipb_test_inst/ipb_ack_760
    SLICE_X18Y79.AX      net (fanout=1)        0.139   usr/ipb_test_inst/ipb_ack<760>
    SLICE_X18Y79.CLK     Tckdi       (-Th)     0.089   usr/ipb_test_inst/ipb_ack<764>
                                                       usr/ipb_test_inst/ipb_ack_761
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.026ns logic, 0.139ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB36_X5Y17.ADDRARDADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.220ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.542 - 0.393)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y85.CQ             Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2
    RAMB36_X5Y17.ADDRARDADDRL13 net (fanout=16)       0.202   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<2>
    RAMB36_X5Y17.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    --------------------------------------------------------  ---------------------------
    Total                                             0.220ns (0.018ns logic, 0.202ns route)
                                                              (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB36_X5Y17.ADDRARDADDRU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.220ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.542 - 0.393)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y85.CQ             Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2
    RAMB36_X5Y17.ADDRARDADDRU13 net (fanout=16)       0.202   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<2>
    RAMB36_X5Y17.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    --------------------------------------------------------  ---------------------------
    Total                                             0.220ns (0.018ns logic, 0.202ns route)
                                                              (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y22.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.207ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_12 (SLICE_X61Y61.B1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.838ns (Levels of Logic = 11)
  Clock Path Skew:      -0.164ns (3.071 - 3.235)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 to system/sram1_if/sramInterface/data_i_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.CQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_10
    SLICE_X94Y17.A1      net (fanout=2)        3.182   system/ipb_from_masters[2]_ipb_addr<10>
    SLICE_X94Y17.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X71Y43.D6      net (fanout=8)        1.857   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X71Y43.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X71Y43.C3      net (fanout=2)        0.460   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X71Y43.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X70Y46.D6      net (fanout=7)        0.379   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D4      net (fanout=39)       0.810   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C2      net (fanout=33)       1.368   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y49.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y49.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y40.A4      net (fanout=7)        1.020   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1991_o11
    SLICE_X53Y47.A2      net (fanout=3)        0.991   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1991_o
    SLICE_X53Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X61Y61.B1      net (fanout=70)       1.652   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X61Y61.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<13>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT41
                                                       system/sram1_if/sramInterface/data_i_r_12
    -------------------------------------------------  ---------------------------
    Total                                     13.838ns (1.244ns logic, 12.594ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.708ns (Levels of Logic = 9)
  Clock Path Skew:      -0.185ns (3.071 - 3.256)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y52.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X88Y18.B2      net (fanout=68)       2.514   system/ipb_arb/src<1>
    SLICE_X88Y18.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y46.D4      net (fanout=319)      3.414   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D4      net (fanout=39)       0.810   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C2      net (fanout=33)       1.368   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y49.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y49.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y40.A4      net (fanout=7)        1.020   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1991_o11
    SLICE_X53Y47.A2      net (fanout=3)        0.991   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1991_o
    SLICE_X53Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X61Y61.B1      net (fanout=70)       1.652   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X61Y61.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<13>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT41
                                                       system/sram1_if/sramInterface/data_i_r_12
    -------------------------------------------------  ---------------------------
    Total                                     13.708ns (1.064ns logic, 12.644ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.632ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (3.071 - 3.239)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/data_i_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y57.AQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X88Y18.B1      net (fanout=35)       2.394   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X88Y18.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y46.D4      net (fanout=319)      3.414   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D4      net (fanout=39)       0.810   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C2      net (fanout=33)       1.368   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y49.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y49.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y40.A4      net (fanout=7)        1.020   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1991_o11
    SLICE_X53Y47.A2      net (fanout=3)        0.991   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1991_o
    SLICE_X53Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X61Y61.B1      net (fanout=70)       1.652   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X61Y61.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<13>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT41
                                                       system/sram1_if/sramInterface/data_i_r_12
    -------------------------------------------------  ---------------------------
    Total                                     13.632ns (1.108ns logic, 12.524ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_8 (SLICE_X62Y61.B1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.839ns (Levels of Logic = 11)
  Clock Path Skew:      -0.163ns (3.072 - 3.235)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 to system/sram1_if/sramInterface/data_i_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.CQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_10
    SLICE_X94Y17.A1      net (fanout=2)        3.182   system/ipb_from_masters[2]_ipb_addr<10>
    SLICE_X94Y17.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X71Y43.D6      net (fanout=8)        1.857   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X71Y43.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X71Y43.C3      net (fanout=2)        0.460   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X71Y43.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X70Y46.D6      net (fanout=7)        0.379   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D4      net (fanout=39)       0.810   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C2      net (fanout=33)       1.368   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y49.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y49.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y40.A4      net (fanout=7)        1.020   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1991_o11
    SLICE_X53Y47.A2      net (fanout=3)        0.991   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1991_o
    SLICE_X53Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X62Y61.B1      net (fanout=70)       1.653   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X62Y61.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<9>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT351
                                                       system/sram1_if/sramInterface/data_i_r_8
    -------------------------------------------------  ---------------------------
    Total                                     13.839ns (1.244ns logic, 12.595ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.709ns (Levels of Logic = 9)
  Clock Path Skew:      -0.184ns (3.072 - 3.256)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y52.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X88Y18.B2      net (fanout=68)       2.514   system/ipb_arb/src<1>
    SLICE_X88Y18.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y46.D4      net (fanout=319)      3.414   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D4      net (fanout=39)       0.810   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C2      net (fanout=33)       1.368   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y49.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y49.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y40.A4      net (fanout=7)        1.020   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1991_o11
    SLICE_X53Y47.A2      net (fanout=3)        0.991   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1991_o
    SLICE_X53Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X62Y61.B1      net (fanout=70)       1.653   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X62Y61.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<9>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT351
                                                       system/sram1_if/sramInterface/data_i_r_8
    -------------------------------------------------  ---------------------------
    Total                                     13.709ns (1.064ns logic, 12.645ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.633ns (Levels of Logic = 9)
  Clock Path Skew:      -0.167ns (3.072 - 3.239)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/data_i_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y57.AQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X88Y18.B1      net (fanout=35)       2.394   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X88Y18.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y46.D4      net (fanout=319)      3.414   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D4      net (fanout=39)       0.810   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C2      net (fanout=33)       1.368   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y49.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y49.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y40.A4      net (fanout=7)        1.020   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1991_o11
    SLICE_X53Y47.A2      net (fanout=3)        0.991   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1991_o
    SLICE_X53Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X62Y61.B1      net (fanout=70)       1.653   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X62Y61.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<9>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT351
                                                       system/sram1_if/sramInterface/data_i_r_8
    -------------------------------------------------  ---------------------------
    Total                                     13.633ns (1.108ns logic, 12.525ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_10 (SLICE_X60Y61.B1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.815ns (Levels of Logic = 11)
  Clock Path Skew:      -0.164ns (3.071 - 3.235)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_10 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.CQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_10
    SLICE_X94Y17.A1      net (fanout=2)        3.182   system/ipb_from_masters[2]_ipb_addr<10>
    SLICE_X94Y17.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vfat2_inst/tx_data<23>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X71Y43.D6      net (fanout=8)        1.857   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X71Y43.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X71Y43.C3      net (fanout=2)        0.460   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X71Y43.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X70Y46.D6      net (fanout=7)        0.379   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D4      net (fanout=39)       0.810   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C2      net (fanout=33)       1.368   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y49.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y49.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y40.A4      net (fanout=7)        1.020   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1991_o11
    SLICE_X53Y47.A2      net (fanout=3)        0.991   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1991_o
    SLICE_X53Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X60Y61.B1      net (fanout=70)       1.671   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X60Y61.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                     13.815ns (1.202ns logic, 12.613ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.685ns (Levels of Logic = 9)
  Clock Path Skew:      -0.185ns (3.071 - 3.256)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y52.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X88Y18.B2      net (fanout=68)       2.514   system/ipb_arb/src<1>
    SLICE_X88Y18.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y46.D4      net (fanout=319)      3.414   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D4      net (fanout=39)       0.810   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C2      net (fanout=33)       1.368   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y49.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y49.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y40.A4      net (fanout=7)        1.020   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1991_o11
    SLICE_X53Y47.A2      net (fanout=3)        0.991   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1991_o
    SLICE_X53Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X60Y61.B1      net (fanout=70)       1.671   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X60Y61.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                     13.685ns (1.022ns logic, 12.663ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.609ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (3.071 - 3.239)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y57.AQ      Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X88Y18.B1      net (fanout=35)       2.394   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X88Y18.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y46.D4      net (fanout=319)      3.414   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y46.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<4>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X70Y50.D4      net (fanout=1)        0.537   system/ipb_fabric/N01
    SLICE_X70Y50.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_ready_d
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D4      net (fanout=39)       0.810   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y56.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C2      net (fanout=33)       1.368   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y49.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y49.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y49.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X53Y40.A4      net (fanout=7)        1.020   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X53Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1991_o11
    SLICE_X53Y47.A2      net (fanout=3)        0.991   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1991_o
    SLICE_X53Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X60Y61.B1      net (fanout=70)       1.671   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X60Y61.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                     13.609ns (1.066ns logic, 12.543ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_17 (SLICE_X59Y57.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (1.477 - 1.386)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y62.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X59Y57.D5      net (fanout=75)       0.257   system/regs_from_ipbus<8><0>
    SLICE_X59Y57.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<17>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT91
                                                       system/sram1_if/sramInterface/data_i_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.041ns logic, 0.257ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_30 (SLICE_X58Y60.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (1.474 - 1.386)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y62.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X58Y60.B1      net (fanout=75)       0.256   system/regs_from_ipbus<8><0>
    SLICE_X58Y60.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.041ns logic, 0.256ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_22 (SLICE_X59Y60.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (1.474 - 1.386)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y62.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X59Y60.B1      net (fanout=75)       0.256   system/regs_from_ipbus<8><0>
    SLICE_X59Y60.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT151
                                                       system/sram1_if/sramInterface/data_i_r_22
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.041ns logic, 0.256ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X54Y37.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X64Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X64Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X64Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.552ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X64Y93.A3), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.389ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.890 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2
    SLICE_X65Y93.D3      net (fanout=1)        0.950   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<2>
    SLICE_X65Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y93.C3      net (fanout=1)        0.837   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y93.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X64Y93.C5      net (fanout=2)        0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X64Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X64Y93.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o1
    SLICE_X64Y93.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (0.639ns logic, 2.750ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.366ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.890 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y100.BQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X65Y93.D2      net (fanout=4)        0.927   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X65Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y93.C3      net (fanout=1)        0.837   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y93.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X64Y93.C5      net (fanout=2)        0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X64Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X64Y93.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o1
    SLICE_X64Y93.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.639ns logic, 2.727ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.350ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.890 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y100.CQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X65Y93.D1      net (fanout=4)        0.911   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X65Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y93.C3      net (fanout=1)        0.837   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y93.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X64Y93.C5      net (fanout=2)        0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X64Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X64Y93.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o1
    SLICE_X64Y93.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (0.639ns logic, 2.711ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X64Y93.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.167ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.890 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2
    SLICE_X65Y93.D3      net (fanout=1)        0.950   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<2>
    SLICE_X65Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y93.C3      net (fanout=1)        0.837   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y93.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X64Y93.B5      net (fanout=2)        0.322   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X64Y93.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o12
    SLICE_X64Y93.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X64Y93.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.167ns (0.639ns logic, 2.528ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.144ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.890 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y100.BQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X65Y93.D2      net (fanout=4)        0.927   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X65Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y93.C3      net (fanout=1)        0.837   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y93.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X64Y93.B5      net (fanout=2)        0.322   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X64Y93.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o12
    SLICE_X64Y93.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X64Y93.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (0.639ns logic, 2.505ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.128ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.890 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y100.CQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X65Y93.D1      net (fanout=4)        0.911   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X65Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y93.C3      net (fanout=1)        0.837   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y93.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X64Y93.B5      net (fanout=2)        0.322   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X64Y93.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o12
    SLICE_X64Y93.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X64Y93.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.128ns (0.639ns logic, 2.489ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X69Y83.C5), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.903ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.886 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y84.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X68Y82.B1      net (fanout=4)        0.793   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X68Y82.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X68Y82.C5      net (fanout=1)        0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X68Y82.CMUX    Tilo                  0.198   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X69Y83.B6      net (fanout=1)        0.551   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X69Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X69Y83.D6      net (fanout=2)        0.123   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X69Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o12
    SLICE_X69Y83.C5      net (fanout=1)        0.306   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X69Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (0.812ns logic, 2.091ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.892ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.886 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X68Y82.B2      net (fanout=4)        0.782   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X68Y82.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X68Y82.C5      net (fanout=1)        0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X68Y82.CMUX    Tilo                  0.198   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X69Y83.B6      net (fanout=1)        0.551   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X69Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X69Y83.D6      net (fanout=2)        0.123   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X69Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o12
    SLICE_X69Y83.C5      net (fanout=1)        0.306   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X69Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.892ns (0.812ns logic, 2.080ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.876ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.886 - 0.957)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y81.BMUX    Tshcko                0.420   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X68Y82.B4      net (fanout=1)        0.683   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<9>
    SLICE_X68Y82.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X68Y82.C5      net (fanout=1)        0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X68Y82.CMUX    Tilo                  0.198   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X69Y83.B6      net (fanout=1)        0.551   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X69Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X69Y83.D6      net (fanout=2)        0.123   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X69Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o12
    SLICE_X69Y83.C5      net (fanout=1)        0.306   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o11
    SLICE_X69Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2567_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (0.895ns logic, 1.981ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X64Y82.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.448 - 0.412)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y82.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X64Y82.AI      net (fanout=2)        0.102   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X64Y82.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.011ns logic, 0.102ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X64Y83.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.448 - 0.411)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y84.CQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X64Y83.CI      net (fanout=4)        0.114   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X64Y83.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.013ns logic, 0.114ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (SLICE_X64Y82.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.448 - 0.412)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y82.BQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    SLICE_X64Y82.AX      net (fanout=2)        0.101   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<1>
    SLICE_X64Y82.CLK     Tdh         (-Th)     0.053   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.045ns logic, 0.101ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X64Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X64Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X64Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.411ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X49Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.589ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.411ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y52.B1      net (fanout=3)        2.796   user_mac_addr<3>
    SLICE_X48Y52.BMUX    Tilo                  0.197   system/i2c_s/regs_6_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X49Y53.SR      net (fanout=2)        0.361   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X49Y53.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.411ns (1.254ns logic, 3.157ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X49Y53.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.015ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.985ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y52.B1      net (fanout=3)        2.796   user_mac_addr<3>
    SLICE_X48Y52.B       Tilo                  0.068   system/i2c_s/regs_6_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X49Y53.CLK     net (fanout=2)        0.361   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.985ns (0.828ns logic, 3.157ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X49Y53.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.974ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.974ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y52.B1      net (fanout=3)        1.318   user_mac_addr<3>
    SLICE_X48Y52.BMUX    Tilo                  0.075   system/i2c_s/regs_6_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X49Y53.SR      net (fanout=2)        0.140   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X49Y53.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.974ns (0.516ns logic, 1.458ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X49Y53.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.866ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.866ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y52.B1      net (fanout=3)        1.318   user_mac_addr<3>
    SLICE_X48Y52.B       Tilo                  0.034   system/i2c_s/regs_6_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X49Y53.CLK     net (fanout=2)        0.148   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (0.400ns logic, 1.466ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.373ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X51Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.627ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.373ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X51Y52.A5      net (fanout=3)        2.594   user_mac_addr<2>
    SLICE_X51Y52.AMUX    Tilo                  0.193   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X51Y53.SR      net (fanout=2)        0.591   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X51Y53.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.373ns (1.188ns logic, 3.185ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X51Y53.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.180ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.820ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X51Y52.A5      net (fanout=3)        2.594   user_mac_addr<2>
    SLICE_X51Y52.A       Tilo                  0.068   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X51Y53.CLK     net (fanout=2)        0.460   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (0.766ns logic, 3.054ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X51Y53.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.978ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.978ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X51Y52.A5      net (fanout=3)        1.286   user_mac_addr<2>
    SLICE_X51Y52.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X51Y53.SR      net (fanout=2)        0.227   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X51Y53.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.978ns (0.465ns logic, 1.513ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X51Y53.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.814ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.814ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X51Y52.A5      net (fanout=3)        1.286   user_mac_addr<2>
    SLICE_X51Y52.A       Tilo                  0.034   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X51Y53.CLK     net (fanout=2)        0.182   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.814ns (0.346ns logic, 1.468ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.307ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X51Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.693ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X50Y53.A3      net (fanout=3)        2.904   user_mac_addr<1>
    SLICE_X50Y53.AMUX    Tilo                  0.182   system/ip_mac/mac_addr_3_C_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X51Y54.SR      net (fanout=2)        0.230   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X51Y54.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (1.173ns logic, 3.134ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X51Y54.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.863ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.137ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X50Y53.A3      net (fanout=3)        2.904   user_mac_addr<1>
    SLICE_X50Y53.A       Tilo                  0.068   system/ip_mac/mac_addr_3_C_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X51Y54.CLK     net (fanout=2)        0.471   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.762ns logic, 3.375ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X51Y54.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.978ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.978ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X50Y53.A3      net (fanout=3)        1.427   user_mac_addr<1>
    SLICE_X50Y53.AMUX    Tilo                  0.079   system/ip_mac/mac_addr_3_C_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X51Y54.SR      net (fanout=2)        0.088   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X51Y54.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.978ns (0.463ns logic, 1.515ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X51Y54.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.961ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.961ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X50Y53.A3      net (fanout=3)        1.427   user_mac_addr<1>
    SLICE_X50Y53.A       Tilo                  0.034   system/ip_mac/mac_addr_3_C_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X51Y54.CLK     net (fanout=2)        0.191   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (0.343ns logic, 1.618ns route)
                                                       (17.5% logic, 82.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.563ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X53Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.437ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X53Y54.A5      net (fanout=3)        2.860   user_mac_addr<0>
    SLICE_X53Y54.AMUX    Tilo                  0.193   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X53Y54.SR      net (fanout=2)        0.472   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X53Y54.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (1.231ns logic, 3.332ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X53Y54.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.837ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X53Y54.A5      net (fanout=3)        2.860   user_mac_addr<0>
    SLICE_X53Y54.A       Tilo                  0.068   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X53Y54.CLK     net (fanout=2)        0.494   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (0.809ns logic, 3.354ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X53Y54.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.029ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.029ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X53Y54.A5      net (fanout=3)        1.347   user_mac_addr<0>
    SLICE_X53Y54.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X53Y54.SR      net (fanout=2)        0.180   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X53Y54.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.029ns (0.502ns logic, 1.527ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X53Y54.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.939ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.939ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X53Y54.A5      net (fanout=3)        1.347   user_mac_addr<0>
    SLICE_X53Y54.A       Tilo                  0.034   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X53Y54.CLK     net (fanout=2)        0.209   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (0.383ns logic, 1.556ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.907ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X37Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    30.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X37Y55.D1      net (fanout=5)        0.842   system/regs_from_ipbus<11><12>
    SLICE_X37Y55.DMUX    Tilo                  0.192   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X37Y55.SR      net (fanout=2)        0.239   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X37Y55.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.826ns logic, 1.081ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X37Y55.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.390ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.610ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X37Y55.D1      net (fanout=5)        0.842   system/regs_from_ipbus<11><12>
    SLICE_X37Y55.D       Tilo                  0.068   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X37Y55.CLK     net (fanout=2)        0.363   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.610ns (0.405ns logic, 1.205ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X37Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X37Y55.D1      net (fanout=5)        0.316   system/regs_from_ipbus<11><12>
    SLICE_X37Y55.DMUX    Tilo                  0.074   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X37Y55.SR      net (fanout=2)        0.090   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X37Y55.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.247ns logic, 0.406ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X37Y55.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.594ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.594ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X37Y55.D1      net (fanout=5)        0.316   system/regs_from_ipbus<11><12>
    SLICE_X37Y55.D       Tilo                  0.034   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X37Y55.CLK     net (fanout=2)        0.146   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.132ns logic, 0.462ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.284ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X48Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.716ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.284ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X48Y53.A4      net (fanout=3)        2.728   user_mac_addr<1>
    SLICE_X48Y53.AMUX    Tilo                  0.186   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X48Y53.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X48Y53.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (1.177ns logic, 3.107ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X48Y53.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.041ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.959ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X48Y53.A4      net (fanout=3)        2.728   user_mac_addr<1>
    SLICE_X48Y53.A       Tilo                  0.068   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X48Y53.CLK     net (fanout=2)        0.469   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      3.959ns (0.762ns logic, 3.197ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X48Y53.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.971ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.971ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X48Y53.A4      net (fanout=3)        1.362   user_mac_addr<1>
    SLICE_X48Y53.AMUX    Tilo                  0.078   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X48Y53.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X48Y53.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.462ns logic, 1.509ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X48Y53.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.893ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.893ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X48Y53.A4      net (fanout=3)        1.362   user_mac_addr<1>
    SLICE_X48Y53.A       Tilo                  0.034   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X48Y53.CLK     net (fanout=2)        0.188   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (0.343ns logic, 1.550ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.157ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X48Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.843ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.157ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y52.A5      net (fanout=3)        2.524   user_mac_addr<3>
    SLICE_X48Y52.AMUX    Tilo                  0.193   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X48Y52.SR      net (fanout=2)        0.383   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X48Y52.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (1.250ns logic, 2.907ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X48Y52.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.174ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y52.A5      net (fanout=3)        2.524   user_mac_addr<3>
    SLICE_X48Y52.A       Tilo                  0.068   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X48Y52.CLK     net (fanout=2)        0.474   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (0.828ns logic, 2.998ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X48Y52.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.903ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.903ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y52.A5      net (fanout=3)        1.233   user_mac_addr<3>
    SLICE_X48Y52.AMUX    Tilo                  0.078   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X48Y52.SR      net (fanout=2)        0.151   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X48Y52.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.519ns logic, 1.384ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X48Y52.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.825ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.825ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X48Y52.A5      net (fanout=3)        1.233   user_mac_addr<3>
    SLICE_X48Y52.A       Tilo                  0.034   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X48Y52.CLK     net (fanout=2)        0.192   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.825ns (0.400ns logic, 1.425ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.056ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X50Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.944ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.056ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X50Y51.A5      net (fanout=3)        2.489   user_mac_addr<2>
    SLICE_X50Y51.AMUX    Tilo                  0.193   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X50Y51.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X50Y51.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.056ns (1.188ns logic, 2.868ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X50Y51.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.266ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X50Y51.A5      net (fanout=3)        2.489   user_mac_addr<2>
    SLICE_X50Y51.A       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X50Y51.CLK     net (fanout=2)        0.479   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (0.766ns logic, 2.968ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X50Y51.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.865ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.865ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X50Y51.A5      net (fanout=3)        1.253   user_mac_addr<2>
    SLICE_X50Y51.AMUX    Tilo                  0.078   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X50Y51.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X50Y51.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (0.465ns logic, 1.400ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X50Y51.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.793ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.793ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X50Y51.A5      net (fanout=3)        1.253   user_mac_addr<2>
    SLICE_X50Y51.A       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X50Y51.CLK     net (fanout=2)        0.194   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.793ns (0.346ns logic, 1.447ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.319ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X55Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.681ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.319ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X55Y52.A5      net (fanout=3)        2.615   user_mac_addr<0>
    SLICE_X55Y52.AMUX    Tilo                  0.193   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X55Y52.SR      net (fanout=2)        0.473   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X55Y52.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.319ns (1.231ns logic, 3.088ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X55Y52.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.212ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X55Y52.A5      net (fanout=3)        2.615   user_mac_addr<0>
    SLICE_X55Y52.A       Tilo                  0.068   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X55Y52.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (0.809ns logic, 2.979ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X55Y52.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.936ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.936ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X55Y52.A5      net (fanout=3)        1.253   user_mac_addr<0>
    SLICE_X55Y52.AMUX    Tilo                  0.078   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X55Y52.SR      net (fanout=2)        0.181   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X55Y52.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.502ns logic, 1.434ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X55Y52.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.783ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.783ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X55Y52.A5      net (fanout=3)        1.253   user_mac_addr<0>
    SLICE_X55Y52.A       Tilo                  0.034   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X55Y52.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.383ns logic, 1.400ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.629ns|            0|            0|            0|     14328517|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      5.629ns|            0|            0|         2456|     14326043|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.261ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     22.516ns|          N/A|            0|            0|     14090197|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.207ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.563ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.411ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.373ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.307ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.563ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      1.907ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.284ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.157ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.056ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.319ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     21.312ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     21.312ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.552ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.516|         |         |         |
clk125_2_p     |   22.516|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.516|         |         |         |
clk125_2_p     |   22.516|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.126|    1.126|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    0.946|    0.946|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.151|    1.151|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.065|    1.065|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.114|         |         |         |
xpoint1_clk1_p |    4.114|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.114|         |         |         |
xpoint1_clk1_p |    4.114|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14421900 paths, 0 nets, and 50132 connections

Design statistics:
   Minimum period:  22.516ns{1}   (Maximum frequency:  44.413MHz)
   Maximum path delay from/to any node:   4.563ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 05 11:19:13 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 728 MB



