

================================================================
== Vivado HLS Report for 'poly_S3_inv'
================================================================
* Date:           Mon Aug 24 20:09:56 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru09
* Solution:       Keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  9422619|  9422619|  9422619|  9422619|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      508|      508|         1|          -|          -|   508|    no    |
        |- Loop 2     |      509|      509|         1|          -|          -|   509|    no    |
        |- Loop 3     |     1018|     1018|         2|          -|          -|   509|    no    |
        |- Loop 4     |      509|      509|         1|          -|          -|   509|    no    |
        |- Loop 5     |  9308565|  9308565|      9171|          -|          -|  1015|    no    |
        | + Loop 5.1  |     1018|     1018|         2|          -|          -|   509|    no    |
        | + Loop 5.2  |     1018|     1018|         2|          -|          -|   509|    no    |
        | + Loop 5.3  |     2545|     2545|         5|          -|          -|   509|    no    |
        | + Loop 5.4  |     2545|     2545|         5|          -|          -|   509|    no    |
        | + Loop 5.5  |     1016|     1016|         2|          -|          -|   508|    no    |
        | + Loop 5.6  |     1016|     1016|         2|          -|          -|   508|    no    |
        |- Loop 6     |     2545|     2545|         5|          -|          -|   509|    no    |
        |- Loop 7     |   106920|   106920|     10692|          -|          -|    10|    no    |
        | + Loop 7.1  |     7635|     7635|        15|          -|          -|   509|    no    |
        | + Loop 7.2  |     3054|     3054|         3|          -|          -|  1018|    no    |
        |- Loop 8     |     2036|     2036|         4|          -|          -|   509|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond10)
	3  / (exitcond10)
3 --> 
	3  / (!exitcond9)
	4  / (exitcond9)
4 --> 
	5  / (!exitcond8)
	6  / (exitcond8)
5 --> 
	4  / true
6 --> 
	6  / (!exitcond7)
	7  / (exitcond7)
7 --> 
	8  / (!exitcond6)
	32  / (exitcond6)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (!exitcond_i5)
	14  / (exitcond_i5)
13 --> 
	12  / true
14 --> 
	15  / (!exitcond_i9)
	16  / (exitcond_i9)
15 --> 
	14  / true
16 --> 
	17  / (!exitcond5)
	21  / (exitcond5)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	16  / true
21 --> 
	22  / (!exitcond4)
	26  / (exitcond4)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	21  / true
26 --> 
	27  / (!exitcond_i)
	28  / (exitcond_i)
27 --> 
	26  / true
28 --> 
	29  / true
29 --> 
	30  / (!exitcond_i6)
	31  / (exitcond_i6)
30 --> 
	29  / true
31 --> 
	7  / true
32 --> 
	33  / true
33 --> 
	34  / (!exitcond3)
	38  / (exitcond3)
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	33  / true
38 --> 
	39  / (!exitcond2)
	57  / (exitcond2)
39 --> 
	40  / (!exitcond1)
	54  / (exitcond1)
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	39  / true
54 --> 
	55  / (!exitcond_i1)
	38  / (exitcond_i1)
55 --> 
	56  / true
56 --> 
	54  / true
57 --> 
	58  / (!exitcond)
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	57  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%b_coeffs = alloca [509 x i16], align 2" [poly.c:335]   --->   Operation 61 'alloca' 'b_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%c_coeffs = alloca [509 x i16], align 2" [poly.c:335]   --->   Operation 62 'alloca' 'c_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%f_coeffs = alloca [509 x i16], align 2" [poly.c:335]   --->   Operation 63 'alloca' 'f_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%g_coeffs = alloca [509 x i16], align 2" [poly.c:335]   --->   Operation 64 'alloca' 'g_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_1 : Operation 65 [1/1] (1.35ns)   --->   "br label %1" [poly.c:339]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%i = phi i9 [ 1, %0 ], [ %i_10, %2 ]"   --->   Operation 66 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.34ns)   --->   "%exitcond10 = icmp eq i9 %i, -3" [poly.c:339]   --->   Operation 67 'icmp' 'exitcond10' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 508, i64 508, i64 508)"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %3, label %2" [poly.c:339]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = zext i9 %i to i64" [poly.c:340]   --->   Operation 70 'zext' 'tmp' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%b_coeffs_addr_1 = getelementptr [509 x i16]* %b_coeffs, i64 0, i64 %tmp" [poly.c:340]   --->   Operation 71 'getelementptr' 'b_coeffs_addr_1' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.77ns)   --->   "store i16 0, i16* %b_coeffs_addr_1, align 2" [poly.c:340]   --->   Operation 72 'store' <Predicate = (!exitcond10)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_2 : Operation 73 [1/1] (1.73ns)   --->   "%i_10 = add i9 %i, 1" [poly.c:339]   --->   Operation 73 'add' 'i_10' <Predicate = (!exitcond10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br label %1" [poly.c:339]   --->   Operation 74 'br' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [509 x i16]* %b_coeffs, i64 0, i64 0" [poly.c:341]   --->   Operation 75 'getelementptr' 'b_coeffs_addr' <Predicate = (exitcond10)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.77ns)   --->   "store i16 1, i16* %b_coeffs_addr, align 2" [poly.c:341]   --->   Operation 76 'store' <Predicate = (exitcond10)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_2 : Operation 77 [1/1] (1.35ns)   --->   "br label %4" [poly.c:344]   --->   Operation 77 'br' <Predicate = (exitcond10)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ 0, %3 ], [ %i_11, %5 ]"   --->   Operation 78 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.34ns)   --->   "%exitcond9 = icmp eq i9 %i_1, -3" [poly.c:344]   --->   Operation 79 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 80 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.73ns)   --->   "%i_11 = add i9 %i_1, 1" [poly.c:344]   --->   Operation 81 'add' 'i_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader16.preheader, label %5" [poly.c:344]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = zext i9 %i_1 to i64" [poly.c:345]   --->   Operation 83 'zext' 'tmp_s' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%c_coeffs_addr = getelementptr [509 x i16]* %c_coeffs, i64 0, i64 %tmp_s" [poly.c:345]   --->   Operation 84 'getelementptr' 'c_coeffs_addr' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.77ns)   --->   "store i16 0, i16* %c_coeffs_addr, align 2" [poly.c:345]   --->   Operation 85 'store' <Predicate = (!exitcond9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %4" [poly.c:344]   --->   Operation 86 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.35ns)   --->   "br label %.preheader16" [poly.c:348]   --->   Operation 87 'br' <Predicate = (exitcond9)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%i_2 = phi i9 [ %i_12, %6 ], [ 0, %.preheader16.preheader ]"   --->   Operation 88 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.34ns)   --->   "%exitcond8 = icmp eq i9 %i_2, -3" [poly.c:348]   --->   Operation 89 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 90 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.73ns)   --->   "%i_12 = add i9 %i_2, 1" [poly.c:348]   --->   Operation 91 'add' 'i_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader15.preheader, label %6" [poly.c:348]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_151 = zext i9 %i_2 to i64" [poly.c:349]   --->   Operation 93 'zext' 'tmp_151' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_151" [poly.c:349]   --->   Operation 94 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_4 : Operation 95 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:349]   --->   Operation 95 'load' 'a_coeffs_load' <Predicate = (!exitcond8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_4 : Operation 96 [1/1] (1.35ns)   --->   "br label %.preheader15" [poly.c:352]   --->   Operation 96 'br' <Predicate = (exitcond8)> <Delay = 1.35>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 97 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:349]   --->   Operation 97 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 %tmp_151" [poly.c:349]   --->   Operation 98 'getelementptr' 'temp_r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (2.77ns)   --->   "store i16 %a_coeffs_load, i16* %temp_r_coeffs_addr, align 2" [poly.c:349]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader16" [poly.c:348]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%i_3 = phi i9 [ %i_13, %7 ], [ 0, %.preheader15.preheader ]"   --->   Operation 101 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.34ns)   --->   "%exitcond7 = icmp eq i9 %i_3, -3" [poly.c:352]   --->   Operation 102 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 103 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.73ns)   --->   "%i_13 = add i9 %i_3, 1" [poly.c:352]   --->   Operation 104 'add' 'i_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader14.preheader, label %7" [poly.c:352]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_152 = zext i9 %i_3 to i64" [poly.c:353]   --->   Operation 106 'zext' 'tmp_152' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%g_coeffs_addr_1 = getelementptr [509 x i16]* %g_coeffs, i64 0, i64 %tmp_152" [poly.c:353]   --->   Operation 107 'getelementptr' 'g_coeffs_addr_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (2.77ns)   --->   "store i16 1, i16* %g_coeffs_addr_1, align 2" [poly.c:353]   --->   Operation 108 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader15" [poly.c:352]   --->   Operation 109 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%g_coeffs_addr = getelementptr [509 x i16]* %g_coeffs, i64 0, i64 0" [poly.c:357]   --->   Operation 110 'getelementptr' 'g_coeffs_addr' <Predicate = (exitcond7)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_1 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 0" [poly.c:357]   --->   Operation 111 'getelementptr' 'temp_r_coeffs_addr_1' <Predicate = (exitcond7)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_2 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 508" [poly.c:195->poly.c:369]   --->   Operation 112 'getelementptr' 'temp_r_coeffs_addr_2' <Predicate = (exitcond7)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%c_coeffs_addr_1 = getelementptr [509 x i16]* %c_coeffs, i64 0, i64 0" [poly.c:204->poly.c:370]   --->   Operation 113 'getelementptr' 'c_coeffs_addr_1' <Predicate = (exitcond7)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.35ns)   --->   "br label %.preheader14" [poly.c:355]   --->   Operation 114 'br' <Predicate = (exitcond7)> <Delay = 1.35>

State 7 <SV = 5> <Delay = 2.77>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%degg = phi i16 [ %degg_1, %poly_mulx.exit ], [ 508, %.preheader14.preheader ]"   --->   Operation 115 'phi' 'degg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%degf = phi i16 [ %degf_2, %poly_mulx.exit ], [ 508, %.preheader14.preheader ]"   --->   Operation 116 'phi' 'degf' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%k = phi i10 [ %k_3, %poly_mulx.exit ], [ 0, %.preheader14.preheader ]"   --->   Operation 117 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_6, %poly_mulx.exit ], [ 0, %.preheader14.preheader ]"   --->   Operation 118 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%done = phi i1 [ %tmp_253, %poly_mulx.exit ], [ true, %.preheader14.preheader ]" [poly.c:358]   --->   Operation 119 'phi' 'done' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (1.43ns)   --->   "%exitcond6 = icmp eq i10 %j, -9" [poly.c:355]   --->   Operation 120 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1015, i64 1015, i64 1015)"   --->   Operation 121 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (1.74ns)   --->   "%j_6 = add i10 %j, 1" [poly.c:355]   --->   Operation 122 'add' 'j_6' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %20, label %8" [poly.c:355]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [2/2] (2.77ns)   --->   "%g_coeffs_load = load i16* %g_coeffs_addr, align 2" [poly.c:357]   --->   Operation 124 'load' 'g_coeffs_load' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_7 : Operation 125 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_1 = load i16* %temp_r_coeffs_addr_1, align 2" [poly.c:357]   --->   Operation 125 'load' 'temp_r_coeffs_load_1' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_7 : Operation 126 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load = load i16* %temp_r_coeffs_addr_1, align 2" [poly.c:377]   --->   Operation 126 'load' 'temp_r_coeffs_load' <Predicate = (exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 8 <SV = 6> <Delay = 2.77>
ST_8 : Operation 127 [1/2] (2.77ns)   --->   "%g_coeffs_load = load i16* %g_coeffs_addr, align 2" [poly.c:357]   --->   Operation 127 'load' 'g_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_8 : Operation 128 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_1 = load i16* %temp_r_coeffs_addr_1, align 2" [poly.c:357]   --->   Operation 128 'load' 'temp_r_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 9 <SV = 7> <Delay = 6.35>
ST_9 : Operation 129 [1/1] (6.35ns) (root node of the DSP)   --->   "%tmp_154 = mul i16 %temp_r_coeffs_load_1, %g_coeffs_load" [poly.c:357]   --->   Operation 129 'mul' 'tmp_154' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 8> <Delay = 8.75>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_191 = shl i16 %tmp_154, 1" [poly.c:357]   --->   Operation 130 'shl' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (8.75ns)   --->   "%tmp_155 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_191)" [poly.c:357]   --->   Operation 131 'call' 'tmp_155' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_192 = trunc i16 %tmp_155 to i1" [poly.c:357]   --->   Operation 132 'trunc' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_155, i32 1)" [poly.c:357]   --->   Operation 133 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 2.65>
ST_11 : Operation 134 [1/1] (0.80ns)   --->   "%tmp_61_cast = or i1 %tmp_193, %tmp_192" [poly.c:357]   --->   Operation 134 'or' 'tmp_61_cast' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_254_cast = zext i16 %degf to i17" [poly.c:358]   --->   Operation 135 'zext' 'tmp_254_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_255_cast = zext i16 %degg to i17" [poly.c:358]   --->   Operation 136 'zext' 'tmp_255_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.84ns)   --->   "%tmp_156 = sub i17 %tmp_254_cast, %tmp_255_cast" [poly.c:358]   --->   Operation 137 'sub' 'tmp_156' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %tmp_156, i32 15)" [poly.c:358]   --->   Operation 138 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_64 = zext i1 %done to i16" [poly.c:358]   --->   Operation 139 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_64_cast = zext i1 %done to i10" [poly.c:358]   --->   Operation 140 'zext' 'tmp_64_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_cast)   --->   "%tmp21 = and i1 %tmp_61_cast, %done" [poly.c:358]   --->   Operation 141 'and' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_cast)   --->   "%swap = and i1 %tmp21, %tmp_194" [poly.c:358]   --->   Operation 142 'and' 'swap' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_i3_cast = select i1 %swap, i16 -1, i16 0" [poly.c:183->poly.c:360]   --->   Operation 143 'select' 'tmp_i3_cast' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (1.35ns)   --->   "br label %9" [poly.c:181->poly.c:360]   --->   Operation 144 'br' <Predicate = true> <Delay = 1.35>

State 12 <SV = 10> <Delay = 2.77>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%i_i4 = phi i9 [ 0, %8 ], [ %i_9, %10 ]"   --->   Operation 145 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (1.34ns)   --->   "%exitcond_i5 = icmp eq i9 %i_i4, -3" [poly.c:181->poly.c:360]   --->   Operation 146 'icmp' 'exitcond_i5' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 147 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (1.73ns)   --->   "%i_9 = add i9 %i_i4, 1" [poly.c:181->poly.c:360]   --->   Operation 148 'add' 'i_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %exitcond_i5, label %cswappoly.exit.preheader, label %10" [poly.c:181->poly.c:360]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_365_i = zext i9 %i_i4 to i64" [poly.c:183->poly.c:360]   --->   Operation 150 'zext' 'tmp_365_i' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_3 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 %tmp_365_i" [poly.c:183->poly.c:360]   --->   Operation 151 'getelementptr' 'temp_r_coeffs_addr_3' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_12 : Operation 152 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_3 = load i16* %temp_r_coeffs_addr_3, align 2" [poly.c:183->poly.c:360]   --->   Operation 152 'load' 'temp_r_coeffs_load_3' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%g_coeffs_addr_2 = getelementptr [509 x i16]* %g_coeffs, i64 0, i64 %tmp_365_i" [poly.c:183->poly.c:360]   --->   Operation 153 'getelementptr' 'g_coeffs_addr_2' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_12 : Operation 154 [2/2] (2.77ns)   --->   "%g_coeffs_load_1 = load i16* %g_coeffs_addr_2, align 2" [poly.c:183->poly.c:360]   --->   Operation 154 'load' 'g_coeffs_load_1' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_12 : Operation 155 [1/1] (1.35ns)   --->   "br label %cswappoly.exit" [poly.c:181->poly.c:361]   --->   Operation 155 'br' <Predicate = (exitcond_i5)> <Delay = 1.35>

State 13 <SV = 11> <Delay = 7.15>
ST_13 : Operation 156 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_3 = load i16* %temp_r_coeffs_addr_3, align 2" [poly.c:183->poly.c:360]   --->   Operation 156 'load' 'temp_r_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_13 : Operation 157 [1/2] (2.77ns)   --->   "%g_coeffs_load_1 = load i16* %g_coeffs_addr_2, align 2" [poly.c:183->poly.c:360]   --->   Operation 157 'load' 'g_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_13 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp_366_i = xor i16 %g_coeffs_load_1, %temp_r_coeffs_load_3" [poly.c:183->poly.c:360]   --->   Operation 158 'xor' 'tmp_366_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.80ns) (out node of the LUT)   --->   "%t = and i16 %tmp_366_i, %tmp_i3_cast" [poly.c:183->poly.c:360]   --->   Operation 159 'and' 't' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.80ns)   --->   "%tmp_367_i = xor i16 %temp_r_coeffs_load_3, %t" [poly.c:184->poly.c:360]   --->   Operation 160 'xor' 'tmp_367_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (2.77ns)   --->   "store i16 %tmp_367_i, i16* %temp_r_coeffs_addr_3, align 2" [poly.c:184->poly.c:360]   --->   Operation 161 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_13 : Operation 162 [1/1] (0.80ns)   --->   "%tmp_368_i = xor i16 %g_coeffs_load_1, %t" [poly.c:185->poly.c:360]   --->   Operation 162 'xor' 'tmp_368_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (2.77ns)   --->   "store i16 %tmp_368_i, i16* %g_coeffs_addr_2, align 2" [poly.c:185->poly.c:360]   --->   Operation 163 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "br label %9" [poly.c:181->poly.c:360]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 2.77>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%i_i8 = phi i9 [ %i_15, %11 ], [ 0, %cswappoly.exit.preheader ]"   --->   Operation 165 'phi' 'i_i8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (1.34ns)   --->   "%exitcond_i9 = icmp eq i9 %i_i8, -3" [poly.c:181->poly.c:361]   --->   Operation 166 'icmp' 'exitcond_i9' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 167 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (1.73ns)   --->   "%i_15 = add i9 %i_i8, 1" [poly.c:181->poly.c:361]   --->   Operation 168 'add' 'i_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %exitcond_i9, label %cswappoly.exit20, label %11" [poly.c:181->poly.c:361]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_365_i1 = zext i9 %i_i8 to i64" [poly.c:183->poly.c:361]   --->   Operation 170 'zext' 'tmp_365_i1' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%b_coeffs_addr_3 = getelementptr [509 x i16]* %b_coeffs, i64 0, i64 %tmp_365_i1" [poly.c:183->poly.c:361]   --->   Operation 171 'getelementptr' 'b_coeffs_addr_3' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_14 : Operation 172 [2/2] (2.77ns)   --->   "%b_coeffs_load_1 = load i16* %b_coeffs_addr_3, align 2" [poly.c:183->poly.c:361]   --->   Operation 172 'load' 'b_coeffs_load_1' <Predicate = (!exitcond_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%c_coeffs_addr_2 = getelementptr [509 x i16]* %c_coeffs, i64 0, i64 %tmp_365_i1" [poly.c:183->poly.c:361]   --->   Operation 173 'getelementptr' 'c_coeffs_addr_2' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_14 : Operation 174 [2/2] (2.77ns)   --->   "%c_coeffs_load_1 = load i16* %c_coeffs_addr_2, align 2" [poly.c:183->poly.c:361]   --->   Operation 174 'load' 'c_coeffs_load_1' <Predicate = (!exitcond_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_14 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_161 = xor i16 %degf, %degg" [poly.c:362]   --->   Operation 175 'xor' 'tmp_161' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp22 = and i1 %tmp_194, %done" [poly.c:362]   --->   Operation 176 'and' 'tmp22' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_162 = and i1 %tmp22, %tmp_61_cast" [poly.c:362]   --->   Operation 177 'and' 'tmp_162' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_261_cast = select i1 %tmp_162, i16 -1, i16 0" [poly.c:362]   --->   Operation 178 'select' 'tmp_261_cast' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_163 = and i16 %tmp_161, %tmp_261_cast" [poly.c:363]   --->   Operation 179 'and' 'tmp_163' <Predicate = (exitcond_i9)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.80ns)   --->   "%degf_1 = xor i16 %tmp_163, %degf" [poly.c:363]   --->   Operation 180 'xor' 'degf_1' <Predicate = (exitcond_i9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.80ns)   --->   "%degg_1 = xor i16 %tmp_163, %degg" [poly.c:364]   --->   Operation 181 'xor' 'degg_1' <Predicate = (exitcond_i9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_165)   --->   "%tmp_164 = select i1 %done, i16 -1, i16 0" [poly.c:366]   --->   Operation 182 'select' 'tmp_164' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_165 = and i16 %tmp_155, %tmp_164" [poly.c:366]   --->   Operation 183 'and' 'tmp_165' <Predicate = (exitcond_i9)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (1.35ns)   --->   "br label %12" [poly.c:366]   --->   Operation 184 'br' <Predicate = (exitcond_i9)> <Delay = 1.35>

State 15 <SV = 12> <Delay = 7.15>
ST_15 : Operation 185 [1/2] (2.77ns)   --->   "%b_coeffs_load_1 = load i16* %b_coeffs_addr_3, align 2" [poly.c:183->poly.c:361]   --->   Operation 185 'load' 'b_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_15 : Operation 186 [1/2] (2.77ns)   --->   "%c_coeffs_load_1 = load i16* %c_coeffs_addr_2, align 2" [poly.c:183->poly.c:361]   --->   Operation 186 'load' 'c_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_15 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%tmp_366_i1 = xor i16 %c_coeffs_load_1, %b_coeffs_load_1" [poly.c:183->poly.c:361]   --->   Operation 187 'xor' 'tmp_366_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.80ns) (out node of the LUT)   --->   "%t_1 = and i16 %tmp_366_i1, %tmp_i3_cast" [poly.c:183->poly.c:361]   --->   Operation 188 'and' 't_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.80ns)   --->   "%tmp_367_i1 = xor i16 %b_coeffs_load_1, %t_1" [poly.c:184->poly.c:361]   --->   Operation 189 'xor' 'tmp_367_i1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (2.77ns)   --->   "store i16 %tmp_367_i1, i16* %b_coeffs_addr_3, align 2" [poly.c:184->poly.c:361]   --->   Operation 190 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_15 : Operation 191 [1/1] (0.80ns)   --->   "%tmp_368_i1 = xor i16 %c_coeffs_load_1, %t_1" [poly.c:185->poly.c:361]   --->   Operation 191 'xor' 'tmp_368_i1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (2.77ns)   --->   "store i16 %tmp_368_i1, i16* %c_coeffs_addr_2, align 2" [poly.c:185->poly.c:361]   --->   Operation 192 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "br label %cswappoly.exit" [poly.c:181->poly.c:361]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 12> <Delay = 2.77>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%i_4 = phi i9 [ 0, %cswappoly.exit20 ], [ %i_17, %13 ]"   --->   Operation 194 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (1.34ns)   --->   "%exitcond5 = icmp eq i9 %i_4, -3" [poly.c:366]   --->   Operation 195 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 196 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (1.73ns)   --->   "%i_17 = add i9 %i_4, 1" [poly.c:366]   --->   Operation 197 'add' 'i_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader13.preheader, label %13" [poly.c:366]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_173 = zext i9 %i_4 to i64" [poly.c:366]   --->   Operation 199 'zext' 'tmp_173' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_5 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 %tmp_173" [poly.c:366]   --->   Operation 200 'getelementptr' 'temp_r_coeffs_addr_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%g_coeffs_addr_3 = getelementptr [509 x i16]* %g_coeffs, i64 0, i64 %tmp_173" [poly.c:366]   --->   Operation 201 'getelementptr' 'g_coeffs_addr_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 202 [2/2] (2.77ns)   --->   "%g_coeffs_load_2 = load i16* %g_coeffs_addr_3, align 2" [poly.c:366]   --->   Operation 202 'load' 'g_coeffs_load_2' <Predicate = (!exitcond5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_16 : Operation 203 [1/1] (1.35ns)   --->   "br label %.preheader13" [poly.c:367]   --->   Operation 203 'br' <Predicate = (exitcond5)> <Delay = 1.35>

State 17 <SV = 13> <Delay = 2.77>
ST_17 : Operation 204 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_4 = load i16* %temp_r_coeffs_addr_5, align 2" [poly.c:366]   --->   Operation 204 'load' 'temp_r_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_17 : Operation 205 [1/2] (2.77ns)   --->   "%g_coeffs_load_2 = load i16* %g_coeffs_addr_3, align 2" [poly.c:366]   --->   Operation 205 'load' 'g_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 18 <SV = 14> <Delay = 6.35>
ST_18 : Operation 206 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_4 = load i16* %temp_r_coeffs_addr_5, align 2" [poly.c:366]   --->   Operation 206 'load' 'temp_r_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_18 : Operation 207 [1/1] (2.82ns) (grouped into DSP with root node tmp_176)   --->   "%tmp_174 = mul i16 %g_coeffs_load_2, %tmp_165" [poly.c:366]   --->   Operation 207 'mul' 'tmp_174' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 208 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_176 = add i16 %temp_r_coeffs_load_4, %tmp_174" [poly.c:366]   --->   Operation 208 'add' 'tmp_176' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 15> <Delay = 8.75>
ST_19 : Operation 209 [1/1] (8.75ns)   --->   "%tmp_177 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_176)" [poly.c:366]   --->   Operation 209 'call' 'tmp_177' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 2.77>
ST_20 : Operation 210 [1/1] (2.77ns)   --->   "store i16 %tmp_177, i16* %temp_r_coeffs_addr_5, align 2" [poly.c:366]   --->   Operation 210 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "br label %12" [poly.c:366]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 13> <Delay = 2.77>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%i_5 = phi i9 [ %i_19, %14 ], [ 0, %.preheader13.preheader ]"   --->   Operation 212 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (1.34ns)   --->   "%exitcond4 = icmp eq i9 %i_5, -3" [poly.c:367]   --->   Operation 213 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 214 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (1.73ns)   --->   "%i_19 = add i9 %i_5, 1" [poly.c:367]   --->   Operation 215 'add' 'i_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %15, label %14" [poly.c:367]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_178 = zext i9 %i_5 to i64" [poly.c:367]   --->   Operation 217 'zext' 'tmp_178' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%b_coeffs_addr_4 = getelementptr [509 x i16]* %b_coeffs, i64 0, i64 %tmp_178" [poly.c:367]   --->   Operation 218 'getelementptr' 'b_coeffs_addr_4' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "%c_coeffs_addr_3 = getelementptr [509 x i16]* %c_coeffs, i64 0, i64 %tmp_178" [poly.c:367]   --->   Operation 219 'getelementptr' 'c_coeffs_addr_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_21 : Operation 220 [2/2] (2.77ns)   --->   "%c_coeffs_load_2 = load i16* %c_coeffs_addr_3, align 2" [poly.c:367]   --->   Operation 220 'load' 'c_coeffs_load_2' <Predicate = (!exitcond4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_21 : Operation 221 [1/1] (0.80ns)   --->   "%tmp_i = xor i1 %done, true" [poly.c:194->poly.c:369]   --->   Operation 221 'xor' 'tmp_i' <Predicate = (exitcond4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 222 [1/1] (1.35ns)   --->   "br label %16" [poly.c:193->poly.c:369]   --->   Operation 222 'br' <Predicate = (exitcond4)> <Delay = 1.35>

State 22 <SV = 14> <Delay = 2.77>
ST_22 : Operation 223 [2/2] (2.77ns)   --->   "%b_coeffs_load_2 = load i16* %b_coeffs_addr_4, align 2" [poly.c:367]   --->   Operation 223 'load' 'b_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_22 : Operation 224 [1/2] (2.77ns)   --->   "%c_coeffs_load_2 = load i16* %c_coeffs_addr_3, align 2" [poly.c:367]   --->   Operation 224 'load' 'c_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 23 <SV = 15> <Delay = 6.35>
ST_23 : Operation 225 [1/2] (2.77ns)   --->   "%b_coeffs_load_2 = load i16* %b_coeffs_addr_4, align 2" [poly.c:367]   --->   Operation 225 'load' 'b_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_23 : Operation 226 [1/1] (2.82ns) (grouped into DSP with root node tmp_180)   --->   "%tmp_179 = mul i16 %c_coeffs_load_2, %tmp_165" [poly.c:367]   --->   Operation 226 'mul' 'tmp_179' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 227 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_180 = add i16 %b_coeffs_load_2, %tmp_179" [poly.c:367]   --->   Operation 227 'add' 'tmp_180' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 16> <Delay = 8.75>
ST_24 : Operation 228 [1/1] (8.75ns)   --->   "%tmp_181 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_180)" [poly.c:367]   --->   Operation 228 'call' 'tmp_181' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 17> <Delay = 2.77>
ST_25 : Operation 229 [1/1] (2.77ns)   --->   "store i16 %tmp_181, i16* %b_coeffs_addr_4, align 2" [poly.c:367]   --->   Operation 229 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_25 : Operation 230 [1/1] (0.00ns)   --->   "br label %.preheader13" [poly.c:367]   --->   Operation 230 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 14> <Delay = 4.50>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%i_i = phi i9 [ 1, %15 ], [ %i_21, %17 ]"   --->   Operation 231 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (1.34ns)   --->   "%exitcond_i = icmp eq i9 %i_i, -3" [poly.c:193->poly.c:369]   --->   Operation 232 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 508, i64 508, i64 508)"   --->   Operation 233 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_divx.exit, label %17" [poly.c:193->poly.c:369]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_112_i = zext i9 %i_i to i64" [poly.c:194->poly.c:369]   --->   Operation 235 'zext' 'tmp_112_i' <Predicate = (!exitcond_i & done)> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_6 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 %tmp_112_i" [poly.c:194->poly.c:369]   --->   Operation 236 'getelementptr' 'temp_r_coeffs_addr_6' <Predicate = (!exitcond_i & done)> <Delay = 0.00>
ST_26 : Operation 237 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_5 = load i16* %temp_r_coeffs_addr_6, align 2" [poly.c:194->poly.c:369]   --->   Operation 237 'load' 'temp_r_coeffs_load_5' <Predicate = (!exitcond_i & done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_26 : Operation 238 [1/1] (1.73ns)   --->   "%tmp_113_i = add i9 %i_i, -1" [poly.c:194->poly.c:369]   --->   Operation 238 'add' 'tmp_113_i' <Predicate = (!exitcond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_114_i = zext i9 %tmp_113_i to i64" [poly.c:194->poly.c:369]   --->   Operation 239 'zext' 'tmp_114_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_7 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 %tmp_114_i" [poly.c:194->poly.c:369]   --->   Operation 240 'getelementptr' 'temp_r_coeffs_addr_7' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_26 : Operation 241 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_6 = load i16* %temp_r_coeffs_addr_7, align 2" [poly.c:194->poly.c:369]   --->   Operation 241 'load' 'temp_r_coeffs_load_6' <Predicate = (!exitcond_i & !done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_26 : Operation 242 [1/1] (1.73ns)   --->   "%i_21 = add i9 %i_i, 1" [poly.c:193->poly.c:369]   --->   Operation 242 'add' 'i_21' <Predicate = (!exitcond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 243 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_2 = load i16* %temp_r_coeffs_addr_2, align 2" [poly.c:195->poly.c:369]   --->   Operation 243 'load' 'temp_r_coeffs_load_2' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 27 <SV = 15> <Delay = 6.60>
ST_27 : Operation 244 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_5 = load i16* %temp_r_coeffs_addr_6, align 2" [poly.c:194->poly.c:369]   --->   Operation 244 'load' 'temp_r_coeffs_load_5' <Predicate = (done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_27 : Operation 245 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_6 = load i16* %temp_r_coeffs_addr_7, align 2" [poly.c:194->poly.c:369]   --->   Operation 245 'load' 'temp_r_coeffs_load_6' <Predicate = (!done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_27 : Operation 246 [1/1] (1.06ns)   --->   "%tmp_115_i = select i1 %done, i16 %temp_r_coeffs_load_5, i16 %temp_r_coeffs_load_6" [poly.c:194->poly.c:369]   --->   Operation 246 'select' 'tmp_115_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 247 [1/1] (2.77ns)   --->   "store i16 %tmp_115_i, i16* %temp_r_coeffs_addr_7, align 2" [poly.c:194->poly.c:369]   --->   Operation 247 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_27 : Operation 248 [1/1] (0.00ns)   --->   "br label %16" [poly.c:193->poly.c:369]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 15> <Delay = 6.35>
ST_28 : Operation 249 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_2 = load i16* %temp_r_coeffs_addr_2, align 2" [poly.c:195->poly.c:369]   --->   Operation 249 'load' 'temp_r_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_28 : Operation 250 [1/1] (0.81ns)   --->   "%tmp_i_51 = select i1 %tmp_i, i16 -1, i16 0" [poly.c:195->poly.c:369]   --->   Operation 250 'select' 'tmp_i_51' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 251 [1/1] (0.80ns)   --->   "%tmp_111_i = and i16 %temp_r_coeffs_load_2, %tmp_i_51" [poly.c:195->poly.c:369]   --->   Operation 251 'and' 'tmp_111_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 252 [1/1] (2.77ns)   --->   "store i16 %tmp_111_i, i16* %temp_r_coeffs_addr_2, align 2" [poly.c:195->poly.c:369]   --->   Operation 252 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_28 : Operation 253 [1/1] (1.35ns)   --->   "br label %18" [poly.c:202->poly.c:370]   --->   Operation 253 'br' <Predicate = true> <Delay = 1.35>

State 29 <SV = 16> <Delay = 4.50>
ST_29 : Operation 254 [1/1] (0.00ns)   --->   "%i_i5 = phi i9 [ 1, %poly_divx.exit ], [ %i_22, %19 ]"   --->   Operation 254 'phi' 'i_i5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 255 [1/1] (1.34ns)   --->   "%exitcond_i6 = icmp eq i9 %i_i5, -3" [poly.c:202->poly.c:370]   --->   Operation 255 'icmp' 'exitcond_i6' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 256 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 508, i64 508, i64 508)"   --->   Operation 256 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %exitcond_i6, label %poly_mulx.exit, label %19" [poly.c:202->poly.c:370]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 258 [1/1] (1.73ns)   --->   "%tmp_106_i = sub i9 -4, %i_i5" [poly.c:203->poly.c:370]   --->   Operation 258 'sub' 'tmp_106_i' <Predicate = (!exitcond_i6 & done)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_107_i = zext i9 %tmp_106_i to i64" [poly.c:203->poly.c:370]   --->   Operation 259 'zext' 'tmp_107_i' <Predicate = (!exitcond_i6 & done)> <Delay = 0.00>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%c_coeffs_addr_4 = getelementptr [509 x i16]* %c_coeffs, i64 0, i64 %tmp_107_i" [poly.c:203->poly.c:370]   --->   Operation 260 'getelementptr' 'c_coeffs_addr_4' <Predicate = (!exitcond_i6 & done)> <Delay = 0.00>
ST_29 : Operation 261 [2/2] (2.77ns)   --->   "%c_coeffs_load_3 = load i16* %c_coeffs_addr_4, align 2" [poly.c:203->poly.c:370]   --->   Operation 261 'load' 'c_coeffs_load_3' <Predicate = (!exitcond_i6 & done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_29 : Operation 262 [1/1] (1.73ns)   --->   "%tmp_108_i = sub i9 -3, %i_i5" [poly.c:203->poly.c:370]   --->   Operation 262 'sub' 'tmp_108_i' <Predicate = (!exitcond_i6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_109_i = zext i9 %tmp_108_i to i64" [poly.c:203->poly.c:370]   --->   Operation 263 'zext' 'tmp_109_i' <Predicate = (!exitcond_i6)> <Delay = 0.00>
ST_29 : Operation 264 [1/1] (0.00ns)   --->   "%c_coeffs_addr_5 = getelementptr [509 x i16]* %c_coeffs, i64 0, i64 %tmp_109_i" [poly.c:203->poly.c:370]   --->   Operation 264 'getelementptr' 'c_coeffs_addr_5' <Predicate = (!exitcond_i6)> <Delay = 0.00>
ST_29 : Operation 265 [2/2] (2.77ns)   --->   "%c_coeffs_load_4 = load i16* %c_coeffs_addr_5, align 2" [poly.c:203->poly.c:370]   --->   Operation 265 'load' 'c_coeffs_load_4' <Predicate = (!exitcond_i6 & !done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_29 : Operation 266 [1/1] (1.73ns)   --->   "%i_22 = add i9 %i_i5, 1" [poly.c:202->poly.c:370]   --->   Operation 266 'add' 'i_22' <Predicate = (!exitcond_i6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 267 [2/2] (2.77ns)   --->   "%c_coeffs_load = load i16* %c_coeffs_addr_1, align 2" [poly.c:204->poly.c:370]   --->   Operation 267 'load' 'c_coeffs_load' <Predicate = (exitcond_i6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_29 : Operation 268 [1/1] (1.84ns)   --->   "%degf_2 = sub i16 %degf_1, %tmp_64" [poly.c:371]   --->   Operation 268 'sub' 'degf_2' <Predicate = (exitcond_i6)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 269 [1/1] (1.74ns)   --->   "%k_3 = add i10 %tmp_64_cast, %k" [poly.c:372]   --->   Operation 269 'add' 'k_3' <Predicate = (exitcond_i6)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 270 [1/1] (1.84ns)   --->   "%tmp_182 = sub i16 0, %degf_2" [poly.c:374]   --->   Operation 270 'sub' 'tmp_182' <Predicate = (exitcond_i6)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_182, i32 15)" [poly.c:374]   --->   Operation 271 'bitselect' 'tmp_253' <Predicate = (exitcond_i6)> <Delay = 0.00>

State 30 <SV = 17> <Delay = 6.60>
ST_30 : Operation 272 [1/2] (2.77ns)   --->   "%c_coeffs_load_3 = load i16* %c_coeffs_addr_4, align 2" [poly.c:203->poly.c:370]   --->   Operation 272 'load' 'c_coeffs_load_3' <Predicate = (done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_30 : Operation 273 [1/2] (2.77ns)   --->   "%c_coeffs_load_4 = load i16* %c_coeffs_addr_5, align 2" [poly.c:203->poly.c:370]   --->   Operation 273 'load' 'c_coeffs_load_4' <Predicate = (!done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_30 : Operation 274 [1/1] (1.06ns)   --->   "%tmp_110_i = select i1 %done, i16 %c_coeffs_load_3, i16 %c_coeffs_load_4" [poly.c:203->poly.c:370]   --->   Operation 274 'select' 'tmp_110_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 275 [1/1] (2.77ns)   --->   "store i16 %tmp_110_i, i16* %c_coeffs_addr_5, align 2" [poly.c:203->poly.c:370]   --->   Operation 275 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_30 : Operation 276 [1/1] (0.00ns)   --->   "br label %18" [poly.c:202->poly.c:370]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 17> <Delay = 6.35>
ST_31 : Operation 277 [1/2] (2.77ns)   --->   "%c_coeffs_load = load i16* %c_coeffs_addr_1, align 2" [poly.c:204->poly.c:370]   --->   Operation 277 'load' 'c_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_31 : Operation 278 [1/1] (0.80ns)   --->   "%tmp_105_i = and i16 %c_coeffs_load, %tmp_i_51" [poly.c:204->poly.c:370]   --->   Operation 278 'and' 'tmp_105_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 279 [1/1] (2.77ns)   --->   "store i16 %tmp_105_i, i16* %c_coeffs_addr_1, align 2" [poly.c:204->poly.c:370]   --->   Operation 279 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_31 : Operation 280 [1/1] (0.00ns)   --->   "br label %.preheader14" [poly.c:355]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 6> <Delay = 3.49>
ST_32 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node k_2)   --->   "%k_cast = zext i10 %k to i11" [poly.c:355]   --->   Operation 281 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 282 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load = load i16* %temp_r_coeffs_addr_1, align 2" [poly.c:377]   --->   Operation 282 'load' 'temp_r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_32 : Operation 283 [1/1] (1.74ns)   --->   "%tmp_153 = sub i10 508, %k" [poly.c:378]   --->   Operation 283 'sub' 'tmp_153' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node k_2)   --->   "%tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_153, i32 9)" [poly.c:378]   --->   Operation 284 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node k_2)   --->   "%tmp_244_cast_cast = select i1 %tmp_175, i11 509, i11 0" [poly.c:378]   --->   Operation 285 'select' 'tmp_244_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 286 [1/1] (1.74ns) (out node of the LUT)   --->   "%k_2 = sub i11 %k_cast, %tmp_244_cast_cast" [poly.c:378]   --->   Operation 286 'sub' 'k_2' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 287 [1/1] (0.00ns)   --->   "%k_2_cast = sext i11 %k_2 to i16" [poly.c:378]   --->   Operation 287 'sext' 'k_2_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 288 [1/1] (1.35ns)   --->   "br label %21" [poly.c:384]   --->   Operation 288 'br' <Predicate = true> <Delay = 1.35>

State 33 <SV = 7> <Delay = 2.77>
ST_33 : Operation 289 [1/1] (0.00ns)   --->   "%i_6 = phi i9 [ 0, %20 ], [ %i_14, %22 ]"   --->   Operation 289 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 290 [1/1] (1.34ns)   --->   "%exitcond3 = icmp eq i9 %i_6, -3" [poly.c:384]   --->   Operation 290 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 291 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 291 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 292 [1/1] (1.73ns)   --->   "%i_14 = add i9 %i_6, 1" [poly.c:384]   --->   Operation 292 'add' 'i_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 293 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader12.preheader, label %22" [poly.c:384]   --->   Operation 293 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_157 = zext i9 %i_6 to i64" [poly.c:385]   --->   Operation 294 'zext' 'tmp_157' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_33 : Operation 295 [1/1] (0.00ns)   --->   "%b_coeffs_addr_2 = getelementptr [509 x i16]* %b_coeffs, i64 0, i64 %tmp_157" [poly.c:385]   --->   Operation 295 'getelementptr' 'b_coeffs_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_33 : Operation 296 [2/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_2, align 2" [poly.c:385]   --->   Operation 296 'load' 'b_coeffs_load' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_33 : Operation 297 [1/1] (1.35ns)   --->   "br label %.preheader12" [poly.c:387]   --->   Operation 297 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 34 <SV = 8> <Delay = 2.77>
ST_34 : Operation 298 [1/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_2, align 2" [poly.c:385]   --->   Operation 298 'load' 'b_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 35 <SV = 9> <Delay = 6.35>
ST_35 : Operation 299 [1/1] (6.35ns) (root node of the DSP)   --->   "%tmp_158 = mul i16 %temp_r_coeffs_load, %b_coeffs_load" [poly.c:385]   --->   Operation 299 'mul' 'tmp_158' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 10> <Delay = 8.75>
ST_36 : Operation 300 [1/1] (8.75ns)   --->   "%tmp_159 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_158)" [poly.c:385]   --->   Operation 300 'call' 'tmp_159' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 11> <Delay = 2.77>
ST_37 : Operation 301 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 %tmp_157" [poly.c:385]   --->   Operation 301 'getelementptr' 'r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 302 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr, i16 %tmp_159, i2 -1)" [poly.c:385]   --->   Operation 302 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_37 : Operation 303 [1/1] (0.00ns)   --->   "br label %21" [poly.c:384]   --->   Operation 303 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 8> <Delay = 1.88>
ST_38 : Operation 304 [1/1] (0.00ns)   --->   "%k_1 = phi i16 [ %k_5, %cmov.exit ], [ %k_2_cast, %.preheader12.preheader ]"   --->   Operation 304 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 305 [1/1] (0.00ns)   --->   "%i_7 = phi i4 [ %i_20, %cmov.exit ], [ 0, %.preheader12.preheader ]"   --->   Operation 305 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 306 [1/1] (0.00ns)   --->   "%i_7_cast = zext i4 %i_7 to i10" [poly.c:387]   --->   Operation 306 'zext' 'i_7_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 307 [1/1] (1.21ns)   --->   "%exitcond2 = icmp eq i4 %i_7, -6" [poly.c:387]   --->   Operation 307 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 308 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 308 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 309 [1/1] (1.49ns)   --->   "%i_20 = add i4 %i_7, 1" [poly.c:387]   --->   Operation 309 'add' 'i_20' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 310 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %.preheader11.preheader" [poly.c:387]   --->   Operation 310 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 311 [1/1] (1.88ns)   --->   "%tmp_160 = shl i10 1, %i_7_cast" [poly.c:389]   --->   Operation 311 'shl' 'tmp_160' <Predicate = (!exitcond2)> <Delay = 1.88> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 312 [1/1] (1.35ns)   --->   "br label %.preheader11" [poly.c:388]   --->   Operation 312 'br' <Predicate = (!exitcond2)> <Delay = 1.35>
ST_38 : Operation 313 [1/1] (0.00ns)   --->   "%r_coeffs_addr_2 = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 508" [poly.c:398]   --->   Operation 313 'getelementptr' 'r_coeffs_addr_2' <Predicate = (exitcond2)> <Delay = 0.00>
ST_38 : Operation 314 [1/1] (1.35ns)   --->   "br label %.preheader" [poly.c:397]   --->   Operation 314 'br' <Predicate = (exitcond2)> <Delay = 1.35>

State 39 <SV = 9> <Delay = 4.57>
ST_39 : Operation 315 [1/1] (0.00ns)   --->   "%j_1 = phi i9 [ %j_7, %23 ], [ 0, %.preheader11.preheader ]"   --->   Operation 315 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 316 [1/1] (0.00ns)   --->   "%j_1_cast = zext i9 %j_1 to i10" [poly.c:388]   --->   Operation 316 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 317 [1/1] (1.34ns)   --->   "%exitcond1 = icmp eq i9 %j_1, -3" [poly.c:388]   --->   Operation 317 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 318 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 318 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 319 [1/1] (1.73ns)   --->   "%j_7 = add i9 %j_1, 1" [poly.c:388]   --->   Operation 319 'add' 'j_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 320 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %24, label %23" [poly.c:388]   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 321 [1/1] (1.74ns)   --->   "%tmp_169 = add i10 %tmp_160, %j_1_cast" [poly.c:389]   --->   Operation 321 'add' 'tmp_169' <Predicate = (!exitcond1)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 322 [14/14] (2.82ns)   --->   "%tmp_170 = urem i10 %tmp_169, 509" [poly.c:389]   --->   Operation 322 'urem' 'tmp_170' <Predicate = (!exitcond1)> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_196 = trunc i16 %k_1 to i1" [poly.c:391]   --->   Operation 323 'trunc' 'tmp_196' <Predicate = (exitcond1)> <Delay = 0.00>
ST_39 : Operation 324 [1/1] (0.81ns)   --->   "%b_assign_1_cast = select i1 %tmp_196, i8 -1, i8 0" [verify.c:23->poly.c:391]   --->   Operation 324 'select' 'b_assign_1_cast' <Predicate = (exitcond1)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 325 [1/1] (1.35ns)   --->   "br label %25" [verify.c:24->poly.c:391]   --->   Operation 325 'br' <Predicate = (exitcond1)> <Delay = 1.35>

State 40 <SV = 10> <Delay = 2.82>
ST_40 : Operation 326 [13/14] (2.82ns)   --->   "%tmp_170 = urem i10 %tmp_169, 509" [poly.c:389]   --->   Operation 326 'urem' 'tmp_170' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 11> <Delay = 2.82>
ST_41 : Operation 327 [12/14] (2.82ns)   --->   "%tmp_170 = urem i10 %tmp_169, 509" [poly.c:389]   --->   Operation 327 'urem' 'tmp_170' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 12> <Delay = 2.82>
ST_42 : Operation 328 [11/14] (2.82ns)   --->   "%tmp_170 = urem i10 %tmp_169, 509" [poly.c:389]   --->   Operation 328 'urem' 'tmp_170' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 13> <Delay = 2.82>
ST_43 : Operation 329 [10/14] (2.82ns)   --->   "%tmp_170 = urem i10 %tmp_169, 509" [poly.c:389]   --->   Operation 329 'urem' 'tmp_170' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 14> <Delay = 2.82>
ST_44 : Operation 330 [9/14] (2.82ns)   --->   "%tmp_170 = urem i10 %tmp_169, 509" [poly.c:389]   --->   Operation 330 'urem' 'tmp_170' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 15> <Delay = 2.82>
ST_45 : Operation 331 [8/14] (2.82ns)   --->   "%tmp_170 = urem i10 %tmp_169, 509" [poly.c:389]   --->   Operation 331 'urem' 'tmp_170' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 16> <Delay = 2.82>
ST_46 : Operation 332 [7/14] (2.82ns)   --->   "%tmp_170 = urem i10 %tmp_169, 509" [poly.c:389]   --->   Operation 332 'urem' 'tmp_170' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 17> <Delay = 2.82>
ST_47 : Operation 333 [6/14] (2.82ns)   --->   "%tmp_170 = urem i10 %tmp_169, 509" [poly.c:389]   --->   Operation 333 'urem' 'tmp_170' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 18> <Delay = 2.82>
ST_48 : Operation 334 [5/14] (2.82ns)   --->   "%tmp_170 = urem i10 %tmp_169, 509" [poly.c:389]   --->   Operation 334 'urem' 'tmp_170' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 19> <Delay = 2.82>
ST_49 : Operation 335 [4/14] (2.82ns)   --->   "%tmp_170 = urem i10 %tmp_169, 509" [poly.c:389]   --->   Operation 335 'urem' 'tmp_170' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 20> <Delay = 2.82>
ST_50 : Operation 336 [3/14] (2.82ns)   --->   "%tmp_170 = urem i10 %tmp_169, 509" [poly.c:389]   --->   Operation 336 'urem' 'tmp_170' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 21> <Delay = 2.82>
ST_51 : Operation 337 [2/14] (2.82ns)   --->   "%tmp_170 = urem i10 %tmp_169, 509" [poly.c:389]   --->   Operation 337 'urem' 'tmp_170' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 22> <Delay = 5.59>
ST_52 : Operation 338 [1/14] (2.82ns)   --->   "%tmp_170 = urem i10 %tmp_169, 509" [poly.c:389]   --->   Operation 338 'urem' 'tmp_170' <Predicate = true> <Delay = 2.82> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_171 = zext i10 %tmp_170 to i64" [poly.c:389]   --->   Operation 339 'zext' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 340 [1/1] (0.00ns)   --->   "%r_coeffs_addr_4 = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 %tmp_171" [poly.c:389]   --->   Operation 340 'getelementptr' 'r_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 341 [2/2] (2.77ns)   --->   "%r_coeffs_load_2 = load i16* %r_coeffs_addr_4, align 2" [poly.c:389]   --->   Operation 341 'load' 'r_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>

State 53 <SV = 23> <Delay = 5.54>
ST_53 : Operation 342 [1/2] (2.77ns)   --->   "%r_coeffs_load_2 = load i16* %r_coeffs_addr_4, align 2" [poly.c:389]   --->   Operation 342 'load' 'r_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_53 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_172 = zext i9 %j_1 to i64" [poly.c:389]   --->   Operation 343 'zext' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 344 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_4 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 %tmp_172" [poly.c:389]   --->   Operation 344 'getelementptr' 'temp_r_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 345 [1/1] (2.77ns)   --->   "store i16 %r_coeffs_load_2, i16* %temp_r_coeffs_addr_4, align 2" [poly.c:389]   --->   Operation 345 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_53 : Operation 346 [1/1] (0.00ns)   --->   "br label %.preheader11" [poly.c:388]   --->   Operation 346 'br' <Predicate = true> <Delay = 0.00>

State 54 <SV = 10> <Delay = 7.65>
ST_54 : Operation 347 [1/1] (0.00ns)   --->   "%i_i1 = phi i10 [ 0, %24 ], [ %i_18, %26 ]"   --->   Operation 347 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 348 [1/1] (1.43ns)   --->   "%exitcond_i1 = icmp eq i10 %i_i1, -6" [verify.c:24->poly.c:391]   --->   Operation 348 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 349 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1018, i64 1018, i64 1018) nounwind"   --->   Operation 349 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 350 [1/1] (1.74ns)   --->   "%i_18 = add i10 %i_i1, 1" [verify.c:24->poly.c:391]   --->   Operation 350 'add' 'i_18' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 351 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %cmov.exit, label %26" [verify.c:24->poly.c:391]   --->   Operation 351 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_197 = trunc i10 %i_i1 to i1" [verify.c:24->poly.c:391]   --->   Operation 352 'trunc' 'tmp_197' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_54 : Operation 353 [1/1] (0.00ns)   --->   "%adjSize = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_i1, i32 1, i32 9)" [verify.c:25->poly.c:391]   --->   Operation 353 'partselect' 'adjSize' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_54 : Operation 354 [1/1] (0.00ns)   --->   "%adjSize340_cast = zext i9 %adjSize to i16" [verify.c:25->poly.c:391]   --->   Operation 354 'zext' 'adjSize340_cast' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_54 : Operation 355 [1/1] (1.84ns)   --->   "%mem_index_gep = add i16 -21270, %adjSize340_cast" [verify.c:25->poly.c:391]   --->   Operation 355 'add' 'mem_index_gep' <Predicate = (!exitcond_i1)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_198 = trunc i16 %mem_index_gep to i9" [verify.c:25->poly.c:391]   --->   Operation 356 'trunc' 'tmp_198' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_54 : Operation 357 [1/1] (1.97ns)   --->   "%addrCmp = icmp ult i16 %mem_index_gep, -20761" [verify.c:25->poly.c:391]   --->   Operation 357 'icmp' 'addrCmp' <Predicate = (!exitcond_i1)> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 358 [1/1] (1.73ns)   --->   "%gepindex = add i9 -234, %tmp_198" [verify.c:25->poly.c:391]   --->   Operation 358 'add' 'gepindex' <Predicate = (!exitcond_i1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 359 [1/1] (1.07ns)   --->   "%gepindex2 = select i1 %addrCmp, i9 %gepindex, i9 -4" [verify.c:25->poly.c:391]   --->   Operation 359 'select' 'gepindex2' <Predicate = (!exitcond_i1)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 360 [1/1] (0.00ns)   --->   "%gepindex2_cast = zext i9 %gepindex2 to i64" [verify.c:25->poly.c:391]   --->   Operation 360 'zext' 'gepindex2_cast' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_54 : Operation 361 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_8 = getelementptr [509 x i16]* %f_coeffs, i64 0, i64 %gepindex2_cast" [verify.c:25->poly.c:391]   --->   Operation 361 'getelementptr' 'temp_r_coeffs_addr_8' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_54 : Operation 362 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_7 = load i16* %temp_r_coeffs_addr_8, align 2" [verify.c:25->poly.c:391]   --->   Operation 362 'load' 'temp_r_coeffs_load_7' <Predicate = (!exitcond_i1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_54 : Operation 363 [1/1] (0.00ns)   --->   "%adjSize342_cast_cast = zext i9 %adjSize to i13" [verify.c:25->poly.c:391]   --->   Operation 363 'zext' 'adjSize342_cast_cast' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_54 : Operation 364 [1/1] (1.79ns)   --->   "%mem_index_gep1 = add i13 -2155, %adjSize342_cast_cast" [verify.c:25->poly.c:391]   --->   Operation 364 'add' 'mem_index_gep1' <Predicate = (!exitcond_i1)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_216 = trunc i13 %mem_index_gep1 to i9" [verify.c:25->poly.c:391]   --->   Operation 365 'trunc' 'tmp_216' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_54 : Operation 366 [1/1] (1.70ns)   --->   "%addrCmp1 = icmp ult i13 %mem_index_gep1, -1646" [verify.c:25->poly.c:391]   --->   Operation 366 'icmp' 'addrCmp1' <Predicate = (!exitcond_i1)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 367 [1/1] (1.73ns)   --->   "%gepindex1 = add i9 107, %tmp_216" [verify.c:25->poly.c:391]   --->   Operation 367 'add' 'gepindex1' <Predicate = (!exitcond_i1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 368 [1/1] (1.07ns)   --->   "%gepindex3 = select i1 %addrCmp1, i9 %gepindex1, i9 -4" [verify.c:25->poly.c:391]   --->   Operation 368 'select' 'gepindex3' <Predicate = (!exitcond_i1)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 369 [1/1] (0.00ns)   --->   "%gepindex2371_cast = zext i9 %gepindex3 to i64" [verify.c:25->poly.c:391]   --->   Operation 369 'zext' 'gepindex2371_cast' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_54 : Operation 370 [1/1] (0.00ns)   --->   "%r_coeffs_addr_5 = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 %gepindex2371_cast" [verify.c:25->poly.c:391]   --->   Operation 370 'getelementptr' 'r_coeffs_addr_5' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_54 : Operation 371 [2/2] (2.77ns)   --->   "%r_coeffs_load_3 = load i16* %r_coeffs_addr_5, align 2" [verify.c:25->poly.c:391]   --->   Operation 371 'load' 'r_coeffs_load_3' <Predicate = (!exitcond_i1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_54 : Operation 372 [1/1] (0.00ns)   --->   "%k_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %k_1, i32 1, i32 15)" [poly.c:393]   --->   Operation 372 'partselect' 'k_4' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_54 : Operation 373 [1/1] (0.00ns)   --->   "%k_5 = zext i15 %k_4 to i16" [poly.c:393]   --->   Operation 373 'zext' 'k_5' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_54 : Operation 374 [1/1] (0.00ns)   --->   "br label %.preheader12" [poly.c:387]   --->   Operation 374 'br' <Predicate = (exitcond_i1)> <Delay = 0.00>

State 55 <SV = 11> <Delay = 7.84>
ST_55 : Operation 375 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_7 = load i16* %temp_r_coeffs_addr_8, align 2" [verify.c:25->poly.c:391]   --->   Operation 375 'load' 'temp_r_coeffs_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_55 : Operation 376 [1/1] (0.00ns)   --->   "%start_pos = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_197, i3 0)" [verify.c:25->poly.c:391]   --->   Operation 376 'bitconcatenate' 'start_pos' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 377 [1/1] (0.00ns)   --->   "%end_pos = or i4 %start_pos, 7" [verify.c:25->poly.c:391]   --->   Operation 377 'or' 'end_pos' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 378 [1/1] (1.21ns)   --->   "%tmp_199 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:391]   --->   Operation 378 'icmp' 'tmp_199' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_200 = zext i4 %start_pos to i5" [verify.c:25->poly.c:391]   --->   Operation 379 'zext' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_201 = zext i4 %end_pos to i5" [verify.c:25->poly.c:391]   --->   Operation 380 'zext' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node tmp_212)   --->   "%tmp_202 = call i16 @llvm.part.select.i16(i16 %temp_r_coeffs_load_7, i32 15, i32 0)" [verify.c:25->poly.c:391]   --->   Operation 381 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 382 [1/1] (1.49ns)   --->   "%tmp_203 = sub i5 %tmp_200, %tmp_201" [verify.c:25->poly.c:391]   --->   Operation 382 'sub' 'tmp_203' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node tmp_212)   --->   "%tmp_204 = xor i5 %tmp_200, 15" [verify.c:25->poly.c:391]   --->   Operation 383 'xor' 'tmp_204' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 384 [1/1] (1.49ns)   --->   "%tmp_205 = sub i5 %tmp_201, %tmp_200" [verify.c:25->poly.c:391]   --->   Operation 384 'sub' 'tmp_205' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node tmp_209)   --->   "%tmp_206 = select i1 %tmp_199, i5 %tmp_203, i5 %tmp_205" [verify.c:25->poly.c:391]   --->   Operation 385 'select' 'tmp_206' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node tmp_212)   --->   "%tmp_207 = select i1 %tmp_199, i16 %tmp_202, i16 %temp_r_coeffs_load_7" [verify.c:25->poly.c:391]   --->   Operation 386 'select' 'tmp_207' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node tmp_212)   --->   "%tmp_208 = select i1 %tmp_199, i5 %tmp_204, i5 %tmp_200" [verify.c:25->poly.c:391]   --->   Operation 387 'select' 'tmp_208' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 388 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_209 = sub i5 15, %tmp_206" [verify.c:25->poly.c:391]   --->   Operation 388 'sub' 'tmp_209' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node tmp_212)   --->   "%tmp_210 = zext i5 %tmp_208 to i16" [verify.c:25->poly.c:391]   --->   Operation 389 'zext' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 390 [1/1] (2.98ns) (out node of the LUT)   --->   "%tmp_212 = lshr i16 %tmp_207, %tmp_210" [verify.c:25->poly.c:391]   --->   Operation 390 'lshr' 'tmp_212' <Predicate = true> <Delay = 2.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 391 [1/2] (2.77ns)   --->   "%r_coeffs_load_3 = load i16* %r_coeffs_addr_5, align 2" [verify.c:25->poly.c:391]   --->   Operation 391 'load' 'r_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_55 : Operation 392 [1/1] (1.21ns)   --->   "%tmp_217 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:391]   --->   Operation 392 'icmp' 'tmp_217' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_218 = zext i4 %start_pos to i5" [verify.c:25->poly.c:391]   --->   Operation 393 'zext' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_219 = zext i4 %end_pos to i5" [verify.c:25->poly.c:391]   --->   Operation 394 'zext' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node tmp_230)   --->   "%tmp_220 = call i16 @llvm.part.select.i16(i16 %r_coeffs_load_3, i32 15, i32 0)" [verify.c:25->poly.c:391]   --->   Operation 395 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 396 [1/1] (1.49ns)   --->   "%tmp_221 = sub i5 %tmp_218, %tmp_219" [verify.c:25->poly.c:391]   --->   Operation 396 'sub' 'tmp_221' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node tmp_230)   --->   "%tmp_222 = xor i5 %tmp_218, 15" [verify.c:25->poly.c:391]   --->   Operation 397 'xor' 'tmp_222' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 398 [1/1] (1.49ns)   --->   "%tmp_223 = sub i5 %tmp_219, %tmp_218" [verify.c:25->poly.c:391]   --->   Operation 398 'sub' 'tmp_223' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node tmp_227)   --->   "%tmp_224 = select i1 %tmp_217, i5 %tmp_221, i5 %tmp_223" [verify.c:25->poly.c:391]   --->   Operation 399 'select' 'tmp_224' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node tmp_230)   --->   "%tmp_225 = select i1 %tmp_217, i16 %tmp_220, i16 %r_coeffs_load_3" [verify.c:25->poly.c:391]   --->   Operation 400 'select' 'tmp_225' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node tmp_230)   --->   "%tmp_226 = select i1 %tmp_217, i5 %tmp_222, i5 %tmp_218" [verify.c:25->poly.c:391]   --->   Operation 401 'select' 'tmp_226' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 402 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_227 = sub i5 15, %tmp_224" [verify.c:25->poly.c:391]   --->   Operation 402 'sub' 'tmp_227' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node tmp_230)   --->   "%tmp_228 = zext i5 %tmp_226 to i16" [verify.c:25->poly.c:391]   --->   Operation 403 'zext' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node tmp_232)   --->   "%tmp_229 = zext i5 %tmp_227 to i16" [verify.c:25->poly.c:391]   --->   Operation 404 'zext' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 405 [1/1] (2.98ns) (out node of the LUT)   --->   "%tmp_230 = lshr i16 %tmp_225, %tmp_228" [verify.c:25->poly.c:391]   --->   Operation 405 'lshr' 'tmp_230' <Predicate = true> <Delay = 2.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node tmp_232)   --->   "%tmp_231 = lshr i16 -1, %tmp_229" [verify.c:25->poly.c:391]   --->   Operation 406 'lshr' 'tmp_231' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 407 [1/1] (2.08ns) (out node of the LUT)   --->   "%tmp_232 = and i16 %tmp_230, %tmp_231" [verify.c:25->poly.c:391]   --->   Operation 407 'and' 'tmp_232' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_233 = trunc i16 %tmp_232 to i8" [verify.c:25->poly.c:391]   --->   Operation 408 'trunc' 'tmp_233' <Predicate = true> <Delay = 0.00>

State 56 <SV = 12> <Delay = 8.34>
ST_56 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node tmp_391_i)   --->   "%tmp_211 = zext i5 %tmp_209 to i16" [verify.c:25->poly.c:391]   --->   Operation 409 'zext' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node tmp_391_i)   --->   "%tmp_213 = lshr i16 -1, %tmp_211" [verify.c:25->poly.c:391]   --->   Operation 410 'lshr' 'tmp_213' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node tmp_391_i)   --->   "%tmp_214 = and i16 %tmp_212, %tmp_213" [verify.c:25->poly.c:391]   --->   Operation 411 'and' 'tmp_214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node tmp_391_i)   --->   "%tmp_215 = trunc i16 %tmp_214 to i8" [verify.c:25->poly.c:391]   --->   Operation 412 'trunc' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node tmp_391_i)   --->   "%tmp_i1 = xor i8 %tmp_233, %tmp_215" [verify.c:25->poly.c:391]   --->   Operation 413 'xor' 'tmp_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node tmp_391_i)   --->   "%tmp_i1_57 = and i8 %tmp_i1, %b_assign_1_cast" [verify.c:25->poly.c:391]   --->   Operation 414 'and' 'tmp_i1_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 415 [1/1] (2.08ns) (out node of the LUT)   --->   "%tmp_391_i = xor i8 %tmp_233, %tmp_i1_57" [verify.c:25->poly.c:391]   --->   Operation 415 'xor' 'tmp_391_i' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 416 [1/1] (1.21ns)   --->   "%tmp_234 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:391]   --->   Operation 416 'icmp' 'tmp_234' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_235 = zext i4 %start_pos to i5" [verify.c:25->poly.c:391]   --->   Operation 417 'zext' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_236 = zext i4 %end_pos to i5" [verify.c:25->poly.c:391]   --->   Operation 418 'zext' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node tmp_246)   --->   "%tmp_237 = zext i8 %tmp_391_i to i16" [verify.c:25->poly.c:391]   --->   Operation 419 'zext' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node tmp_246)   --->   "%tmp_238 = xor i5 %tmp_235, 15" [verify.c:25->poly.c:391]   --->   Operation 420 'xor' 'tmp_238' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_239 = select i1 %tmp_234, i5 %tmp_235, i5 %tmp_236" [verify.c:25->poly.c:391]   --->   Operation 421 'select' 'tmp_239' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_240 = select i1 %tmp_234, i5 %tmp_236, i5 %tmp_235" [verify.c:25->poly.c:391]   --->   Operation 422 'select' 'tmp_240' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node tmp_246)   --->   "%tmp_241 = select i1 %tmp_234, i5 %tmp_238, i5 %tmp_235" [verify.c:25->poly.c:391]   --->   Operation 423 'select' 'tmp_241' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_242 = xor i5 %tmp_239, 15" [verify.c:25->poly.c:391]   --->   Operation 424 'xor' 'tmp_242' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node tmp_246)   --->   "%tmp_243 = zext i5 %tmp_241 to i16" [verify.c:25->poly.c:391]   --->   Operation 425 'zext' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_244 = zext i5 %tmp_240 to i16" [verify.c:25->poly.c:391]   --->   Operation 426 'zext' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_245 = zext i5 %tmp_242 to i16" [verify.c:25->poly.c:391]   --->   Operation 427 'zext' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 428 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_246 = shl i16 %tmp_237, %tmp_243" [verify.c:25->poly.c:391]   --->   Operation 428 'shl' 'tmp_246' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node tmp_251)   --->   "%tmp_247 = call i16 @llvm.part.select.i16(i16 %tmp_246, i32 15, i32 0)" [verify.c:25->poly.c:391]   --->   Operation 429 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node tmp_251)   --->   "%tmp_248 = select i1 %tmp_234, i16 %tmp_247, i16 %tmp_246" [verify.c:25->poly.c:391]   --->   Operation 430 'select' 'tmp_248' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_249 = shl i16 -1, %tmp_244" [verify.c:25->poly.c:391]   --->   Operation 431 'shl' 'tmp_249' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_250 = lshr i16 -1, %tmp_245" [verify.c:25->poly.c:391]   --->   Operation 432 'lshr' 'tmp_250' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 433 [1/1] (2.08ns) (out node of the LUT)   --->   "%p_demorgan = and i16 %tmp_249, %tmp_250" [verify.c:25->poly.c:391]   --->   Operation 433 'and' 'p_demorgan' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 434 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_251 = and i16 %tmp_248, %p_demorgan" [verify.c:25->poly.c:391]   --->   Operation 434 'and' 'tmp_251' <Predicate = true> <Delay = 1.06> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([509 x i16]* %r_coeffs)" [verify.c:25->poly.c:391]   --->   Operation 435 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_252 = zext i1 %tmp_197 to i2" [verify.c:25->poly.c:391]   --->   Operation 436 'zext' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 437 [1/1] (1.49ns)   --->   "%mask = shl i2 1, %tmp_252" [verify.c:25->poly.c:391]   --->   Operation 437 'shl' 'mask' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 438 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_5, i16 %tmp_251, i2 %mask)" [verify.c:25->poly.c:391]   --->   Operation 438 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_56 : Operation 439 [1/1] (0.00ns)   --->   "br label %25" [verify.c:24->poly.c:391]   --->   Operation 439 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 9> <Delay = 2.77>
ST_57 : Operation 440 [1/1] (0.00ns)   --->   "%i_8 = phi i9 [ %i_16, %27 ], [ 0, %.preheader.preheader ]"   --->   Operation 440 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 441 [1/1] (1.34ns)   --->   "%exitcond = icmp eq i9 %i_8, -3" [poly.c:397]   --->   Operation 441 'icmp' 'exitcond' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 442 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 509, i64 509, i64 509)"   --->   Operation 442 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 443 [1/1] (1.73ns)   --->   "%i_16 = add i9 %i_8, 1" [poly.c:397]   --->   Operation 443 'add' 'i_16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 444 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %28, label %27" [poly.c:397]   --->   Operation 444 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_166 = zext i9 %i_8 to i64" [poly.c:398]   --->   Operation 445 'zext' 'tmp_166' <Predicate = (!exitcond)> <Delay = 0.00>
ST_57 : Operation 446 [1/1] (0.00ns)   --->   "%r_coeffs_addr_3 = getelementptr [509 x i16]* %r_coeffs, i64 0, i64 %tmp_166" [poly.c:398]   --->   Operation 446 'getelementptr' 'r_coeffs_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_57 : Operation 447 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_3, align 2" [poly.c:398]   --->   Operation 447 'load' 'r_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_57 : Operation 448 [2/2] (2.77ns)   --->   "%r_coeffs_load_1 = load i16* %r_coeffs_addr_2, align 2" [poly.c:398]   --->   Operation 448 'load' 'r_coeffs_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_57 : Operation 449 [1/1] (0.00ns)   --->   "ret void" [poly.c:399]   --->   Operation 449 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 58 <SV = 10> <Delay = 4.61>
ST_58 : Operation 450 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_3, align 2" [poly.c:398]   --->   Operation 450 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_58 : Operation 451 [1/2] (2.77ns)   --->   "%r_coeffs_load_1 = load i16* %r_coeffs_addr_2, align 2" [poly.c:398]   --->   Operation 451 'load' 'r_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_58 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node tmp_167)   --->   "%tmp_195 = shl i16 %r_coeffs_load_1, 1" [poly.c:398]   --->   Operation 452 'shl' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 453 [1/1] (1.84ns) (out node of the LUT)   --->   "%tmp_167 = add i16 %r_coeffs_load, %tmp_195" [poly.c:398]   --->   Operation 453 'add' 'tmp_167' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 11> <Delay = 8.75>
ST_59 : Operation 454 [1/1] (8.75ns)   --->   "%tmp_168 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_167)" [poly.c:398]   --->   Operation 454 'call' 'tmp_168' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 12> <Delay = 2.77>
ST_60 : Operation 455 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_3, i16 %tmp_168, i2 -1)" [poly.c:398]   --->   Operation 455 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 509> <RAM>
ST_60 : Operation 456 [1/1] (0.00ns)   --->   "br label %.preheader" [poly.c:397]   --->   Operation 456 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:339) [9]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:339) [9]  (0 ns)
	'getelementptr' operation ('b_coeffs_addr_1', poly.c:340) [15]  (0 ns)
	'store' operation (poly.c:340) of constant 0 on array 'a.coeffs', poly.c:335 [16]  (2.77 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:344) [24]  (0 ns)
	'getelementptr' operation ('c_coeffs_addr', poly.c:345) [31]  (0 ns)
	'store' operation (poly.c:345) of constant 0 on array 'b.coeffs', poly.c:335 [32]  (2.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:348) [37]  (0 ns)
	'getelementptr' operation ('a_coeffs_addr', poly.c:349) [44]  (0 ns)
	'load' operation ('a_coeffs_load', poly.c:349) on array 'a_coeffs' [45]  (2.77 ns)

 <State 5>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load', poly.c:349) on array 'a_coeffs' [45]  (2.77 ns)
	'store' operation (poly.c:349) of variable 'a_coeffs_load', poly.c:349 on array 'f.coeffs', poly.c:335 [47]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:352) [52]  (0 ns)
	'getelementptr' operation ('g_coeffs_addr_1', poly.c:353) [59]  (0 ns)
	'store' operation (poly.c:353) of constant 1 on array 'g.coeffs', poly.c:335 [60]  (2.77 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'load' operation ('g_coeffs_load', poly.c:357) on array 'g.coeffs', poly.c:335 [79]  (2.77 ns)

 <State 8>: 2.77ns
The critical path consists of the following:
	'load' operation ('g_coeffs_load', poly.c:357) on array 'g.coeffs', poly.c:335 [79]  (2.77 ns)

 <State 9>: 6.35ns
The critical path consists of the following:
	'mul' operation of DSP[81] ('tmp_154', poly.c:357) [81]  (6.35 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	'shl' operation ('tmp_191', poly.c:357) [82]  (0 ns)
	'call' operation ('tmp_155', poly.c:357) to 'mod3' [83]  (8.75 ns)

 <State 11>: 2.65ns
The critical path consists of the following:
	'sub' operation ('tmp_156', poly.c:358) [89]  (1.84 ns)
	'and' operation ('swap', poly.c:358) [94]  (0 ns)
	'select' operation ('tmp_i3_cast', poly.c:183->poly.c:360) [95]  (0.813 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:181->poly.c:360) [98]  (0 ns)
	'getelementptr' operation ('temp_r_coeffs_addr_3', poly.c:183->poly.c:360) [105]  (0 ns)
	'load' operation ('temp_r_coeffs_load_3', poly.c:183->poly.c:360) on array 'f.coeffs', poly.c:335 [106]  (2.77 ns)

 <State 13>: 7.16ns
The critical path consists of the following:
	'load' operation ('temp_r_coeffs_load_3', poly.c:183->poly.c:360) on array 'f.coeffs', poly.c:335 [106]  (2.77 ns)
	'xor' operation ('tmp_366_i', poly.c:183->poly.c:360) [109]  (0 ns)
	'and' operation ('t', poly.c:183->poly.c:360) [110]  (0.808 ns)
	'xor' operation ('tmp_367_i', poly.c:184->poly.c:360) [111]  (0.808 ns)
	'store' operation (poly.c:184->poly.c:360) of variable 'tmp_367_i', poly.c:184->poly.c:360 on array 'f.coeffs', poly.c:335 [112]  (2.77 ns)

 <State 14>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:181->poly.c:361) [119]  (0 ns)
	'getelementptr' operation ('b_coeffs_addr_3', poly.c:183->poly.c:361) [126]  (0 ns)
	'load' operation ('b_coeffs_load_1', poly.c:183->poly.c:361) on array 'a.coeffs', poly.c:335 [127]  (2.77 ns)

 <State 15>: 7.16ns
The critical path consists of the following:
	'load' operation ('b_coeffs_load_1', poly.c:183->poly.c:361) on array 'a.coeffs', poly.c:335 [127]  (2.77 ns)
	'xor' operation ('tmp_366_i1', poly.c:183->poly.c:361) [130]  (0 ns)
	'and' operation ('t', poly.c:183->poly.c:361) [131]  (0.808 ns)
	'xor' operation ('tmp_367_i1', poly.c:184->poly.c:361) [132]  (0.808 ns)
	'store' operation (poly.c:184->poly.c:361) of variable 'tmp_367_i1', poly.c:184->poly.c:361 on array 'a.coeffs', poly.c:335 [133]  (2.77 ns)

 <State 16>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:366) [149]  (0 ns)
	'getelementptr' operation ('g_coeffs_addr_3', poly.c:366) [158]  (0 ns)
	'load' operation ('g_coeffs_load_2', poly.c:366) on array 'g.coeffs', poly.c:335 [159]  (2.77 ns)

 <State 17>: 2.77ns
The critical path consists of the following:
	'load' operation ('temp_r_coeffs_load_4', poly.c:366) on array 'f.coeffs', poly.c:335 [157]  (2.77 ns)

 <State 18>: 6.35ns
The critical path consists of the following:
	'mul' operation of DSP[161] ('tmp_174', poly.c:366) [160]  (2.82 ns)
	'add' operation of DSP[161] ('tmp_176', poly.c:366) [161]  (3.53 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_177', poly.c:366) to 'mod3' [162]  (8.75 ns)

 <State 20>: 2.77ns
The critical path consists of the following:
	'store' operation (poly.c:366) of variable 'tmp_177', poly.c:366 on array 'f.coeffs', poly.c:335 [163]  (2.77 ns)

 <State 21>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:367) [168]  (0 ns)
	'getelementptr' operation ('c_coeffs_addr_3', poly.c:367) [177]  (0 ns)
	'load' operation ('c_coeffs_load_2', poly.c:367) on array 'b.coeffs', poly.c:335 [178]  (2.77 ns)

 <State 22>: 2.77ns
The critical path consists of the following:
	'load' operation ('b_coeffs_load_2', poly.c:367) on array 'a.coeffs', poly.c:335 [176]  (2.77 ns)

 <State 23>: 6.35ns
The critical path consists of the following:
	'mul' operation of DSP[180] ('tmp_179', poly.c:367) [179]  (2.82 ns)
	'add' operation of DSP[180] ('tmp_180', poly.c:367) [180]  (3.53 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_181', poly.c:367) to 'mod3' [181]  (8.75 ns)

 <State 25>: 2.77ns
The critical path consists of the following:
	'store' operation (poly.c:367) of variable 'tmp_181', poly.c:367 on array 'a.coeffs', poly.c:335 [182]  (2.77 ns)

 <State 26>: 4.51ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:193->poly.c:369) [188]  (0 ns)
	'add' operation ('tmp_113_i', poly.c:194->poly.c:369) [196]  (1.73 ns)
	'getelementptr' operation ('temp_r_coeffs_addr_7', poly.c:194->poly.c:369) [198]  (0 ns)
	'load' operation ('temp_r_coeffs_load_6', poly.c:194->poly.c:369) on array 'f.coeffs', poly.c:335 [199]  (2.77 ns)

 <State 27>: 6.61ns
The critical path consists of the following:
	'load' operation ('temp_r_coeffs_load_5', poly.c:194->poly.c:369) on array 'f.coeffs', poly.c:335 [195]  (2.77 ns)
	'select' operation ('tmp_115_i', poly.c:194->poly.c:369) [200]  (1.06 ns)
	'store' operation (poly.c:194->poly.c:369) of variable 'tmp_115_i', poly.c:194->poly.c:369 on array 'f.coeffs', poly.c:335 [201]  (2.77 ns)

 <State 28>: 6.35ns
The critical path consists of the following:
	'load' operation ('temp_r_coeffs_load_2', poly.c:195->poly.c:369) on array 'f.coeffs', poly.c:335 [205]  (2.77 ns)
	'and' operation ('tmp_111_i', poly.c:195->poly.c:369) [207]  (0.808 ns)
	'store' operation (poly.c:195->poly.c:369) of variable 'tmp_111_i', poly.c:195->poly.c:369 on array 'f.coeffs', poly.c:335 [208]  (2.77 ns)

 <State 29>: 4.51ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:202->poly.c:370) [211]  (0 ns)
	'sub' operation ('tmp_106_i', poly.c:203->poly.c:370) [216]  (1.73 ns)
	'getelementptr' operation ('c_coeffs_addr_4', poly.c:203->poly.c:370) [218]  (0 ns)
	'load' operation ('c_coeffs_load_3', poly.c:203->poly.c:370) on array 'b.coeffs', poly.c:335 [219]  (2.77 ns)

 <State 30>: 6.61ns
The critical path consists of the following:
	'load' operation ('c_coeffs_load_3', poly.c:203->poly.c:370) on array 'b.coeffs', poly.c:335 [219]  (2.77 ns)
	'select' operation ('tmp_110_i', poly.c:203->poly.c:370) [224]  (1.06 ns)
	'store' operation (poly.c:203->poly.c:370) of variable 'tmp_110_i', poly.c:203->poly.c:370 on array 'b.coeffs', poly.c:335 [225]  (2.77 ns)

 <State 31>: 6.35ns
The critical path consists of the following:
	'load' operation ('c_coeffs_load', poly.c:204->poly.c:370) on array 'b.coeffs', poly.c:335 [229]  (2.77 ns)
	'and' operation ('tmp_105_i', poly.c:204->poly.c:370) [230]  (0.808 ns)
	'store' operation (poly.c:204->poly.c:370) of variable 'tmp_105_i', poly.c:204->poly.c:370 on array 'b.coeffs', poly.c:335 [231]  (2.77 ns)

 <State 32>: 3.5ns
The critical path consists of the following:
	'sub' operation ('tmp_153', poly.c:378) [240]  (1.75 ns)
	'select' operation ('tmp_244_cast_cast', poly.c:378) [242]  (0 ns)
	'sub' operation ('k', poly.c:378) [243]  (1.75 ns)

 <State 33>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:384) [247]  (0 ns)
	'getelementptr' operation ('b_coeffs_addr_2', poly.c:385) [254]  (0 ns)
	'load' operation ('b_coeffs_load', poly.c:385) on array 'a.coeffs', poly.c:335 [255]  (2.77 ns)

 <State 34>: 2.77ns
The critical path consists of the following:
	'load' operation ('b_coeffs_load', poly.c:385) on array 'a.coeffs', poly.c:335 [255]  (2.77 ns)

 <State 35>: 6.35ns
The critical path consists of the following:
	'mul' operation of DSP[256] ('tmp_158', poly.c:385) [256]  (6.35 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_159', poly.c:385) to 'mod3' [257]  (8.75 ns)

 <State 37>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('r_coeffs_addr', poly.c:385) [258]  (0 ns)
	'store' operation (poly.c:385) of constant <constant:_ssdm_op_Write.bram.i16> on array 'r_coeffs' [259]  (2.77 ns)

 <State 38>: 1.89ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:387) [265]  (0 ns)
	'shl' operation ('tmp_160', poly.c:389) [272]  (1.89 ns)

 <State 39>: 4.57ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly.c:388) [275]  (0 ns)
	'add' operation ('tmp_169', poly.c:389) [282]  (1.75 ns)
	'urem' operation ('tmp_170', poly.c:389) [283]  (2.82 ns)

 <State 40>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_170', poly.c:389) [283]  (2.82 ns)

 <State 41>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_170', poly.c:389) [283]  (2.82 ns)

 <State 42>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_170', poly.c:389) [283]  (2.82 ns)

 <State 43>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_170', poly.c:389) [283]  (2.82 ns)

 <State 44>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_170', poly.c:389) [283]  (2.82 ns)

 <State 45>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_170', poly.c:389) [283]  (2.82 ns)

 <State 46>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_170', poly.c:389) [283]  (2.82 ns)

 <State 47>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_170', poly.c:389) [283]  (2.82 ns)

 <State 48>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_170', poly.c:389) [283]  (2.82 ns)

 <State 49>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_170', poly.c:389) [283]  (2.82 ns)

 <State 50>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_170', poly.c:389) [283]  (2.82 ns)

 <State 51>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp_170', poly.c:389) [283]  (2.82 ns)

 <State 52>: 5.59ns
The critical path consists of the following:
	'urem' operation ('tmp_170', poly.c:389) [283]  (2.82 ns)
	'getelementptr' operation ('r_coeffs_addr_4', poly.c:389) [285]  (0 ns)
	'load' operation ('r_coeffs_load_2', poly.c:389) on array 'r_coeffs' [286]  (2.77 ns)

 <State 53>: 5.54ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_2', poly.c:389) on array 'r_coeffs' [286]  (2.77 ns)
	'store' operation (poly.c:389) of variable 'r_coeffs_load_2', poly.c:389 on array 'f.coeffs', poly.c:335 [289]  (2.77 ns)

 <State 54>: 7.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', verify.c:24->poly.c:391) [296]  (0 ns)
	'add' operation ('mem_index_gep', verify.c:25->poly.c:391) [305]  (1.84 ns)
	'icmp' operation ('addrCmp', verify.c:25->poly.c:391) [307]  (1.98 ns)
	'select' operation ('gepindex2', verify.c:25->poly.c:391) [309]  (1.07 ns)
	'getelementptr' operation ('temp_r_coeffs_addr_8', verify.c:25->poly.c:391) [311]  (0 ns)
	'load' operation ('temp_r_coeffs_load_7', verify.c:25->poly.c:391) on array 'f.coeffs', poly.c:335 [312]  (2.77 ns)

 <State 55>: 7.84ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_3', verify.c:25->poly.c:391) on array 'r_coeffs' [340]  (2.77 ns)
	'select' operation ('tmp_225', verify.c:25->poly.c:391) [349]  (0 ns)
	'lshr' operation ('tmp_230', verify.c:25->poly.c:391) [354]  (2.99 ns)
	'and' operation ('tmp_232', verify.c:25->poly.c:391) [356]  (2.08 ns)

 <State 56>: 8.34ns
The critical path consists of the following:
	'lshr' operation ('tmp_213', verify.c:25->poly.c:391) [329]  (0 ns)
	'and' operation ('tmp_214', verify.c:25->poly.c:391) [330]  (0 ns)
	'xor' operation ('tmp_i1', verify.c:25->poly.c:391) [358]  (0 ns)
	'and' operation ('tmp_i1_57', verify.c:25->poly.c:391) [359]  (0 ns)
	'xor' operation ('tmp_391_i', verify.c:25->poly.c:391) [360]  (2.08 ns)
	'shl' operation ('tmp_246', verify.c:25->poly.c:391) [373]  (2.42 ns)
	'select' operation ('tmp_248', verify.c:25->poly.c:391) [375]  (0 ns)
	'and' operation ('tmp_251', verify.c:25->poly.c:391) [379]  (1.06 ns)
	'store' operation (verify.c:25->poly.c:391) of constant <constant:_ssdm_op_Write.bram.i16> on array 'r_coeffs' [383]  (2.77 ns)

 <State 57>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:397) [393]  (0 ns)
	'getelementptr' operation ('r_coeffs_addr_3', poly.c:398) [400]  (0 ns)
	'load' operation ('r_coeffs_load', poly.c:398) on array 'r_coeffs' [401]  (2.77 ns)

 <State 58>: 4.61ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load', poly.c:398) on array 'r_coeffs' [401]  (2.77 ns)
	'add' operation ('tmp_167', poly.c:398) [404]  (1.84 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_168', poly.c:398) to 'mod3' [405]  (8.75 ns)

 <State 60>: 2.77ns
The critical path consists of the following:
	'store' operation (poly.c:398) of constant <constant:_ssdm_op_Write.bram.i16> on array 'r_coeffs' [406]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
