.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000011110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000001110000011001
000000000000000010
000000000000000000

.io_tile 6 0
000001111000000010
000100001000010000
000000000000000000
000000000000000001
000000000000110110
000000000000111100
001100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000011010000000001
000001010000000010
000000001000000000

.io_tile 7 0
000000000001000010
000000000000000000
000000000000000000
000000000000000001
000000000000011110
000011010000010100
001101111000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000100000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000001000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000001010000100000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
100000000000000000
010100000000000000
010001010000000000
001000001000000001
000000000000000000
000000000000000000
001100000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000000
000011010000000000
000000000000000000
000000000000000000
000000000010110010
000000000011110000
000000000000000000
000000000000000001
000010000000000001
000000110000000000

.io_tile 12 0
010000000000000000
000100000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
101000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
100000000000000000000000010011100000001001000100000000
000000000000000000000010000000101101001001000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001110010100000100000000
000000000000000000000000001011000000101000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111000011000000000000000100000000
000000000000010000000111101011100000101001010000000000
000000000000000000000110001000001100000001010100000001
000000000000000000000000001111010000000010100010000000
000000000000001000000000000000000000001001000100000000
000000000000000001000000001001001101000110000000000000
010000000000000000000000010000001101000000110100000000
000000000000000000000010000000011010000000110000000000

.ramb_tile 3 1
000000000000000111000011100001101100000000
000000000000000000100111111001000000000001
111010000001010111100110101001101010000010
000001000000101001100011111011010000000000
010000000000001011100010001101101100000000
110000000000000101100011101001000000000000
000000000000001111100011100111001010000000
000000000000000101000100001101110000000000
000000000000000001000000011001101100000010
000000000000000000000010101101100000000000
000000000000001000000010000011101010000000
000000000000000101000000001001010000000000
000000100000000000000110100101001100000000
000000000000000000000000000101000000000000
010000000000000000000000000011001010000001
110000000000000000000000000001110000000000

.logic_tile 4 1
100000000000000000000000001000000001001001000100000000
000000000000000000000000000111001111000110000000000000
111000000000000000000000000011111110000001010100000000
000000000100000000000000000000110000000001010000000000
010000000000001000000000001101100000000000000100000000
000001000000000001000000001111000000101001010000000000
000000000000001000000000000000011111000000110100000000
000000000000000001000000000000011110000000110000000000
000000000000000000000110011000001100010100000100000000
000000000000000000000011101111010000101000000000000000
000000000000000000000000010111100000000000000100000000
000000000000000000000010001111100000010110100000000000
000000000000000000000000011000001010010100000100000000
000001000000000000000010001111000000101000000000000000
010000000000001001100010000011011110000001010100000000
000000000000000011000100000000110000000001010000000000

.logic_tile 5 1
000000000000000000000110000000000001000000100100000001
000000000000000000000010110000001100000000000001000001
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000001011001100100000000
010000000000000000000000000111001101100110010000000000
000000000000000000000000000000000000001111000100000001
000000000000000000000000000000001001001111000010000001
000000000000000000000110100011000000000000000110000100
000000000000000000000000000000100000000001000000000000
000000000000001000000000010011111110010101010100000000
000000000000000101000010100000000000010101010000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000011
010000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000010111001010001100111000000000
000010101100000000000010100000110000110011000000000000
000000000010001000000110100011101000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000010110000001010110011000000000000
000000000000000000000000000101001000001100111000000000
000000100000000000000010100000000000110011000000000000
000001000000000000000110100001101000001100111000000000
000010100000000000000000000000100000110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000001101000000110011000000000000

.logic_tile 7 1
000000000000000101100000001011100000100000010000000000
000000000000000000000000001111001101001001000000000000
101000001100100101100110011111111000000010010000000000
000001000001000000000010100001011111011000000000000000
010000000100000000000111110000011010001100110000000000
110000000000000000000110100000001100001100110000000000
000001001110001000000000010000000000000000100100000000
000000100000000101000010000000001000000000000000100100
000000000000000000000000001111111010000011000000000000
000000000000000101000010111111111111110000000000000000
000001000110000001100000000000011100011010010000000000
000000100000000000000010100001011011100101100000000000
000000000000000000000110010000011001001100110000000000
000000000000000000000010000000011101001100110000000000
010000000000000101000110100000000000000000100100000100
000000000000000000000011110000001011000000000000100010

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000011000000100000100000000
000010000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000110000000000000000000001000000000
000000000000000000000010110000001001000000000000001000
101000000000000101000000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000010100111001000111100001000000000
000000000000000000000100000000000000111100000000000000
000000000000000000000000000011101000010100000000000101
000000000000000000000000000000000000010100000000000000
000000000000000001100000010011111100010101010010000100
000000000000000001000010000000010000010101010000000100
000000000000000001000000001000000000000000000100000000
000000000000000000000000000011000000000010001010000000
010000000000000000000000000011111100010000010000000000
000000000000000000000000001001011011111000010010000000

.ramt_tile 3 2
000000000000001111100111101111011110000001
000000000000001001000000001101100000000000
101000000000001000000110010101111110000000
000000000000001111000110011001000000000000
110000000100001001100011100111111110000000
110000000000001111100100001101100000000000
000000000000000001100111111001011110000000
000000000000000000100111010011000000000000
000000000000000000000000001101111110000010
000000001000000000000000001111100000000000
000000000000000011100000000001111110000000
000000000000000000100000000101100000000000
000000000000000111100010010001111110000000
000000000000000000100010010111100000000001
010000000000000001000111010101011110000001
010000000000000001000110010001000000000000

.logic_tile 4 2
000000000000001101100000010111011000101100010000000000
000000000000100001000010001011111110101100100000000000
000000000000000011100011111111011111101000000000000000
000000001100000000100011001001001100110110110000000000
000000000010000111100000011011011000101100010000000000
000000000000000000100010101001011110011100010000000000
000000000110000000000000011001001110101000010000000000
000000000000001111000010001011001011101010110000000001
000000000000000101000010100101111000101000010000000010
000000000000000000100110110101101110101110010000000000
000010100000000101000111011001001110101000010000000000
000000000010000000100010010101101000101010110000100000
000000000000000001000110010001111111100000010000000000
000000000000000000000110010111111101111101010000000000
000000000000000001100000000111001111101000110000000000
000000000000000000100010111011101001100100110000100000

.logic_tile 5 2
000000000000000000000110000000000000000000100100000000
000000000000000000000110100000001001000000000000000001
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001101111100110010000000
000000000000000000000000000000011010111100110000000001
000000000000001001000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010100000000000000010000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000100001000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000101100110100001100000000000000100000100
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000001011001100000000000
000000000000000000000000001001001010100110010000000000

.logic_tile 6 2
000001000000000000000000010000001010001100110100000000
000000100000000000000010100000011010001100110000000000
101000000000000000000110100101111000010101010100000000
000000000000000000000010100000110000010101010000000000
010000001101010101000010100000000000100110010000000000
010000000000000000000010101111001010011001100000000000
000000000000010000000010100000001100000100000100000000
000000000000110000000000000000010000000000000000000000
000001000000000000000000010000011100000100000100000000
000010100000000000000010000000010000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000110001000000000000000000100000001
000000000000100000000100001101000000000010000001000000
010001000100000000000000000101000000000000000000000000
000000100000000000000000001101100000111111110000000000

.logic_tile 7 2
000000000000000111100111111001001000001000010000000000
000000000000000000100110001101011100010010000000000000
101000000000000001100110100001111110001010000000000000
000000000000001101000011111101001111100000100000000000
010000000000000101000010001000000000000000000100000000
110000000000000101000010001011000000000010000001000000
000001000000000111100010111001011011001000010000000000
000000000000000101000110100001101100010010000010000000
000000000000001000000110111011011100001010000000000000
000000000000000101000010101011111111100000100000000000
000000001110000101100110011111001000010010110000000000
000000000000000000000110011101111101111000010000000000
000000000000001001100010110111011011011111110000000100
000010000000000001000010100111001001111111110000000000
010000000000100011100000001101001100100000000000000100
000000000000000000100000001001011010000000010000000000

.logic_tile 8 2
000000000000000000000000000000000000000000100100000000
000000000000000000000010110000001001000000000000000000
101000000000101000000000000000011000000100000100000000
000000000001001111000000000000000000000000000000000000
000010100000000101000000001000000000000000000100000000
000001000000000000100000000101000000000010000000000000
000000000000000101000000000000001110000100000100000000
000000000000001101100000000000000000000000000000000000
000000000000000000000010100000001100000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
101000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
110000000000000000000110001000001000001000011100000000
010000000000000000000000000101001001000100100000000000
000000000000001001100000000101001001010000010100000000
000000001110000001000000000000101100010000010000000000
000000000000000000000000010101100000010110100100000000
000000000000000000000010010000000000010110100000000000
000000000000001001100000001101001001011111110000000000
000000000000000011000000000101111111111111110010000000
000000000000000011100000001111111010000001010100000000
000000000000000000100000000101100000010100000000000000
110000000000000000000000011111000000101001010000000000
010000000000000000000010000011000000111111110000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
100000000000000000000000001000000000010000100100000001
000000000000000000000000001001001011100000010000000000
111000000000000000000110010000011001000000110100000001
000000000000000000000011010000011001000000110000000000
010000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101100000000001100001010000100100000000
000000000000000000100000000000101111010000100010000000
000000000000000001100000001011000000000000000110000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000000011001000000110100000001
000000000000000000000000000000011110000000110000000010
000000000000000000000000001000000001010000100100000100
000000000000000000000000001001001010100000010010000000
010000000000001000000000010001100000010000100110000000
000000000000000001000010000000101010010000100000000000

.logic_tile 2 3
100000000000000000000000000101001100010100000100000000
000000000000000111000000000000100000010100000010000000
111000000000000000000000010000011000010100000100000000
000000000000000000000010001101010000101000000000000000
010000000000001000000000000000000000001111000000000000
000000000000001111000011100000001000001111000000000000
000000000000000000000000000000011100001100000100000000
000000000000000000000000000000001011001100000000000000
000000000000000001100000000101001010010100000100000000
000000000000000000000000000000100000010100000000000000
000000000000001000000000000000000001001111000000000000
000000000000000001000000000000001110001111000000000000
000000000000000000000110000000001010000000110100000000
000000000000000000000000000000011111000000110000000000
010000000000000000000000000000000001001111000000000000
000000000000000001000010000000001111001111000000000000

.ramb_tile 3 3
010000000000000111100000010011101010000001
001000000000000001000011101001010000000000
111000000000001000000111100101101110000000
000000000000000101000110010101100000000000
110000000000000000000110100011001010000000
111010000010001111000010000011010000000000
000000000001000111100010001011101110000000
001000000000001111100000000101010000000000
000000000000000101100000001111101010000000
001000000000001001000000001001010000000000
000000000000001001000000001001101110000000
001001000000000101000000001001000000000000
000000000000000001000010000111101010000000
001000000000000000000000000001110000000000
010000000000001000000000000101001110000000
111000000000000111000011110001100000000000

.logic_tile 4 3
100000000001001101010111000000001111001100000100000000
000010000000000001000000000000001111001100000000000000
111010100000000000000011101111100000000000000101000000
000001000000000000000000001011100000010110100010000000
010000000000000011100000001000000000010000100100100000
000000000000001111000000001111001000100000010000000000
000000000000001000000110100011011111111101010000000100
000000000000000101000000000001001100010000100000000000
000010000001000000000110000101000001001001000100000000
000000000100000001000100000000001111001001000011000000
000000000000000001100011100011001011101000000000000000
000000000000000000100000001111001010110110110000000000
000000000000000000000010101111011000101001000000000000
000001000100001111000111111101111100111001100000000000
010000000000000101000010000111001100101000010000000001
000000000000000000100000001001101101010101110000000000

.logic_tile 5 3
000000000000000000000000000011011100010100000000000000
000000000000000000000000000000100000010100000000000010
111000000000000001100011101000000000001001000000100000
000000000000000101100100001011001101000110000000000000
000000000000000000000000000001100000000000000100000000
000000000110000000000000000000000000000001000000000000
000000000000000000000000001000000000001001000000000000
000000000000000000000000001001001101000110000010000000
000000000010010000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111000000001100000001010000000000
000000000000000000000100001111010000000010100000000010
000000000000000000000000000001100000000000000100000001
000000000000000000000000000000000000000001000000000000

.logic_tile 6 3
000000000000000000000000001011111011100000000000000000
000000000000010101000000000001111100000000100000000100
111000000000101000000000000101100000000000000100100000
000000000001001001000010100000100000000001000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000100
000000000001000000000110010001000000000000000100000000
000000000000100101000011110000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000100000000110000111000000000000000100000100
000000000001000111000100000000100000000001000000000000
000001000000000000000110000111100000000000000100000010
000000100000000000000000000000000000000001000000000000
000000001100001001100000000000000001000000100100000000
000000000000000001100000000000001010000000000000000000

.logic_tile 7 3
000000000000100000000110000000000000000000000100000000
000000000000000000000111111001000000000010000000000000
111001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001100001000000111100000000001000000100100000000
000000000000001111000000000000001110000000000000000000
000000000000000000000000001000011010010101010000000000
000000000000000000000011101111000000101010100000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001001100100011100110111111111010000100000000000000
000000100000010111100010011111011001010100000000000000

.logic_tile 8 3
000000000000001000000010100000011000000100000100000000
000000000000000101000110110000000000000000000000000000
101000000000000101100000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000100000000000000000000000000000100100000000
000000000000010000000000000000001000000000000000000000
000000000000000101000010100000000001000000100100000000
000000100000000000100100000000001111000000000000000000
000000000000000000000000001000000000000000000100000000
000000000001000000000000000101000000000010000000000000
000000000000000000000000000000011010000100000100000000
000010000000000000000000000000010000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000001000000000000001001000000000000000000
000000000000000000000000010000000000000000100100000000
000000100000000000000010000000001110000000000001000000

.logic_tile 9 3
000000000000000000000000010101100000000000000100000000
000000000000000000000010000000000000000001000000000100
101000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001011100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000100000000000000000000000001001000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000010
000000000000000000000000000000001010001111000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.io_tile 13 3
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
110000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000010100000000000000000000000000000
101000000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000001
001000000000000000000000001101000000010110100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000111100111110101000000000000001000000000
001000000000000111100110110000000000000000000000001000
101000000000000011100000000011001010001100111010000001
000000000000000000100000000000111000110011000000000010
010000001101001101000011110001001000001100110010000100
011000000000001101100110001011100000110011000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000100000000000000101011001101001010010000000
001000100101010000000011110101101110010100100000000000
000010100000000000000010101011101110000010100000000000
001001000000000000000010011011101010000010010000000000
000000000000000001100000000000000000000000000110000000
001000000000000000000000000001000000000010000010000001
010010100000000001100000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000001100001111100111110001011110000000
000000000000001001100111111001010000000000
101000000000000111000000000011101110000001
000000000000001111100000000101110000000000
110000000000001001000000001011011110100000
110000000000000111100000000001110000000000
000000000000001000000111001111001110000000
000000000000000111000100000011010000000000
000000000000001000000011101001011110000000
000000000000001001000000001101110000000000
000000000000000111000000011011001110000000
000000000000000000100010010101010000000000
000000000000000001100010000111011110001000
000001000000100111100100000101010000000000
110000000001010011100000001001001110000000
110000000000000000000010010001010000000000

.logic_tile 4 4
010100000000000011100111100101001100010100000000000000
001000000000000000000100000000110000010100000000000010
111000000001011101000110100001100000001001000000000000
000001000001100101000010110000101011001001000001000000
000000000000001011100000001011101010000010100000000000
001000000010000101100011100111101010001001000000000000
000000000000001000000011101101111111110001010000000000
001000001000001011000010101001101011110010010000000000
000000100000001000000010001001011001101000100000000000
001000001110001001000100000111001000111100010000000000
000000000000010000000011100000011100000100000100000000
001000000000100000000010000000010000000000000000000100
000000000000000101100000001101111100000001000000000000
001000000000000000000000000111011100010110000000000000
000000000000000001000000000111000000101001010001000000
001000000000000000100000001001000000111111110000000000

.logic_tile 5 4
010000000000000000000000001101111100000110100000000000
001000000000000000000010101101101110000000000000000000
111000100000000000000000001111011111010000100000000000
000000001000000111000000001101001100100000000000000000
000000000000000001100000010000000000000000000000000000
001000000001010000000010110000000000000000000000000000
000000000110100101000111100000001000000100000100000000
001000000000000000100110110000010000000000000000000000
000000000000001001000000001000000000000000000100000000
001000000000001011000000000001000000000010000000000000
000001000000000101100000000111111011000010000000000000
001010000000000000100000000111101111000000000000000000
000000000110001111000000000000001010111100100000000000
001000000100000101100000000011011010111100010001000000
000000001100000001100110110000000000000000000100000000
001001000000000000000010100011000000000010000000000000

.logic_tile 6 4
010000000000001000000010100101000000001001000101000000
001000000000001111000100000000001100001001000011100000
101000000010001000000110100011001110000101000000000000
000000100010000101000000000011111011010000010000000000
010010100000101000000111000000000001011001100000000000
111001001110000111000010100111001010100110010000000000
000001000000001101000111101111111101111101100000000100
001010000000000001000110101101111101100111110000000000
000000000000001101000000011001100000000000000000000000
001000000001000001000010001011100000111111110000000000
000000000010000000000110111001111110001010000000000000
001000000000000000000010100101001001010000010000000000
000000000000000101100010000101000001100000010100000000
001000000000000000000100000000001011100000010011000000
010000000000000101100110000001000000101111010100000000
001000000000000000000100000000001010101111011011000000

.logic_tile 7 4
010000000000000000000010100001100000000000001000000000
001000000000000000000110110000100000000000000000001000
000000000000000000000010100000011010001100111000000000
000000000000000000000100000000011001110011000000000000
000001000000100001000000000101101000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000010100101000010100101001000111100001000000000
001000001110000000100110110000000000111100000000000000
000000100000000101000000000000000000000000001000000000
001000000000001101100000000000001001000000000000000000
000000000000000000000000000000001000001100111000000000
001010100000010000000000000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
001000001000000000000000000000001010110011000000000000
000000000000000000000000000011001000001100110000000000
001000001100000000000000000000000000110011000000000000

.logic_tile 8 4
010000000000001000000000000000000000000000000000000000
001000000010001111000000000000000000000000000000000000
111000001000000000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
010000000000000000000010000111000000000000000100000000
111000000000000000000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000000111000000000010000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011100000000001000000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000001101111100110000000100
001000000000001101000000000000001110111100110011100000
010010000110100111000111001000011110010101010100000000
001001000000011101100000000011010000101010100000000000

.logic_tile 9 4
010000000000001000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
101000000000000000000000000001000000000000000111000010
000000000000000000000000000000000000000001001001000101
010010100000000000000110000000000000000000000000000000
111001001010000000000000000000000000000000000000000000
000000000000000000000000000111000000010110100000000000
001000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000101100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100001010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
110000000000000000000011100000001000010100000100000000
001000000000000000000010111011010000101000000010000000
111000000000000001100000000011000000000000000100000001
000000000000000000000000001011100000010110100000000000
010000000100000000000000010000000000001001000110000000
101000000000000000000010001001001101000110000000000000
000000000000000000000000010000001100000001010100000001
001000000000000101000010001101010000000010100000000000
000000000010001000000110100000011010010100000110000000
001010000000000001000011101011000000101000000000000000
000000000000000000000000000000001101000000110100000000
001000000000000000000000000000011011000000110010000000
000000000000000000000000000000000000001001000101000000
001000000000000000000000000011001101000110000000000000
010000000000000000000000000000001101000000110100000000
001000000000000000000000000000011000000000110000100000

.logic_tile 2 5
110011100000001101000000000101001111001001100000000000
001000000000000001000010100101001010010110110000000000
111000000000000001100110101000001000000110100000000000
000000000000000000000000000101011110001001010000100000
010000000000000101000000010001001101010010100000000000
101000000000001001000011100111001010000010000000000000
000000000000001111000111100000011111000000110100000001
001000000000000111100000000000001000000000110000000000
000000001100000101000000000011101011000110100000000000
001010000000000101000010100101011011001000000000000000
000000000000000101000000000111100001010000100100000000
001000000000000000000000000000001001010000100000000000
000000000000001101100000010101011110100110110001000000
001000000000000101000010100011111000100000110000000000
010000000000000111000000000011001010000011100000000000
001000000000000000000010001101101111000010000000000000

.ramb_tile 3 5
010001000000000000000000000101001100000000
001010100000000011000010011101100000000000
111000000000001111000111001101111000000000
000001000000001011100110011001010000000000
010000000010100011100111101111011010000000
011000000000000000100111100001010000000000
000000000000000111100000001011011000000000
001000000000001111000010010101010000000000
000000000000000001000010010111101100000000
001000000000001111100111100111110000000000
000000000000000000000011101001011000000000
001000000000001111000100000001010000010000
000010000000000011100000000111101100000000
001000000000000001000000000101000000100000
110000000000001000000000001011001000000000
011000000000001111000011111011110000000000

.logic_tile 4 5
010000100000001011100010100001001101010000110000000000
001000000000000001100010100000001001010000110000000000
101000000000000111100000001111111101000010000000000000
000000000000000101000010010101101000001011000000000000
110000000000000000000110100011001111000010100100000000
011000000000000011000010000001011011000001110000000010
000000000000001011100010001001101000000110000100000001
001000000000000101100010101101111010000111010000000000
000000100001101001000010100001101101010010100000000000
001000001110000001100110011101011111000010000000000000
000000000000000000010000001001101100000010100100000000
001000000000001101000000000111001100001001010000000010
000000000000000000000000001011001000010110000100000000
001000000000000000000010000111011000001001000000000000
000000000000000011100111000001011010000011100100000000
001000000000000001100100001101001100000010100000000010

.logic_tile 5 5
010000000000001111000011110000001100100011110100000000
001000000000001001000010000011001111010011111001000001
101000001100000101000000001011101000110000010000000001
000000000000001101100000000101111010010000000000000100
000010100000000001000010100111011110101000000000000000
001000000000000101000100001011100000101001010000000000
000000000000001111100000011001011100000110000000000000
001000000000000001100011010011001000000001010000000000
000000000000000111100000011001001110001011110000000000
001000000000000001000011110001101011011110100000000000
000000000000001011100000011101101111101001010100000101
001000000000000111100010111111001011111001011000000001
000000000000000011100111110111001000000010100000000000
001000000000000001000010110000010000000010100000000000
010000000000001000000000011101001010000000000000000000
001000000000001011000011010001101001100000000000000000

.logic_tile 6 5
010000000000000101000010110011100000000000000100000001
001000000000000000000110000000100000000001000000000011
111000000000000101000010100111100000000000000100000000
000000000000001111000100000000000000000001000000000110
110000001110000001100110011101001110001100000000000000
011000000000000000100110010001101010110000000000000000
000000000000100000000111000000000000011001100000000000
001000000000000000000000001011001011100110010000000000
000000000000001000000110010001011100000001010000000000
001000000000000101000111101001000000000000000000000000
000000000000001101100010101101101101100010000000000000
001000000000000101100000000111101001001000100000000000
000000000001000000000110011001001101100010000000000000
001000000000100111000010100011111111001000100000000000
010000000010001101000110001101001110001000010000000000
001000000000001001000100000001111111010010000000000000

.logic_tile 7 5
010000000000000000000010100101111000010101010000000000
001000000000000000000110010000110000010101010000000000
111000000000000101000010100111000000010110100100100000
000000000010000000100100000000000000010110100000000100
010000000000000101000000000000011010000100000100100000
011000000000000000100010110000000000000000000001000000
000000000000000000000000000000000000000000000100100000
001000000000001101000010111101000000000010000001000000
000000000000000000000000000101111000010101010000000000
001000000000000000000000000000100000010101010000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001011000000000001100000
000000000000000001100000000001000000000000000100000000
001000000000000000000000000000100000000001000000100100
010001000000100000000000000000001010000100000100000000
001000000000000000000000000000000000000000000000000110

.logic_tile 8 5
010000000000001000000000000000000000000000000100000000
001000000000000111000010110001000000000010000000000000
101000000000001000000000001000000000000000000100000000
000000000000001011000010111011000000000010000000000000
010000000000000001100110001101111101111001110000000000
111000000000000000000000001111101001110100010010000000
000000000000000000000010110011111111001111010000000000
001000000000000000000110000000011111001111010000000000
000000001110000000000110110000000000000000000000000000
001000000000010000000010100000000000000000000000000000
000000000000001001100111000101011010001101000000000000
001000000000000101000100001111011101001000000000000000
000000000000001000000000010111001100101000000000000000
001000000000000001000010101001011101100100000000000000
010000000110000000000110110000000000000000000000000000
011000000000000000000011000000000000000000000000000000

.logic_tile 9 5
010000000000001000000000000000000000000000001000000000
001000000000001011000000000000001111000000000000001000
101000000000000000000000000101100001000000001000000000
000000000000000000000000000000101101000000000000000000
010000000000001000000010010101001001001100110100000000
111000000000000011000010000000101011110011001000000000
000000000000000000000111100000001110000011110100000000
001000000000000000000000000000010000000011110000000000
000000000000000000000000000101001010000100000000000000
001000000000000000000000001111101000000000000000000000
000000000000000000000110000000011110000011110000000000
001000000000000000000000000000010000000011110000000000
000000000000000000000110001000001010011110100010000000
001000000000000000000000001111001000101101010001000000
110000000000000001100111000111011011001100110100000000
111000000000000000000000000000111101110011001000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000001111000001111001110100100000
001000000000000000000000000011001111100000010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
001000001110000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000001010010100000100000001
000000000000000000000000001011000000101000000000000000
010001000000000101000000000011100000000000000100000000
100010100000000000000000001111100000010110100000000100
000000000000000000000000000011000001001001000110000000
000000000000000101000000000000101101001001000000000000
000010100000000000000110100011101100010100000100000000
000000000000000000000011010000110000010100000000000100
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000110000111111100000001010100000001
000010100000000000000000000000010000000001010000000000
010000000000001000000000001000000001001001000100000000
000000000000000001000000000101001101000110000010000000

.logic_tile 2 6
100000001100000101000000010001011010101001010000000000
000000000000000000000010000101001100101000010010000000
111000000000000000000010100000001000001100000100000000
000000000000001101000000000000011110001100000000000000
010000000000000101000000000000001111000000110100000000
100000000000000000100010100000001011000000110000000000
000000000000000101000110100000000001010000100100000000
000000000000000101100000000111001100100000010000000001
000001001100001000000000000001011001101001010010000000
000000100000001101000000000011011000101000010000000000
000000000000000001100000000111100000000000000100000001
000000000000000000000000000111100000101001010000000000
000000001100001001100000001001001010101001010010000000
000000000000001011000000000101011100101000010000000000
010000000000000000000110000000001110001100000100000000
000000000000000000000000000000001110001100000000000000

.ramt_tile 3 6
000000000000010000000000011001101110000000
000000001010000000000011011011100000000000
101000000000000000000111100111001110000000
000000000000000000000100001011010000000000
110000000001000111100111100101101110000000
110000000000000000100100000101000000000000
000000000000001111000111101111101110000000
000000000000000111000000001011010000000000
000000000000000111000011101011101110000000
000000000100000000000000001101000000000000
000000000000000011110011100001001110000000
000000000000001001100110000011110000000000
000000000001000111100010001111101110000000
000000000000100001000000000011100000010000
010000000000001001100000011101001110000000
110000000000001011100011100111110000000100

.logic_tile 4 6
000010001110000101000110000101011110010110100100000000
000001000000000101000110110001101100000000100000000000
101000000000000000000000010000000000001001000000000100
000000000000000101000011000101001111000110000000000000
110000000001011101000010111011001000101001010000000000
110000001100100001100110001111011011010100100000000000
000000000000001011100000000101011001110000010000000000
000000000000000011100010000011001101110000110000000010
000000000000001001000110101001001100101001010000000000
000000000000001101100010101111001001010100100000000010
000000000000000000000011101001011001010110100100000000
000000000000000000000100000101011110001000000000000010
000000000000000101100111101101101100000001010000000000
000000000000001111100011100101111101110000110000000010
000000000000000000000011100001001111010110100100000000
000000000110000001000100000111001110001000000000000010

.logic_tile 5 6
000000000000000111000010110000000001000000001000000000
000000000000000101000111110000001111000000000000001000
101000000000000101000010100001100000000000001000000000
000000000000001101100110110000100000000000000000000000
010010000000000000000011100001000000000000001000000000
010000001100000000000100000000100000000000000000000000
000000000000001011100010100000001001111100001000000000
000000000000000111100010100000001100111100000000000000
000101000000000000000000000101101000010100000110000000
000010000000000000000000000000000000010100000000000010
000000001100000001000110001001011001000010000000000000
000000000000000000000000001001001000000000000000000000
000000000000000000000000000011100001101001010000000010
000000000000000000000000001101101010001001000000000000
010000000000000000000010101101101010111100100000000000
000000000000000000000000001101111000111100000010000000

.logic_tile 6 6
000000000000000001100000000111011001011111110000000000
000000000000000000100000000111101001111111110000000000
111000000000100101000010101101011011110011000000000000
000000000001010101000010100111011011000000000000000000
000000000000000011100000000101101010001000010000000000
000000000000000111000000001011001111100001000000000000
000000001110000000000111010111011100010101010000000000
000000001100001101000010000000100000010101010000000010
000000000000000101100000010001001100101010100000000000
000000000000000000000010100000000000101010100000000010
000000000000001000000000001000011000101111000100000100
000000000000000101000000001001001110011111000000000000
000000000000001001100110110000001100001100110000000001
000000000000000001000010000000001101001100110000000000
010000000000001101100000000011111110010101010000000000
000000000000010001000000000000000000010101010000000010

.logic_tile 7 6
000010000000100000000000000000000000000000001000000000
000001000000000000000010100000001010000000000000001000
000000000000000101000000000101101010001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000101000010100000001000001100111000000000
000000000000010000000000000000001011110011000000000010
000000000000000000000010100001101000001100111000000000
000000000000000000000000000000100000110011000000000010
000000000000001000000000000000001000001100111000000000
000000000000001001000000000000001001110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000001101000001100111000000000
000000000000000000100000000000000000110011000000000000
000000000000000000000000000011001000001100110000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 8 6
000000000000001000000110000000011110000100000100000000
000000000010000001000100000000010000000000000000000000
101000000000001011100000000000011000000100000100000000
000000000000001011100000000000000000000000000000000000
010000000000001001100010110000011000000100000100000000
110000000000001111000010010000000000000000000000000000
000000000000001001000111100101100000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000000001001010110101010000000000
000000000000010000000000000101111000110100000000000000
000000001010000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000011000110000001011011101000100000000000
000000000001010000100000001111101110111100100000000000
010000000000000001100000010000000000000000000100000000
110000000000000000000011000101000000000010000000000000

.logic_tile 9 6
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000000000000000000111100000000000001000000000
100000000000000000000000000000100000000000000000000000
000000000001000000000000000111001000001100110100000000
000000000000100000000000000000100000110011000100000000
000000000000001111100000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000000000000000000000101100000010110100100000000
000000100000000000000000000000000000010110100100000000
000000000000000000000000000000011111100100000000000000
000000000000000000000000001111011010011000000010000000
000000000000000000000000011111011010101000000000000000
000000000000000000000010001111100000000000000010000000
010000000000000000000110000111100001001100110100000000
110000000000000000000000000000101010110011000100000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000011100000000000000100000000
100000000000000000000000000000000000000001000100000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000000000
000001111000000000
000000001000000001
000000000000010010
000011010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
100000000000000000000000011000001010000001010100000001
000000000000000000000010001001010000000010100000000000
111000000000000000000000000000001010010100000110000000
000000000000000000000010101101000000101000000000000000
010000000000000101000000000000001010000000110100000000
100000000000000000000011100000011110000000110010000000
000000000000000000000000000000011110010100000100000001
000000000000000000000000001101010000101000000000000000
000000000000000000000000000000001010000000110100000000
000000000000000000000000000000011111000000110000000000
000000000001010001100000010000001000001100000101000000
000000000000100000000010000000011011001100000000000000
000000000000000001100110000011101010000001010100000000
000000000000000000000000000000010000000001010000000010
010000000000000000000110000000011100001100000100000000
000000000000000000000000000000011011001100000000100000

.logic_tile 2 7
000000000000000000000000010000000000000000000000000000
000000000000010000000010110000000000000000000000000000
101000000000000000000000001111111001010000100000000000
000000000000000111000000000011001111010000010000000000
010000000010000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000001000000000101100000000111101111000000010000000000
000000100000000000000010101011111000001001010000000000
000000000000000101000010100101001111000000100000000000
000000000000000000000000000011101111100000110000000000
000000000000000101000000011011111111011100000000000000
000000000000000000000010100001111111000100000000000100
010000000000000101100110100000000001000000100100000001
110000000000000000000010000000001010000000000010000010

.ramb_tile 3 7
000000000000000111100000001111001010000000
000000000110000000100000001101110000001000
111000000000000000000011111101001010000000
000000000000000000000110111001100000000000
110000000000000001000111101011001010000000
110000000000000000000110001111010000000000
000000000000000011100111110011001010000000
000000000000000000100011011011100000000000
000000000100000001100111011011101010000000
000000000000000000100111110111110000000000
000000000000010011100110001011101010000000
000000000000001111000100000011000000000000
000000000000000011100010010101101010000000
000000000000000000100010010111110000000000
010000000000000011100011100001101010000000
110000000000000000100000000001100000000000

.logic_tile 4 7
000000000001000000000010100101101000111100000000000000
000000000010001101000100000111110000000000000000000010
000000000000001111000000011111001011000000010000000000
000000001110000101000010100011111000000110100000000000
000000100001000000000110101001111101000100000000000000
000001000000000000000000000001001100101100000000000000
000000000000000000000011101001111101000001000000000000
000000000000000111000110110011111000010010100000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000001000001000010100101111110101110110000000000
000001001000000000000100000000011000101110110001000000
000000000000000000000000011001011011011100000001000000
000000000000000000000011101111011010000011000000100010

.logic_tile 5 7
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
101000000000000000000000010000000000000000001000000000
000000000001000000000010000000001001000000000000000000
110000000000000000000000000000001000111100001000000000
110000001010000000000000000000000000111100000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000010000000000101100000001111100000000000000100000000
000000000000000000000000000011000000010110100000100000
000000000000000000000110000011100000110110110100000000
000000000000000001000000000000001111110110111000000000
000000000000000000000011010011100000010110100000000000
000001000000000000000010100000100000010110100000000000
010000000000001001100000000000011100101000000100000000
000000000000000001000000000011000000010100000000000000

.logic_tile 6 7
000000100000000000000010100000000001000000001000000000
000000000000010000000111110000001000000000000000001000
101000000000001101100110000101111000001100111000100000
000000000000000101000100000000101110110011000001000000
010000000000000000000000000001101000001100110010000000
010000000000000000000000000000001100110011000000000000
000010000000100101000110100000000000000000000100000000
000000000001000000000000001001000000000010000010000000
000000000001010000000000001001101111000000010000000000
000000000000001111000000000101111100000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000100000000111000010110000000000000000000000000000
110000000000000101100000000001100000010110100000000000
110000000000000000000000000000000000010110100000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000110000100
000000000000000000000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000100000000000000000010000000000000000000000000000
000001000110000000000011010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000100000000100000000000000000000000000000000
000000000000000000000000000011111000000010100010100000
000000000000000000000000000000100000000010100000000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000010000000000000001101000000000010000000000010
000001000001010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001000000001001001000000000000
000000000000000000000000001001001010000110000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010101000000010000011000000100000100000000
000000000000100000000010000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000101011000010100000000000000
000000000000100000000000000000110000010100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000010000000000000
000110110000000000
000000000000100010
000000000000010000
000001110000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000001000000000000000000000011100000000000001000000000
000000100000000000000011110000100000000000000000001000
101000000000000000000000000111011110001100111000000000
000000000000000000000000000000110000110011000000000000
010000000000000101000000000011101000001100111000000000
010000000000000000100000000000000000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000011000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000001010000000000010100000001101110011000000000000
000000000000000101000010100000001001001100111000000000
000000000000000000000010100000001110110011000000000000
000001000000000000000010100000001000001100110000000000
000010100000000000000000000101000000110011000000000000
110000000000000111000010100000000001000000100100000000
110000000000000101000000000000001010000000000010000010

.logic_tile 2 8
000000000000000000000011100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
101000000000000000000010101011000000110000110000000000
000000000000000000000100001001001001001111000000000000
000000001100000000000000000000011110000100000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000100101000001
000000000000000000000000000000001011000000000000000000
000001000001000000000000000000000000000000000000000000
000010101000101101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001100100101000000000000000000000000100100000000
000000000001010000100000000000001110000000000000000000
000000000000001000000000000000011100000100000101000000
000000000000001001000000000000010000000000000000100000

.ramt_tile 3 8
000010100000000111100011110001101100001000
000000000000000000100010100101110000000000
101000000000000111100111000101001100000000
000000000000000000000100001001110000000000
110000000000000001000111100111001100000000
010000000000000000000100001111010000000000
000000000000001000000111111111001100000000
000000000000001011000111110011010000000000
000000000000100000000010001101101100000000
000000000001010000000010001111110000000000
000000000000000001000000001101101100000000
000000000000000001000000000001110000000000
000000000000000111100011101001001100000000
000000000000001111000100000011010000000000
110000000000000111000011101001001100000000
110000000000000000000100000101110000000000

.logic_tile 4 8
000000000000000000000011100101111111101011000100000000
000000000110000111000011000011101101000011000010000000
101000000001011001100111011111101110000000110000000000
000000000000101111000110000011111111110000000000000010
010000000000000000000111000111111100111100000000000000
110000000000000000000011010001111001110000000000000000
000000000000001000000010000111111001000010010000000000
000000000000000011000010101101011000100100000000000000
000001100000000000000000000101100001111001110000000010
000010000000000001000000000000001000111001110010000000
000000000000000011100110011000000001011001100000000000
000000001010000000100010101001001111100110010000000000
000010100000000101000011010000001000010101010000000000
000001000010100101000010000111010000101010100000000000
000000000000001101000010100101101001001001000000000000
000000000000001011000010100111111010000001000000000000

.logic_tile 5 8
100000000000000000000111100101000000000000000000000000
000000000000000000000100000000000000000001000000000000
111000000000101000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000001000000000000111001110000000100100000001
010000001010000101000000000000101110000000100010000011
000001000000000000000000000000011000000100000000000000
000000100000000000000000000000000000000000000000000000
000100000000001011100000010000000000000000000000000000
000000000000100111100011100000000000000000000000000000
000000001110000000000000000000000000100110010000000110
000000000000000000000000000011001110011001100001100000
000000000000001011100000000001001010111111010000100000
000000000000000011100010000000101100111111010000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000001010000000110000000000000000000100110000000
000010100000000000000000000000001100000000000000000010
010000000000000000000010000101111001000110110000000000
110000000000000000000100000000111010000110110000000000
000000000000000001100000010000011101000001000000000000
000000000000000000100010100111011100000010000000000000
000000000000000111000000000000000001001111000000000100
000000000000000000100000000000001010001111000000000100
000000000000000111100000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000000111011011101101010000000100
000000000000001111000010100000111010101101010000000000
110000000000000011100000001000000000111001110000000010
110000000000000000000000000011001110110110110000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000011000000000101111010100000000
010000000000000000000010101101001111011111100000100001
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000001110000000000000000000001000001001010000000000
010010000000000000000000001101011101000110100000000000

.logic_tile 8 8
000000000001010000000000010000001100000100000100000000
000000000000000000000010010000000000000000000000000000
011000001010000000000000000000000001000000100100000000
100000000000000000000000000000001010000000000000000000
010000000000000000000000000111000000000000000100000000
010000000000000000000000000000100000000001000000000000
000000000000001000000000000000000000000000000100000000
000000000001000111000000000111000000000010000000000000
000010100000000101100110100000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000001000000110101000000000000000000100000000
000000000000000101000000001011000000000010000000000000
000000000000001000000000010111100000000000000100000000
000000000000000101000010100000100000000001000000000000
000010100000000000000000010000000000000000100100000000
000000000001000000000010100000001101000000000000000000

.logic_tile 9 8
000000000000001000000000010000000000000000100100000000
000010101110000001000010000000001110000000000000000000
011000000000001000000110001000000000000000000100000000
100000000000000001000000001001000000000010000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000011000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000001110000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111000110101000000000000000000100000000
000000000000000000100100000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000100000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000001000
000000000000001000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.logic_tile 1 9
000000000000001101000110000000000000001111000100000000
000000000000000111000010100000001100001111000000100011
111000000000000000000010100000000001000000100100100000
000000000000000000000110100000001001000000000000000001
110000000000000000000010110111100000110000110000000000
010000001010000000000010001101101001001111000000000000
000000000000000101000010000101011111010010000000000000
000000000000000101000011111101111010001000010000000000
000000000000001101000000011111001001011111110000000001
000010000000000001000011100111011101111111110000000000
000000000000000101000110011101101000010010000000000000
000000000000000000000010001011111000001000010000000000
000000000000001000000000000101111011001100000000000000
000000000000000101000000000001011010110000000000000000
010000000000100001100010100101111001111100110000000000
000000000001000000000010100011011100001111110000000000

.logic_tile 2 9
000000100000000000000000000011011100100001000000000000
000001000000000000000000000101011100000100100000000000
111000000000000000000000000000000000000000000110000000
000000000000000000000000001111000000000010000000000000
110001000000000101000000000011100000000000000100000000
110000100000000000000000000000000000000001000000000010
000000000000000000000000000000001100000100000100000001
000000000000000000000000000000010000000000000000000000
000010000000100001100010101000000000000000000100000000
000000001011010011100110111011000000000010000000000010
000000000000000101000110000000000000000000100100000000
000000000000000000100010110000001101000000000000000010
000000000000000101000011010000011110000100000100000001
000000000000000000100011010000000000000000000000000010
010000000000000000000000000000001110000100000100000001
000000000000001101000000000000000000000000000000000010

.ramb_tile 3 9
000000001110000000000000000000000000000000
000000010010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000100001001111100111111001011111000010010000000000
000000001000100001100011101011111110011000000000000000
101000000000000101000000001111100000000000000000000000
000000000000001101100000001111100000111111110000000000
010000000000010000000110001111001100101000000000000000
110000000000010000000110111111110000000001010000000000
000000000000000111000000000011111110010101010100000000
000000000000000000100000000000000000010101010000000010
000000100000000001100011101101011100100000000000000000
000001001110000000000100000001101000000000000000100000
000000000000000001100000010101101001100010000000000000
000000000000000101000010000011011000000100010000000000
000000000010100001100000001001000000000000000000000000
000000000000000000000011100011000000111111110000000000
010000000000000101000010100000001110000100000100000000
000000000000000000000010100000000000000000000000000010

.logic_tile 5 9
000000000000000000000010101000000000000000000100000000
000000001010000000000110111101000000000010000001100000
101000100000000000000000000000000000000000100110000000
000000000000000000000000000000001001000000000000100000
010000000000000101000010100000011010000100000100000001
110000000000000000100000000000000000000000000000000100
000000000000000101000010100000001000000100000100000001
000000000000001101100110110000010000000000000000000100
000000000000000000000000000000011011001100110100000000
000000000000000000000000000000011010001100110000000001
000000000000100000000000000000011010000100000110000000
000000000001010000000000000000000000000000000000000001
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000010000000
010000000000000000000000000101000000000000000110000000
000000000000000000000000000000000000000001000000000000

.logic_tile 6 9
000000000010001111000000000000001110000000110010000000
000000000000000111100010010000011011000000110000000001
101000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000111000010100001100000000000000000000000
010000000000000000010000000000100000000001000000000000
000010100000001000000000000001001101000000000010000000
000000000000001011000000001111001110010000000000000000
000000000000001000000000000001011010110010110000000000
000000000001001001000000000000001010110010110000000001
000000000000000000000000000001001101010011000000000000
000000000000000000000000001111001110111011010010000000
000000000000001000000000000111100000000000000100000000
000000000000001011000010000000100000000001000000000010
000000000000001000000000010000000000000000000100000000
000000001100000111000011000111000000000010000000000010

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110101000001011000100000000000000
110000000000000000000011101111011010001000000000000000
000000000000000111100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000000000000000000000110100011000000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000000000000000111100000000000000110000011
000000000000000000000000000000000000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000101100110011000000000000000000110000001
000000000000000000000110101111000000000010000000000010

.logic_tile 8 9
000000000000000101000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000100
101000000000000101000000000000000000000000000100000000
000000000000000101000000000101000000000010000000000001
110010000000000000000000000000011000000100000100000000
110000000000000101000010100000000000000000000000000001
000000000000000000000010100000011010000100000100000000
000000000000000000000010100000010000000000000000000001
000000000000000000000000000000001010000100000100000001
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000111000101100000000000000100000000
000000000000000000000100000000100000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000001011000000101001010000000000

.io_tile 13 9
000010000000000010
000010110000000000
000000000000000000
000000000000000001
000000000000001110
000000000000010100
001100011000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000101000000010101000000000000001000000000
000000000000000000000010010000000000000000000000001000
000000000000000001100000000101111010001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000000000110000000001000001100111000000000
000000000000000101000100000000001011110011000000000000
000000000000001011100110010000001001001100111000000000
000000000000001001000110010000001000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000100000000000000000000000000110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 2 10
000000000000000111100110010000000001000000100100000000
000000000000000000000011110000001001000000000000000000
111000000001010000000111110000000000000000100100000000
000000000000100000000111100000001001000000000000000000
000000000000000000000000010001100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000011100001000001111001110000000010
000000000000000000000100000000001110111001110010000101
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000001000000000000000001110000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000001011000000000010000000000010

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000111011100000011000000000000
000000000000001101000010100101111011000000110000000000
101000000000000000000010111101011010000000110000000000
000000000000000000000110010111111110110000000000000010
110000000000001001100110000111111000100000100000000000
010000000000001001100100000000011001100000100000000000
000000000000000000000110011000000000000000000100000000
000010000000001101000110001101000000000010000001000000
000000000000001000000110111101111010100010000000000000
000000000000000011000011001011011111000100010000000000
000000000000001000000110010001001110101010100000000000
000000000000000101000011010000000000101010100000000000
000000000000001101100011100011000001011001100000000000
000000000000000001000010010000101100011001100000000000
010000000000001000000000000001101100101000000000000000
000000000000000011000000000101100000000010100000000000

.logic_tile 5 10
000010100000000000000000000000000000000000001000000000
000000000000000101000010100000001100000000000000001000
000000000000000000000000000101101100001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101000010100000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000101000010100101001000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000001101000000000000001001110011000000000000
000000000010000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000100000000000000000000101101000001100111000000000
000001000000000000000000000000100000110011000000000000
000000000010000000000000000001001000001100110000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 6 10
000000000000001001100000010000000000000000000000000000
000000000110001111000010010000000000000000000000000000
101010000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000001
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000100
000000000000000000000000000001000000101001010000000000
000000000000001000000000000000000000000000100100000000
000000000000000101000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000001100000000001001010000010100000000000
000000000000000000100010100000010000000010100010000000
101000000000001111100000000000000000010000100100000000
000000000000000101000000001101001000100000010000000000
010000100001000001100000010011111000000001000000000000
010001000000000000000010010101001100000000000000000000
000000000000000011100000000111100000100000010010000000
000000000000000000000000000000101111100000010000000000
000000000000001000000000001000011111000001000000000000
000000000000000101000000000111011000000010000000000000
000000000000000001000000000000000000010000100100000001
000000000000000000000000000001001011100000010000000000
000000000000000000000000010001001010101000000100000000
000000000000000000000010000000010000101000000000000000
010000000000000101100110011001111110000010100000000000
110000000000000000000010101111000000000000000000000001

.logic_tile 8 10
000000000000101101000000000000000000000000000100000000
000000000001000001100000000101000000000010000000000100
101000000000011000000110100000011100000100000000000000
000000000000000101000000000000000000000000000000000000
110000000000000011100000001000011000000110110010000001
010000000000000101100000000001011000001001110000000001
000000000000000101000000000000000000000000000000000000
000000000000000101000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001001000000000000001010000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000011010000100000100000101
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000101100110100011100000000000000000000000
110000000000000000000000000000100000000001000000000000
000000000000000101000111100000001000000100000100000001
000000000000010000100000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000001010000100000100000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000001
000000000000000000000000000000100000000001000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
001100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000001100
000000000000001100
000001110000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000010100000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001001111011001000000000000000
000000000000000000100010111001001011000001000000000000
000000000000000001000000001111111100101111000100000001
000000000000000000000000000011101010001111100000000000
000000000000001001100000000000000000100110010000000000
000000000000000101000000000001001100011001100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000011000010101010000000000
000000000000000000000010011001010000101010100000000010

.logic_tile 2 11
000000000000000000000110100000011110010101010000000000
000000000000000000000000001111000000101010100000000000
000000000000000101000011100101101011100010000000000000
000000000000000000100100000101101011001000100000000000
000000000000001101000110001001101010100010000000000000
000000000000000001000010001111111011000100010000000000
000000000000000000000110101000011110010101010000000001
000000000000000000000010101111000000101010100000000000
000000000000000001100000010001101000100000000000000000
000000000000000000100010001011011110000000000000000000
000000000000000000000000000000000000011001100000000000
000000000000000000000000001111001100100110010000100000
000000000000000001100110010111000000011001100000000000
000000000000000000000110010000101111011001100000000010
000000000000001001100110011000011110010101010000000000
000000000000001001100010010111000000101010100000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000010100000010000000000000000000000000000
001001000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000001000000000000000000000010110100100100000
000000000000000001000000000001000000101001010000100000
101000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000001100110010000000001000000100110000000
110000000000000000100110010000001011000000000000000000
000000000000001101000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101000000011001100000000000
000000000000000000000000000000101011011001100000000000
000000000000000000000000000101100000000000000100000001
000000000010000000000000000000000000000001000000000000
000000000001010000000110100000011010000100000100000001
000000000000000000000100000000000000000000000000000000
010000000000000000000000000101000000011001100000000000
000000000000000000000000000000001011011001100000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000100000000
000000001010000000000000000111000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000100000000000000000000001010000000000001000100
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000101000000001001011000000100000000000000
000000000000000000000011101001001010000000000000000000
111000000000001001100000010000011010110000000100000000
100000000000001111100010010000011110110000000010000000
010000000000000001100110100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000111000110111001000000110110110100100000
000000000000001101100111010101101110101001010000000000
000000000000000000000000000111011010101000000100000000
000000000000000000000000000000010000101000000000100000
000000000000000000000110101000011000111001010100000000
000000000000000000000000001011001110110110100000000000
000001000000001000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
010000000000000000000000000101011001000000000000000000
110000000000000000000000000001011000000001000000000000

.logic_tile 7 11
000000000000000101000000001011011000111001010010000000
000000000000001101100000001001001010111101110000100000
101000000000000101000111101000000000000000000100000001
000000000000000000000010101001000000000010000000000000
010001000000000101000011100001000000000000000100000000
110010100000000000000110110000000000000001000000000010
000000000001000101100000000101100000000000000100000001
000000000001100000000000000000000000000001000000000000
000000000000000001100000000000001010000100000100000000
000000000000000000100000000000010000000000000000000010
000000000000000000000000000001000000000000000100000001
000000000000000000000000000000000000000001000010000000
000000000000000000000000000011011001000110100001000010
000000000000000000000000000101001001000011000000100000
000000000000000000000000000001101011000000000000000000
000000000000000000000000000011101000000001000000000000

.logic_tile 8 11
000000000000100000000000011101000001011111100000000000
000000000001010101000010011101001111111111110010000100
101000000000001101000111001000001100000001010000000010
000000001110000001100100000001000000000010100000000000
010000000000000000000110001001100000010110100100000000
010000000000000101000000000001100000111111110000000000
000010000001010001100010101000011111110000010000000001
000000000000100000100000001011001100110000100000000000
000000000000001000000000001111011110010110110000000000
000000000000000001000000000101011100010001110000000000
000010100000001101000110001001000000000000000000000000
000001000000000111100100000111000000010110100010000101
000000000000001000000000001000001011001000000000000101
000000000000000011000000001111001011000100000010000000
110010100000001001100110011101011010101001010010000000
010001001010001001000110000111111010100001010000000000

.logic_tile 9 11
000000000000000011100000000101101010010110000000000000
000000000000000000000000000011101010111111000010000000
101000000010000011100000000000000000000000100110000010
000000000000000000110000000000001000000000000000000001
110000000000001101000111000000000000000000000110000001
110000000000000101000100001101000000000010000000000000
000000000000000111000111110101100000000000000110000010
000000000000000000000010100000000000000001000000000101
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000001
000000000000000000000000000001000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000000011010000100000100000101
000010000000000000000000000000010000000000000010000001

.ramb_tile 10 11
010001000000000000000000000000000000000000
001010010010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000001000000111100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
101000000000000000000010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
010000000000000111000111110001001101010110110000000000
110000000000100000100110000101001110100010110000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000011100000000001001010010111110100100000
000000000000000000100000000000110000010111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001111000000000000000000000000000000000000
110000000000000111100000000000000001011111100110000000
010000000000000000000000000111001001101111010000000000

.logic_tile 12 11
000000000000000000000000000000000000000010000010100100
000000000000000000000000000000000000000000000001100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111001100010111110000000000
000001000000000000000000000000000000010111110000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000011000000010
000011011000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000000111000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
110000000000000101000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000101000011110000000000000000000000000000
110000000000000101000000001000000000100110010000100000
111000000000001101100000000101001010011001100000000011
000000000000000101000000000000011000111110100000000000
001000000000000000100000000101010000111101010000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011001001000001000000000110000000
001000000000000000000000000101001000001001000000100010
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000101000010110000000000000000000000000000
111000000000000101000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000001101000000000000000000000000000000000000
000000000000000000000000000001000000000000000110000000
001000000000000000000000000000000000000001000000000000
000001000000100000000000010001100000000000000101000000
001010100001010000000011000000100000000001000000000000
000000000000000000000000001001101000100010000000000000
001000000000000000000000000001111010001000100000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000101100000000000000100100000
001000000000000000000010110000000000000001000000100000
101000000000001001100000001000000000000000000100000000
000000000000001101000000000011000000000010000000000000
000000000000000001100000000000000000000000000100100000
001000000000000000000000000101000000000010000000000000
000000000000001000000000000001000000000000000100000000
001000000001000001000000000000100000000001000000100000
000000000000000000000110100011000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000001000000010000011100000100000100000000
001000000000000000000011110000010000000000000000000000
000000000000000000000000000000000001000000100110000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001000000000000000100000

.logic_tile 5 12
010000000000000000000000000111100000000000000100000000
001000000000000000000000000000100000000001000000000000
111000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000000000000000001000000000000000000100000000
111000000000000000000000000011000000000010000000000000
000000000000000000000000000111100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
001010000000001111000011010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
001000000000000000100011110000000000000000000000000000

.logic_tile 6 12
010000000000000000000000010000011010000100000100000000
001000000000000000000011000000000000000000000000000000
101000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
111001000000000000000000000000001110000000001000000000
000000000000001000000110010000000000000000000000000000
001000000000001011000111010000000000000000000000000000
000000000000000000000000001000011001000111000000000000
001000001000000000000000000111011011001011000000000000
000000000000000000000000000001000000000000000100000000
001000000000000101000000000000100000000001000000000000
000000000000000001000111000101100000000000000100000000
001000000000000000000100000000100000000001000000000000
110000000000000001100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000001000000111010001101010111001010100000000
001000000000000101000110100000111100111001010000000000
111000000000000000000010101101101101101000010100000000
100000000000000111000000001101101101111000100000000000
110000000000001000000010010011111010111001010100000000
111000000000000111000010010001101100110000000000000000
000000000000001011100111110101011000000001010000000000
001000000000001111000010101111100000000000000000000001
000000001110001001000000011001001110010110100000000000
001000000000001001000010100001111101110110100000000100
000010000000000000000110000101011000000000000000000000
001000000000000000000100000011100000101000000000000000
000000000000000000000011000011101010000110100000000000
001000000000000000000010111001101100001111110000000000
010000000000000000000010000001111110100000000000000010
111000000000000000000000000000011001100000000000000000

.logic_tile 8 12
010000000001001000000110111000001110101000000010000000
001000000000001011000011110101010000010100000010000000
111000000000000101000011110001101111111110110100000000
100000000000000000000010100111111101110110110000000000
010000000000000000000010001001100000000000000000000000
011000000000000000000000001101000000101001010000000000
000000000000000001100010001001011010111111110000000000
001000000001000000000000001001010000101011110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000110000000001010000000110000000000
001001000000000000000100000000011001000000110000000000
000000000000001000000111010000000000000000000000000000
001000000000001001000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000001100110110111011110011111100100000000
001000000000001101000011010101001000111111011001000000
101000000000000011100111010111011111001011100000000000
000000000000001111100011011001111111010111100000000000
010000000000000101000010100001101000101000000000000000
011000000000001001100100000000010000101000000010000000
000001000000000101100010000101101010001111110100000000
001000000000000000000011110111111000101111110001000000
000000001100000000000010101111111011111111100100000000
001010000000001101000110110111111100101111010000000010
000000000000000001100010111001111100111111100100000000
001000000000001101100110011011111101101111010001000000
000000000000001000000011000101011110111111100100000000
001000000000001001000000001011011100101111010001000000
010000000000000101000111011101100001100000010010000100
011000000000000111100010011001001100000000000000000000

.ramt_tile 10 12
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000001000000000000000000001000000100100000000
001000000000000001000000000000001011000000000000000000
101000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000011000000100000100000000
111000000000000000000100000000000000000000000000000000
000000000000000000000111100001011101010111110000000000
001000000000000000000000001111011101100111110000000000
000000000000000000000000010000000001000000100100000000
001000000000000000000010000000001111000000000000000000
000000000000001000000011100000000000000000000000000000
001001000000001011000110010000000000000000000000000000
000000000001010000000000011111111100010111100000000000
001000000000100000000011001011111101111111010001000000
000000000000001000000111011011111101010111110000000000
001000000000000001000111000111011101011011110000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000010000100000010
000010110100000000
000000000100000000
000000000100000001
000000000100000010
000000000100010000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000110000000000

.io_tile 0 13
000000000100000000
000100000100001000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000101000
000100000000000100
000010000000000100
000000110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000000001100000001001001011100010010000000000
001000000000001101000010110101001110100110010000000000
111000000000000000000000000001000000000000000100000000
000000000000001101000000000000100000000001000000000000
110000000000001011000000000000001110101001110000000000
011000000000000101000010100101001000010110110000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000011101101011010000000010
001000000000000000000010000101001000010111100000000000
000000000000000001100000000000000000000000000100000000
001000000000000000000000001101000000000010000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000001100000000000010000000000001000000100100000100
001000000000000000000000000000001000000000000000000000
111000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000001000000000000000011100000100000100100000
001000000000001111000000000000010000000000000000000000
000000000000000000000000010001100000000000000100100000
001000000000000000000011100000100000000001000000100000
000000000000000000000000000000001000000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000101100000000000000100000000
001001000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000101000000000010000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000010011100000000000000100100100
001000000000000000000010010000000000000001000000000000
101000000000100000000000000000000000000000100100000000
000000000000010000000000000000001010000000000000000000
000000000000001001100000000000000000000000000100000000
001000000000001001100000001001000000000010000000000000
000000000000000000000000000000000000000000000100100000
001000000000000000000000000011000000000010000000000010
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000001010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
110000000000000000000000000000000000000000001000000000
001000000000000000000000000000001100000000000000001000
111000000000000101000000010111101101001100111000000000
000000000000000000100011110000001011110011000000000000
010000000000000101000011100101101001110011000000000000
111000000000000000100100000000001001001100110000000000
000001000000101000000110011011101010000011100100000000
001000000000000001000011110001001100000011000000000000
000000000000001001100110001001101110000111000100000000
001000000000000101000000000011011010000011000000000000
000000000000001000000000000000000000010110100000000000
001000000000000101000000001011000000101001010000000000
000000000000000101100000010101101100101000000000000000
001000000110000000100010000000010000101000000000000000
010000000000000001100000000111011010000010100100000000
001000000000000000000000000000010000000010100000000000

.logic_tile 6 13
010000000000000000000000010000000001001111000000000000
001000001100000000000011010000001011001111000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000011100000100000100000000
011000000000000000000011010000000000000000000000000000
000000000000000011100110100000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000010101011000001100000010000000000
001000000000000000000110111001101011101001010000100000
000000000000000101100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000011000000111111110000000000
111000000000000000000000001101101101011111100010000000

.logic_tile 7 13
010000000000000000000000010000000000000000000100000000
001000000000000000000011111011000000000010000010000000
101000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000000000110000000011100000100000100000000
111000000000000000000100000000010000000000000010000000
000000000000000001000000011000000000000000000100000000
001000000000000000100011111101000000000010000000000000
000000000000000000000000010000000000000000100000000000
001000000000000000000010110000001011000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000000001000000100100000000
001000000000000000000100000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010010100000000101000010101101001001111111000000000000
001000000000000000000010111011011011101001000000000000
101000000000000000000000010000000000000000000100000100
000000000000001101000010100001000000000010000000000000
110000000000101101100110111101001110010111110000000000
011000000001011011000011000101111010011111100000000000
000000000000000111000010100101101011011111100000000000
001000000000000000100100001101011101101011110000000000
000000000000000000000010100001001011111111000000000000
001000000000000000000010001001101111101001000000000000
000000000000000000000010110001111010011110100000000000
001000000000000001000011011101101101101111110000000000
000000000000100000000110000001000001110000110000000010
001000000001000000000110101111101100110110110000000000
000000000000100001000010000111111000100010110000000000
001000000000010000100100001001001010010110110000000000

.logic_tile 9 13
010000000000000000000011101011001100001011100000000000
001000000000000000010000000101101101101011010000000000
101000000000000101000000010011011001011110100000000000
000000000000000000100011111001011000101111110000000000
110000100000000101000000000000011010000100000100000000
111001000000000000100000000000010000000000000000000000
000000000000000011100111011101011000011111100000000000
001000000000000000000011000111011001011111010000000000
000000000000000101000110010000011100000100000100000000
001000000000001111100111010000010000000000000000000000
000000000000000000000010000000011110000100000100000000
001100000000000000000000000000010000000000000000000000
000000000000000000000111000111100000000000000100000000
001000000000000000000100000000100000000001000000000000
000000000000000000000010000101100000000000000100000000
001000000000001111000011000000100000000001000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000001000000000000000001100000100000100000000
001000000000001011000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000001000000000000000000100000000
111000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
001000000000000000100000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000101010100000000
000000001100000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
100000000000000000000000000001111101111111110000000000
000000000000000000000000000101011100100100000000000000
111000000000000101000000001000000001001001000100000100
000000000000000000000011110011001111000110000001000000
010000000000000101000000000001100000000000000000000000
100000000000000000000000000101000000101001010000000000
000000000000000000000000000001101011101111110000000000
000000000000000000000000000000101000101111110000000000
000000000000001000000000000011100001100000010000000000
000000000000001001000000000101101100010110100000000000
000000000000001001100110000011000001001001000100000000
000000000000000101100000000000001111001001000000100001
000000000000000000000110101001111100101110010000000000
000000000000000000000000000011011010100110010000000000
010000000000000000000110110111101110101000000000000000
000000000000000000000010000000110000101000000000000000

.logic_tile 2 14
100000000000000000000000010000000001000000001000000000
000000000000000000000010100000001001000000000000001000
111000000000000011100000010101111000001100111000000000
000000000000000000100010000000011110110011000000000000
010000000000000000000110100111001000110011000000000000
110000000000000000000000000000001111001100110000000000
000000000000001001100000011001001101000110100100000000
000000000000000101000010101101111010000001010000000000
000000000000000000000000011000011000000010100100000000
000000000000000000000010000011000000000001010000000000
000000000001011000000000000111100000010110100000000000
000000000000100001000000000000100000010110100000000000
000000000000000001100110001000000000010110100000000000
000000000000000001000000000011000000101001010000000000
010000000000000000000110001111001001000110000100000000
000000000000000000000000000101011011000111000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001010001100000100000100
000000000000000000000011100000011110001100000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000001110000001010100000000
000000000000000000000000000101000000000010100000100000

.logic_tile 5 14
100000000000100000000000000001101111101010100000000000
000000000001010000000011111111111001110101110000000000
111000000000000000000010101111011000100110010000000000
000000000000000000000010101001111111110110010000000000
010000000000000000000000000000001010000100000100100000
010000000000000000000011100000010000000000000000000010
000000000000000001100000000101100000000000000100100000
000000000000001101000011110000000000000001000000000000
000000000000001000000000000101111010101001010000000000
000000000000000001000000000011100000101011110000100000
000000000000000000000000000000001110000000110000000000
000000100000000000000000000000011111000000110000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000010
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000011100110000001011000111000110000000001
000000000000000000100000000000011010111000110000000000
101000000000000000000111010001100000000000000100000000
000000000000000000000111010000100000000001000000000000
110000000000000001000010000000000000000000000100000000
110000000000000000000000001101000000000010000000000000
000000000000001000000011100101100000000000000100000000
000000000000001011000000000000100000000001000000000010
000000000000000000000010000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000001010001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011001001000000010110100000000000
000000000000000000000000000011100000000000000010000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000010000000

.logic_tile 9 14
000000000000000000000110101001011001100000100000000000
000000000000000000000010100001111101110000110010000000
101000000000001000000110111001101001111101010100000001
000000000000000101000010101111111001111000100000000000
110000000000000101100110111001111110011001010100000000
110000000000000000000010100101111011011010100010000000
000000000000000101000010101011100001001001000110000000
000000000000000101000010100101101001011111100000000000
000000000000000000000000000001101010000010110010000000
000000000000000000000000001101111010000011110000000000
000000000000000000000000011101101011001000010100000000
000010000000000000000010001111111001101101110000000000
000000000000000000000111100101000000000110000000000000
000000000000000000000000000000101010000110000010000000
000000000000000000000000011101011101110101010100000000
000000000000000000000010001101111001110110100001000000

.ramt_tile 10 14
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000111100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000000000000000011100000110000110100100001
000000000000000101000000000101001110110110110000000000
010001000110000000000011100000000000000000000000000000
110010000000000101000100000000000000000000000000000000
000000000000000000000000000001111100001101000100100000
000000000000001111000000000000001110001101000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001001011010010000100100000000
000000000001011111000000000011101001100010110010100000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001110000000000
000100001000000000
000000000000000010
000000000000010000
000000000000000000
000000000000011001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000111101111000000100000000100
000000000000000111000000000000011111000000100000000000
000000000000000000000000000101011010100010010000000000
000000000000000000000000001101101001011001100000000000
000000000000000000000000001111101110000010100000000010
000000000000000000000000001111010000000000000000100100
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000001011100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
101000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000001000000000000000100000001
010000000000000000100000000000000000000001000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000011000000001000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000100000

.logic_tile 9 15
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011001011000000000010000001000100
000000000000000111000000000000000001000000100100000000
000000000000000000100000000000001100000000000000100001
000000001110000000000000000111100000000000000100000001
000000000000000000000000000000100000000001000000100000
010000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000000110000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011110000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111010111110100000000000
000000000000000000000000000000010000111110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000001
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000001110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000100000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000011001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000001010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3 r_counter[0]_$glb_clk
.sym 4 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 6 i_sck$SB_IO_IN_$glb_clk
.sym 7 lvds_clock_buf
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 49 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 177 w_rx_09_fifo_data[8]
.sym 178 w_rx_09_fifo_data[12]
.sym 180 w_rx_09_fifo_data[6]
.sym 181 w_rx_09_fifo_data[14]
.sym 182 w_rx_09_fifo_data[16]
.sym 183 io_pmod[7]$SB_IO_OUT
.sym 184 w_rx_09_fifo_data[10]
.sym 221 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 243 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 295 w_rx_24_fifo_data[10]
.sym 311 io_pmod[5]$SB_IO_OUT
.sym 324 io_pmod[7]$SB_IO_OUT
.sym 328 w_rx_09_fifo_data[14]
.sym 334 w_rx_09_fifo_data[10]
.sym 405 w_rx_24_fifo_data[3]
.sym 406 w_rx_24_fifo_data[15]
.sym 407 w_rx_24_fifo_data[6]
.sym 408 w_rx_24_fifo_data[8]
.sym 409 w_rx_24_fifo_data[12]
.sym 410 w_rx_24_fifo_data[7]
.sym 411 w_rx_24_fifo_data[5]
.sym 412 w_rx_24_fifo_data[9]
.sym 437 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 438 w_rx_09_fifo_pulled_data[10]
.sym 449 $PACKER_VCC_NET
.sym 471 w_rx_24_fifo_pull
.sym 485 lvds_clock
.sym 520 w_rx_24_fifo_data[17]
.sym 521 w_rx_24_fifo_data[4]
.sym 522 w_rx_24_fifo_data[2]
.sym 523 w_rx_24_fifo_data[26]
.sym 525 w_rx_24_fifo_data[28]
.sym 526 w_rx_24_fifo_data[14]
.sym 527 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 544 w_rx_24_fifo_data[5]
.sym 552 i_smi_a3$SB_IO_IN
.sym 556 w_rx_24_fifo_data[12]
.sym 598 w_rx_24_fifo_data[6]
.sym 599 i_smi_a3$SB_IO_IN
.sym 633 w_rx_24_fifo_data[30]
.sym 634 w_rx_24_fifo_data[19]
.sym 635 w_rx_24_fifo_data[21]
.sym 636 w_rx_24_fifo_data[29]
.sym 637 w_rx_24_fifo_data[31]
.sym 638 w_rx_24_fifo_data[23]
.sym 639 w_rx_24_fifo_data[25]
.sym 640 w_rx_24_fifo_data[27]
.sym 665 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 668 w_rx_24_fifo_data[2]
.sym 688 w_rx_24_fifo_data[14]
.sym 699 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 747 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 748 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 749 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 750 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 751 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 752 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 753 spi_if_ins.state_if[2]
.sym 755 w_rx_24_fifo_data[23]
.sym 823 w_rx_24_fifo_data[19]
.sym 830 lvds_clock
.sym 852 lvds_clock
.sym 860 rx_24_fifo.wr_addr[0]
.sym 861 rx_24_fifo.wr_addr[7]
.sym 862 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 863 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 864 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 865 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 866 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 867 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 870 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 871 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 880 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 915 spi_if_ins.state_if[2]
.sym 940 lvds_clock
.sym 944 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 972 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 975 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 976 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 977 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 978 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 979 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 980 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 981 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 1007 i_smi_a3$SB_IO_IN
.sym 1022 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 1047 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 1054 i_smi_a3$SB_IO_IN
.sym 1091 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 1092 w_rx_24_fifo_full
.sym 1093 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 1095 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 1143 rx_24_fifo.rd_addr_gray_wr[4]
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1199 $PACKER_VCC_NET
.sym 1204 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1205 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 1208 w_rx_24_fifo_push
.sym 1246 w_lvds_rx_09_d1
.sym 1248 $PACKER_VCC_NET
.sym 1280 w_lvds_rx_09_d0
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1316 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 1317 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 1318 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1320 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 1321 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 1357 w_rx_24_fifo_push
.sym 1391 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1424 $PACKER_VCC_NET
.sym 1430 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1431 w_rx_24_fifo_data[0]
.sym 1432 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 1433 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_E
.sym 1434 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 1435 w_rx_24_fifo_data[1]
.sym 1436 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 1437 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 1458 i_button_SB_LUT4_I3_I2[2]
.sym 1474 $PACKER_VCC_NET
.sym 1510 i_smi_a3$SB_IO_IN
.sym 1592 w_rx_24_fifo_data[0]
.sym 1879 w_rx_09_fifo_data[22]
.sym 1881 w_rx_09_fifo_data[24]
.sym 1883 w_rx_09_fifo_data[18]
.sym 1884 w_rx_09_fifo_data[28]
.sym 1885 w_rx_09_fifo_data[26]
.sym 1886 w_rx_09_fifo_data[20]
.sym 1947 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2066 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 2067 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2068 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 2069 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 2070 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 2116 w_rx_09_fifo_data[16]
.sym 2120 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 2122 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2123 w_rx_09_fifo_data[8]
.sym 2124 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2125 w_rx_09_fifo_data[12]
.sym 2181 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2183 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2184 $nextpnr_ICESTORM_LC_18$O
.sym 2187 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2190 $nextpnr_ICESTORM_LC_19$I3
.sym 2192 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2200 $nextpnr_ICESTORM_LC_19$I3
.sym 2234 w_rx_09_fifo_data[13]
.sym 2235 w_rx_09_fifo_data[11]
.sym 2236 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 2237 w_rx_09_fifo_data[7]
.sym 2238 w_rx_09_fifo_data[5]
.sym 2239 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2240 w_rx_09_fifo_data[9]
.sym 2241 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2247 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 2251 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 2259 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2260 w_rx_09_fifo_data[16]
.sym 2262 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2264 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 2272 w_rx_24_fifo_data[9]
.sym 2277 w_rx_24_fifo_data[1]
.sym 2278 io_pmod[7]$SB_IO_OUT
.sym 2293 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2294 w_rx_09_fifo_data[10]
.sym 2295 w_rx_09_fifo_data[8]
.sym 2298 w_rx_09_fifo_data[6]
.sym 2300 io_pmod[5]$SB_IO_OUT
.sym 2304 w_rx_09_fifo_data[12]
.sym 2315 w_rx_09_fifo_data[14]
.sym 2317 io_pmod[7]$SB_IO_OUT
.sym 2320 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2322 w_rx_09_fifo_data[6]
.sym 2328 w_rx_09_fifo_data[10]
.sym 2329 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2339 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2340 io_pmod[7]$SB_IO_OUT
.sym 2344 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2345 w_rx_09_fifo_data[12]
.sym 2352 w_rx_09_fifo_data[14]
.sym 2353 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2356 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2358 io_pmod[5]$SB_IO_OUT
.sym 2363 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2364 w_rx_09_fifo_data[8]
.sym 2366 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2367 lvds_clock_buf
.sym 2368 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2370 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2371 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2373 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 2374 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2375 w_rx_24_fifo_pull
.sym 2379 w_rx_24_fifo_data[0]
.sym 2388 io_pmod[6]$SB_IO_OUT
.sym 2389 w_rx_09_fifo_data[6]
.sym 2393 w_rx_24_fifo_data[10]
.sym 2399 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2400 w_rx_24_fifo_data[15]
.sym 2404 w_rx_24_fifo_data[8]
.sym 2430 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2433 w_rx_24_fifo_data[8]
.sym 2479 w_rx_24_fifo_data[8]
.sym 2480 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2501 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2502 lvds_clock_buf
.sym 2503 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2504 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2505 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2506 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2507 w_rx_24_fifo_data[13]
.sym 2508 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 2509 w_rx_24_fifo_data[11]
.sym 2510 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 2511 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2513 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 2516 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2517 w_rx_24_fifo_pull
.sym 2518 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2522 smi_ctrl_ins.int_cnt_24[4]
.sym 2523 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 2524 smi_ctrl_ins.int_cnt_24[5]
.sym 2525 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2527 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2535 w_rx_24_fifo_data[17]
.sym 2541 w_rx_24_fifo_data[26]
.sym 2542 w_rx_24_fifo_data[27]
.sym 2546 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2559 w_rx_24_fifo_data[4]
.sym 2560 w_rx_24_fifo_data[1]
.sym 2562 w_rx_24_fifo_data[7]
.sym 2567 w_rx_24_fifo_data[6]
.sym 2569 w_rx_24_fifo_data[10]
.sym 2571 w_rx_24_fifo_data[5]
.sym 2573 w_rx_24_fifo_data[3]
.sym 2575 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2576 w_rx_24_fifo_data[13]
.sym 2590 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2593 w_rx_24_fifo_data[1]
.sym 2596 w_rx_24_fifo_data[13]
.sym 2597 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2602 w_rx_24_fifo_data[4]
.sym 2604 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2608 w_rx_24_fifo_data[6]
.sym 2611 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2614 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2617 w_rx_24_fifo_data[10]
.sym 2622 w_rx_24_fifo_data[5]
.sym 2623 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2626 w_rx_24_fifo_data[3]
.sym 2628 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2634 w_rx_24_fifo_data[7]
.sym 2635 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2636 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2637 lvds_clock_buf
.sym 2638 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2639 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 2640 w_rx_24_fifo_data[18]
.sym 2641 w_rx_24_fifo_data[16]
.sym 2642 w_rx_24_fifo_data[24]
.sym 2643 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 2644 w_rx_24_fifo_data[22]
.sym 2645 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 2646 w_rx_24_fifo_data[20]
.sym 2650 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 2651 w_rx_24_fifo_data[3]
.sym 2652 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2653 w_rx_24_fifo_data[7]
.sym 2655 w_rx_24_fifo_pulled_data[5]
.sym 2657 w_rx_24_fifo_push
.sym 2659 w_rx_24_fifo_data[4]
.sym 2660 rx_24_fifo.wr_addr[7]
.sym 2664 w_rx_24_fifo_data[25]
.sym 2667 w_rx_24_fifo_data[28]
.sym 2668 w_rx_24_fifo_data[30]
.sym 2669 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2670 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2671 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2672 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2674 w_rx_24_fifo_data[29]
.sym 2675 w_rx_24_fifo_data[4]
.sym 2678 rx_24_fifo.wr_addr[7]
.sym 2680 w_rx_24_fifo_push
.sym 2701 w_rx_24_fifo_data[15]
.sym 2704 w_rx_24_fifo_data[12]
.sym 2710 w_rx_24_fifo_data[0]
.sym 2711 w_rx_24_fifo_data[24]
.sym 2715 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2719 w_rx_24_fifo_data[2]
.sym 2720 w_rx_24_fifo_data[26]
.sym 2731 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2734 w_rx_24_fifo_data[15]
.sym 2737 w_rx_24_fifo_data[2]
.sym 2738 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2744 w_rx_24_fifo_data[0]
.sym 2745 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2750 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2752 w_rx_24_fifo_data[24]
.sym 2762 w_rx_24_fifo_data[26]
.sym 2764 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2767 w_rx_24_fifo_data[12]
.sym 2769 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2771 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2772 lvds_clock_buf
.sym 2773 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2775 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 2778 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2779 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2780 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2781 spi_if_ins.state_if[0]
.sym 2791 io_pmod[7]$SB_IO_OUT
.sym 2792 w_rx_24_fifo_pulled_data[14]
.sym 2795 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 2797 w_rx_24_fifo_data[9]
.sym 2798 rx_24_fifo.wr_addr[0]
.sym 2799 w_rx_24_fifo_data[1]
.sym 2800 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 2801 spi_if_ins.state_if[2]
.sym 2803 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2804 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 2805 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 2814 rx_24_fifo.wr_addr[0]
.sym 2821 w_rx_24_fifo_data[1]
.sym 2829 w_rx_24_fifo_data[21]
.sym 2833 w_rx_24_fifo_data[28]
.sym 2836 w_rx_24_fifo_data[17]
.sym 2837 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2848 w_rx_24_fifo_data[23]
.sym 2849 w_rx_24_fifo_data[25]
.sym 2852 w_rx_24_fifo_data[19]
.sym 2854 w_rx_24_fifo_data[29]
.sym 2858 w_rx_24_fifo_data[27]
.sym 2860 w_rx_24_fifo_data[28]
.sym 2863 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2866 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2869 w_rx_24_fifo_data[17]
.sym 2874 w_rx_24_fifo_data[19]
.sym 2875 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2878 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2881 w_rx_24_fifo_data[27]
.sym 2886 w_rx_24_fifo_data[29]
.sym 2887 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2892 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2893 w_rx_24_fifo_data[21]
.sym 2897 w_rx_24_fifo_data[23]
.sym 2899 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2904 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2905 w_rx_24_fifo_data[25]
.sym 2906 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2907 lvds_clock_buf
.sym 2908 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2910 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 2911 w_rx_24_fifo_data[31]
.sym 2912 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 2915 rx_24_fifo.wr_addr_gray_rd[7]
.sym 2916 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 2918 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 2925 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 2926 spi_if_ins.state_if[0]
.sym 2927 w_rx_24_fifo_data[21]
.sym 2932 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 2954 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 2964 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 2971 rx_24_fifo.wr_addr[7]
.sym 2974 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 2980 rx_24_fifo.wr_addr[5]
.sym 2983 rx_24_fifo.wr_addr[3]
.sym 2984 rx_24_fifo.wr_addr[4]
.sym 2985 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 2989 rx_24_fifo.wr_addr[2]
.sym 2990 rx_24_fifo.wr_addr[6]
.sym 2991 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 2993 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 2994 $nextpnr_ICESTORM_LC_8$O
.sym 2996 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3000 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3002 rx_24_fifo.wr_addr[2]
.sym 3004 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3006 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3008 rx_24_fifo.wr_addr[3]
.sym 3010 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3012 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3014 rx_24_fifo.wr_addr[4]
.sym 3016 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3018 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3021 rx_24_fifo.wr_addr[5]
.sym 3022 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3024 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3027 rx_24_fifo.wr_addr[6]
.sym 3028 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3031 rx_24_fifo.wr_addr[7]
.sym 3034 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3039 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 3041 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 3042 r_counter[0]_$glb_clk
.sym 3043 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 3044 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 3045 rx_24_fifo.wr_addr_gray[1]
.sym 3046 rx_24_fifo.wr_addr[5]
.sym 3047 rx_24_fifo.wr_addr[2]
.sym 3048 rx_24_fifo.wr_addr[6]
.sym 3049 rx_24_fifo.wr_addr[3]
.sym 3050 rx_24_fifo.wr_addr[4]
.sym 3051 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3056 w_rx_24_fifo_data[26]
.sym 3060 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 3061 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 3065 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 3067 w_rx_24_fifo_data[27]
.sym 3068 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 3076 rx_24_fifo.wr_addr[0]
.sym 3078 rx_24_fifo.wr_addr[7]
.sym 3079 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 3085 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3097 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3098 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 3099 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 3100 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 3103 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 3104 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3107 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 3108 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 3109 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 3110 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 3111 w_rx_24_fifo_push
.sym 3112 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 3113 rx_24_fifo.wr_addr[0]
.sym 3114 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3115 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3118 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3119 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 3120 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 3121 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 3126 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 3127 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 3128 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 3132 rx_24_fifo.wr_addr[0]
.sym 3138 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3142 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 3143 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 3144 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 3148 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 3149 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 3150 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 3151 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 3154 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 3155 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 3156 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 3157 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 3160 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 3161 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 3162 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 3163 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 3166 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3167 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 3168 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 3169 w_rx_24_fifo_push
.sym 3172 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3173 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 3174 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3175 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 3176 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3177 lvds_clock_buf
.sym 3178 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 3179 rx_24_fifo.rd_addr_gray_wr[3]
.sym 3180 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3181 rx_24_fifo.rd_addr_gray_wr[7]
.sym 3182 rx_24_fifo.rd_addr_gray_wr[6]
.sym 3183 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3184 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3185 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 3186 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 3199 w_rx_24_fifo_push
.sym 3200 rx_24_fifo.wr_addr_gray[1]
.sym 3201 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3204 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3206 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 3207 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3211 rx_24_fifo.wr_addr_gray_rd[4]
.sym 3215 w_rx_24_fifo_push
.sym 3225 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 3233 rx_24_fifo.wr_addr[7]
.sym 3234 rx_24_fifo.wr_addr[5]
.sym 3237 rx_24_fifo.wr_addr[3]
.sym 3240 rx_24_fifo.wr_addr[0]
.sym 3243 rx_24_fifo.wr_addr[2]
.sym 3244 rx_24_fifo.wr_addr[6]
.sym 3245 rx_24_fifo.wr_addr[0]
.sym 3246 rx_24_fifo.wr_addr[4]
.sym 3247 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3264 $nextpnr_ICESTORM_LC_12$O
.sym 3266 rx_24_fifo.wr_addr[0]
.sym 3270 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 3272 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3274 rx_24_fifo.wr_addr[0]
.sym 3276 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 3279 rx_24_fifo.wr_addr[2]
.sym 3280 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 3282 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 3285 rx_24_fifo.wr_addr[3]
.sym 3286 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 3288 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 3290 rx_24_fifo.wr_addr[4]
.sym 3292 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 3294 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 3296 rx_24_fifo.wr_addr[5]
.sym 3298 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 3300 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 3302 rx_24_fifo.wr_addr[6]
.sym 3304 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 3309 rx_24_fifo.wr_addr[7]
.sym 3310 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 3314 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 3315 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3316 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3317 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 3318 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 3319 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 3320 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 3321 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 3328 rx_24_fifo.rd_addr[7]
.sym 3331 rx_24_fifo.rd_addr_gray[3]
.sym 3335 rx_24_fifo.rd_addr_gray[6]
.sym 3338 w_rx_24_fifo_full
.sym 3339 w_rx_24_fifo_push
.sym 3343 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 3345 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3346 w_rx_24_fifo_data[1]
.sym 3361 w_rx_24_fifo_data[1]
.sym 3368 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3371 w_rx_24_fifo_full
.sym 3373 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3374 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3376 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 3380 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3381 w_rx_24_fifo_push
.sym 3384 rx_24_fifo.wr_addr[0]
.sym 3387 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 3388 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 3397 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3418 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3419 w_rx_24_fifo_full
.sym 3420 w_rx_24_fifo_push
.sym 3421 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3424 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 3425 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3426 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 3427 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 3430 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3432 rx_24_fifo.wr_addr[0]
.sym 3442 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3445 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3447 lvds_clock_buf
.sym 3448 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 3452 rx_24_fifo.wr_addr_gray[3]
.sym 3453 rx_24_fifo.wr_addr_gray[4]
.sym 3454 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3463 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 3476 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3483 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3503 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3506 w_rx_24_fifo_full
.sym 3508 i_button_SB_LUT4_I3_I2[2]
.sym 3510 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3511 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3515 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3529 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3547 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3549 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3553 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3556 i_button_SB_LUT4_I3_I2[2]
.sym 3571 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3572 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3573 w_rx_24_fifo_full
.sym 3581 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3582 lvds_clock_buf
.sym 3583 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 3584 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 3586 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 3587 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3588 rx_24_fifo.rd_addr_gray_wr[1]
.sym 3590 rx_24_fifo.rd_addr_gray_wr[0]
.sym 3591 rx_24_fifo.rd_addr_gray_wr[2]
.sym 3599 rx_24_fifo.wr_addr_gray[3]
.sym 3604 i_button_SB_LUT4_I3_I2[2]
.sym 3609 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3637 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3638 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3639 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3641 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3645 w_lvds_rx_24_d0
.sym 3646 i_button_SB_LUT4_I3_I2[2]
.sym 3647 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3650 w_lvds_rx_24_d1
.sym 3655 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3658 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3661 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3666 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3670 w_lvds_rx_24_d1
.sym 3671 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3672 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3673 w_lvds_rx_24_d0
.sym 3677 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3682 i_button_SB_LUT4_I3_I2[2]
.sym 3684 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3685 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3694 i_button_SB_LUT4_I3_I2[2]
.sym 3696 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3697 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3700 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3716 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3717 lvds_clock_buf
.sym 3718 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 3720 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3721 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3722 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3723 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3724 lvds_rx_24_inst.r_phase_count[1]
.sym 3725 lvds_rx_24_inst.r_phase_count[0]
.sym 3726 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 3736 rx_24_fifo.rd_addr_gray[0]
.sym 3738 rx_24_fifo.rd_addr_gray[2]
.sym 3777 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3778 i_button_SB_LUT4_I3_I2[2]
.sym 3781 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3788 w_lvds_rx_24_d0
.sym 3792 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3793 w_lvds_rx_24_d1
.sym 3795 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3799 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3802 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3803 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 3805 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3806 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3807 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3808 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3811 w_lvds_rx_24_d1
.sym 3813 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3817 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3818 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3824 i_button_SB_LUT4_I3_I2[2]
.sym 3825 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3826 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3829 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3830 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3831 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3836 w_lvds_rx_24_d0
.sym 3837 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3841 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3842 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3843 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3844 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3848 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 3850 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3851 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3852 lvds_clock_buf
.sym 3853 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 3874 i_button_SB_LUT4_I3_I2[2]
.sym 3885 w_rx_24_fifo_data[1]
.sym 4022 o_shdn_tx_lna$SB_IO_OUT
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4209 i_smi_a2$SB_IO_IN
.sym 4237 w_rx_09_fifo_pulled_data[16]
.sym 4238 w_rx_09_fifo_pulled_data[17]
.sym 4239 w_rx_09_fifo_pulled_data[18]
.sym 4240 w_rx_09_fifo_pulled_data[19]
.sym 4241 w_rx_09_fifo_pulled_data[20]
.sym 4242 w_rx_09_fifo_pulled_data[21]
.sym 4243 w_rx_09_fifo_pulled_data[22]
.sym 4244 w_rx_09_fifo_pulled_data[23]
.sym 4248 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4281 w_rx_09_fifo_data[24]
.sym 4291 w_rx_09_fifo_data[18]
.sym 4297 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4298 w_rx_09_fifo_data[16]
.sym 4302 w_rx_09_fifo_data[20]
.sym 4303 w_rx_09_fifo_data[22]
.sym 4309 w_rx_09_fifo_data[26]
.sym 4313 w_rx_09_fifo_data[20]
.sym 4314 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4324 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4327 w_rx_09_fifo_data[22]
.sym 4336 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4337 w_rx_09_fifo_data[16]
.sym 4342 w_rx_09_fifo_data[26]
.sym 4345 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4348 w_rx_09_fifo_data[24]
.sym 4350 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4356 w_rx_09_fifo_data[18]
.sym 4357 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4358 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4359 lvds_clock_buf
.sym 4360 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 4365 w_rx_09_fifo_pulled_data[24]
.sym 4366 w_rx_09_fifo_pulled_data[25]
.sym 4367 w_rx_09_fifo_pulled_data[26]
.sym 4368 w_rx_09_fifo_pulled_data[27]
.sym 4369 w_rx_09_fifo_pulled_data[28]
.sym 4370 w_rx_09_fifo_pulled_data[29]
.sym 4371 w_rx_09_fifo_pulled_data[30]
.sym 4372 w_rx_09_fifo_pulled_data[31]
.sym 4376 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 4377 io_pmod[1]$SB_IO_OUT
.sym 4379 w_rx_09_fifo_data[28]
.sym 4385 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 4387 w_rx_09_fifo_data[16]
.sym 4399 rx_09_fifo.wr_addr[3]
.sym 4407 i_smi_soe_se$SB_IO_IN
.sym 4409 w_rx_09_fifo_data[28]
.sym 4410 $PACKER_VCC_NET
.sym 4419 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4421 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4428 smi_ctrl_ins.int_cnt_24[4]
.sym 4430 smi_ctrl_ins.int_cnt_24[5]
.sym 4436 rx_09_fifo.wr_addr[6]
.sym 4444 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 4445 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 4447 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4452 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 4457 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4462 i_smi_soe_se$SB_IO_IN
.sym 4463 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 4464 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 4467 $PACKER_VCC_NET
.sym 4474 $nextpnr_ICESTORM_LC_2$O
.sym 4477 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 4480 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 4483 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4486 $nextpnr_ICESTORM_LC_3$I3
.sym 4489 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4492 $nextpnr_ICESTORM_LC_3$COUT
.sym 4494 $PACKER_VCC_NET
.sym 4496 $nextpnr_ICESTORM_LC_3$I3
.sym 4500 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 4502 $nextpnr_ICESTORM_LC_3$COUT
.sym 4506 i_smi_soe_se$SB_IO_IN
.sym 4508 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 4511 i_smi_soe_se$SB_IO_IN
.sym 4517 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 4518 i_smi_soe_se$SB_IO_IN
.sym 4519 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 4520 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 4522 r_counter[0]_$glb_clk
.sym 4523 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 4524 w_rx_09_fifo_pulled_data[0]
.sym 4525 w_rx_09_fifo_pulled_data[1]
.sym 4526 w_rx_09_fifo_pulled_data[2]
.sym 4527 w_rx_09_fifo_pulled_data[3]
.sym 4528 w_rx_09_fifo_pulled_data[4]
.sym 4529 w_rx_09_fifo_pulled_data[5]
.sym 4530 w_rx_09_fifo_pulled_data[6]
.sym 4531 w_rx_09_fifo_pulled_data[7]
.sym 4535 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 4538 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 4543 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 4547 w_rx_09_fifo_pull
.sym 4549 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 4551 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 4555 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4556 rx_24_fifo.wr_addr[6]
.sym 4565 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4571 w_rx_09_fifo_data[9]
.sym 4573 io_pmod[6]$SB_IO_OUT
.sym 4575 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4582 w_rx_09_fifo_data[11]
.sym 4585 w_rx_09_fifo_data[5]
.sym 4592 w_rx_09_fifo_data[7]
.sym 4593 smi_ctrl_ins.int_cnt_24[4]
.sym 4595 smi_ctrl_ins.int_cnt_24[5]
.sym 4599 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4601 w_rx_09_fifo_data[11]
.sym 4604 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4607 w_rx_09_fifo_data[9]
.sym 4612 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4618 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4619 w_rx_09_fifo_data[5]
.sym 4623 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4625 io_pmod[6]$SB_IO_OUT
.sym 4630 smi_ctrl_ins.int_cnt_24[4]
.sym 4636 w_rx_09_fifo_data[7]
.sym 4637 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4642 smi_ctrl_ins.int_cnt_24[5]
.sym 4644 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4645 lvds_clock_buf
.sym 4646 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 4647 w_rx_09_fifo_pulled_data[8]
.sym 4648 w_rx_09_fifo_pulled_data[9]
.sym 4649 w_rx_09_fifo_pulled_data[10]
.sym 4650 w_rx_09_fifo_pulled_data[11]
.sym 4651 w_rx_09_fifo_pulled_data[12]
.sym 4652 w_rx_09_fifo_pulled_data[13]
.sym 4653 w_rx_09_fifo_pulled_data[14]
.sym 4654 w_rx_09_fifo_pulled_data[15]
.sym 4659 w_rx_09_fifo_data[13]
.sym 4661 rx_09_fifo.wr_addr[5]
.sym 4663 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4669 io_pmod[1]$SB_IO_OUT
.sym 4671 rx_24_fifo.wr_addr[2]
.sym 4674 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 4675 w_rx_09_fifo_pull
.sym 4676 w_rx_09_fifo_pulled_data[14]
.sym 4677 w_rx_24_fifo_data[0]
.sym 4681 w_rx_24_fifo_pulled_data[24]
.sym 4682 w_rx_24_fifo_data[13]
.sym 4688 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4689 smi_ctrl_ins.int_cnt_24[4]
.sym 4690 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 4691 smi_ctrl_ins.int_cnt_24[5]
.sym 4693 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4696 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4697 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4698 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4699 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4706 $PACKER_VCC_NET
.sym 4710 w_rx_24_fifo_pulled_data[15]
.sym 4711 w_rx_24_fifo_pulled_data[7]
.sym 4713 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4717 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4720 $nextpnr_ICESTORM_LC_0$O
.sym 4722 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4726 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 4728 $PACKER_VCC_NET
.sym 4729 smi_ctrl_ins.int_cnt_24[4]
.sym 4730 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4733 $PACKER_VCC_NET
.sym 4734 smi_ctrl_ins.int_cnt_24[5]
.sym 4736 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 4745 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4746 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4747 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4748 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4751 w_rx_24_fifo_pulled_data[7]
.sym 4752 w_rx_24_fifo_pulled_data[15]
.sym 4753 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4754 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4757 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4767 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 4768 r_counter[0]_$glb_clk
.sym 4769 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 4770 w_rx_24_fifo_pulled_data[0]
.sym 4771 w_rx_24_fifo_pulled_data[1]
.sym 4772 w_rx_24_fifo_pulled_data[2]
.sym 4773 w_rx_24_fifo_pulled_data[3]
.sym 4774 w_rx_24_fifo_pulled_data[4]
.sym 4775 w_rx_24_fifo_pulled_data[5]
.sym 4776 w_rx_24_fifo_pulled_data[6]
.sym 4777 w_rx_24_fifo_pulled_data[7]
.sym 4778 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4782 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4783 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 4784 io_smi_data[7]$SB_IO_OUT
.sym 4787 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4788 w_rx_09_fifo_data[8]
.sym 4790 w_rx_09_fifo_data[12]
.sym 4791 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 4792 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 4793 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 4794 rx_24_fifo.wr_addr[4]
.sym 4795 w_rx_24_fifo_pulled_data[16]
.sym 4796 w_rx_24_fifo_pulled_data[15]
.sym 4798 w_rx_09_fifo_data[14]
.sym 4801 w_rx_09_fifo_data[10]
.sym 4803 w_rx_24_fifo_pull
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4811 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4812 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4813 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4816 w_rx_24_fifo_data[11]
.sym 4818 w_rx_24_fifo_data[9]
.sym 4819 w_rx_24_fifo_pulled_data[16]
.sym 4820 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4821 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4823 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4824 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4826 w_rx_24_fifo_pulled_data[5]
.sym 4827 w_rx_24_fifo_pulled_data[8]
.sym 4828 w_rx_24_fifo_pulled_data[9]
.sym 4829 w_rx_24_fifo_pulled_data[10]
.sym 4832 w_rx_24_fifo_pulled_data[13]
.sym 4835 w_rx_24_fifo_pulled_data[0]
.sym 4836 w_rx_24_fifo_pulled_data[1]
.sym 4837 w_rx_24_fifo_pulled_data[2]
.sym 4840 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4841 w_rx_24_fifo_pulled_data[24]
.sym 4844 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4845 w_rx_24_fifo_pulled_data[16]
.sym 4846 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4847 w_rx_24_fifo_pulled_data[0]
.sym 4850 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4852 w_rx_24_fifo_pulled_data[0]
.sym 4853 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4856 w_rx_24_fifo_pulled_data[1]
.sym 4857 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4858 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4859 w_rx_24_fifo_pulled_data[9]
.sym 4864 w_rx_24_fifo_data[11]
.sym 4865 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4868 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4869 w_rx_24_fifo_pulled_data[13]
.sym 4870 w_rx_24_fifo_pulled_data[5]
.sym 4871 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4875 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4876 w_rx_24_fifo_data[9]
.sym 4880 w_rx_24_fifo_pulled_data[8]
.sym 4881 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4882 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4883 w_rx_24_fifo_pulled_data[24]
.sym 4886 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4887 w_rx_24_fifo_pulled_data[10]
.sym 4888 w_rx_24_fifo_pulled_data[2]
.sym 4889 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4890 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4891 lvds_clock_buf
.sym 4892 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 4893 w_rx_24_fifo_pulled_data[8]
.sym 4894 w_rx_24_fifo_pulled_data[9]
.sym 4895 w_rx_24_fifo_pulled_data[10]
.sym 4896 w_rx_24_fifo_pulled_data[11]
.sym 4897 w_rx_24_fifo_pulled_data[12]
.sym 4898 w_rx_24_fifo_pulled_data[13]
.sym 4899 w_rx_24_fifo_pulled_data[14]
.sym 4900 w_rx_24_fifo_pulled_data[15]
.sym 4905 w_rx_24_fifo_data[1]
.sym 4906 w_rx_24_fifo_pulled_data[6]
.sym 4907 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4912 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4913 rx_24_fifo.wr_addr[0]
.sym 4914 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 4918 w_rx_24_fifo_push
.sym 4919 w_rx_24_fifo_data[22]
.sym 4920 spi_if_ins.state_if[0]
.sym 4927 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4935 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4936 w_rx_24_fifo_data[16]
.sym 4938 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4941 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4943 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 4944 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4946 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 4947 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4949 w_rx_24_fifo_data[14]
.sym 4950 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4955 w_rx_24_fifo_data[22]
.sym 4958 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4959 w_rx_24_fifo_data[18]
.sym 4965 w_rx_24_fifo_data[20]
.sym 4967 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 4968 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4969 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4970 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 4975 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4976 w_rx_24_fifo_data[16]
.sym 4981 w_rx_24_fifo_data[14]
.sym 4982 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4985 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4987 w_rx_24_fifo_data[22]
.sym 4991 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4992 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4993 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4994 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4997 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4998 w_rx_24_fifo_data[20]
.sym 5003 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5004 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 5005 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 5006 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5011 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5012 w_rx_24_fifo_data[18]
.sym 5013 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5014 lvds_clock_buf
.sym 5015 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 5016 w_rx_24_fifo_pulled_data[16]
.sym 5017 w_rx_24_fifo_pulled_data[17]
.sym 5018 w_rx_24_fifo_pulled_data[18]
.sym 5019 w_rx_24_fifo_pulled_data[19]
.sym 5020 w_rx_24_fifo_pulled_data[20]
.sym 5021 w_rx_24_fifo_pulled_data[21]
.sym 5022 w_rx_24_fifo_pulled_data[22]
.sym 5023 w_rx_24_fifo_pulled_data[23]
.sym 5028 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 5029 w_rx_24_fifo_data[10]
.sym 5030 w_rx_24_fifo_data[8]
.sym 5031 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 5032 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5034 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 5036 w_rx_24_fifo_data[15]
.sym 5037 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 5040 rx_24_fifo.rd_addr[7]
.sym 5041 w_rx_24_fifo_data[12]
.sym 5043 w_rx_24_fifo_data[24]
.sym 5044 rx_24_fifo.wr_addr[5]
.sym 5045 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 5046 spi_if_ins.state_if[0]
.sym 5047 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5048 rx_24_fifo.wr_addr[6]
.sym 5050 rx_24_fifo.wr_addr[3]
.sym 5051 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 5059 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 5061 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5068 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5069 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 5070 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 5074 w_rx_24_fifo_pulled_data[17]
.sym 5075 w_rx_24_fifo_pulled_data[26]
.sym 5078 w_rx_24_fifo_pulled_data[29]
.sym 5080 w_rx_24_fifo_pulled_data[31]
.sym 5082 w_rx_24_fifo_pulled_data[25]
.sym 5083 w_rx_24_fifo_pulled_data[18]
.sym 5086 w_rx_24_fifo_pulled_data[21]
.sym 5087 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5088 w_rx_24_fifo_pulled_data[23]
.sym 5096 w_rx_24_fifo_pulled_data[29]
.sym 5097 w_rx_24_fifo_pulled_data[21]
.sym 5098 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5099 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5114 w_rx_24_fifo_pulled_data[26]
.sym 5115 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5116 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5117 w_rx_24_fifo_pulled_data[18]
.sym 5120 w_rx_24_fifo_pulled_data[17]
.sym 5121 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5122 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5123 w_rx_24_fifo_pulled_data[25]
.sym 5126 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5127 w_rx_24_fifo_pulled_data[31]
.sym 5128 w_rx_24_fifo_pulled_data[23]
.sym 5129 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5134 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 5136 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 5137 r_counter[0]_$glb_clk
.sym 5138 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 5139 w_rx_24_fifo_pulled_data[24]
.sym 5140 w_rx_24_fifo_pulled_data[25]
.sym 5141 w_rx_24_fifo_pulled_data[26]
.sym 5142 w_rx_24_fifo_pulled_data[27]
.sym 5143 w_rx_24_fifo_pulled_data[28]
.sym 5144 w_rx_24_fifo_pulled_data[29]
.sym 5145 w_rx_24_fifo_pulled_data[30]
.sym 5146 w_rx_24_fifo_pulled_data[31]
.sym 5155 rx_24_fifo.wr_addr[0]
.sym 5157 rx_24_fifo.wr_addr[7]
.sym 5158 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 5159 w_rx_24_fifo_data[17]
.sym 5164 rx_24_fifo.wr_addr[4]
.sym 5166 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5169 w_rx_24_fifo_data[0]
.sym 5172 w_rx_24_fifo_pulled_data[24]
.sym 5174 rx_24_fifo.wr_addr[2]
.sym 5183 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5187 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5190 rx_24_fifo.wr_addr_gray_rd[4]
.sym 5196 rx_24_fifo.wr_addr[0]
.sym 5202 rx_24_fifo.wr_addr_gray_rd[7]
.sym 5205 rx_24_fifo.wr_addr[7]
.sym 5208 w_rx_24_fifo_data[31]
.sym 5219 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5220 rx_24_fifo.wr_addr[0]
.sym 5221 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5228 w_rx_24_fifo_data[31]
.sym 5233 rx_24_fifo.wr_addr_gray_rd[4]
.sym 5251 rx_24_fifo.wr_addr[7]
.sym 5258 rx_24_fifo.wr_addr_gray_rd[7]
.sym 5260 r_counter[0]_$glb_clk
.sym 5274 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 5276 w_rx_24_fifo_data[29]
.sym 5277 w_rx_24_fifo_data[28]
.sym 5278 rx_24_fifo.wr_addr_gray_rd[4]
.sym 5280 w_rx_24_fifo_data[30]
.sym 5282 w_rx_24_fifo_data[25]
.sym 5283 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5289 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 5290 rx_24_fifo.wr_addr[4]
.sym 5292 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5295 w_rx_24_fifo_pull
.sym 5312 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 5319 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5320 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5321 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5322 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5324 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5325 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5326 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5328 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5329 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5330 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5331 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 5336 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 5337 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5338 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5339 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5342 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5349 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5357 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5360 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5368 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5375 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 5381 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5382 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5383 lvds_clock_buf
.sym 5384 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 5402 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 5407 spi_if_ins.state_if[2]
.sym 5410 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 5414 w_rx_24_fifo_push
.sym 5420 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 5427 i_button_SB_LUT4_I3_I2[2]
.sym 5428 rx_24_fifo.rd_addr_gray[6]
.sym 5429 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5432 rx_24_fifo.rd_addr_gray[3]
.sym 5433 rx_24_fifo.rd_addr[7]
.sym 5436 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5445 rx_24_fifo.rd_addr_gray_wr[4]
.sym 5450 rx_24_fifo.rd_addr_gray_wr[3]
.sym 5455 w_rx_24_fifo_push
.sym 5461 rx_24_fifo.rd_addr_gray[3]
.sym 5467 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5472 rx_24_fifo.rd_addr[7]
.sym 5480 rx_24_fifo.rd_addr_gray[6]
.sym 5484 i_button_SB_LUT4_I3_I2[2]
.sym 5485 w_rx_24_fifo_push
.sym 5489 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5498 rx_24_fifo.rd_addr_gray_wr[3]
.sym 5501 rx_24_fifo.rd_addr_gray_wr[4]
.sym 5506 lvds_clock_buf
.sym 5530 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5531 i_button_SB_LUT4_I3_I2[2]
.sym 5537 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5541 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 5552 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5554 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5556 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5557 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5558 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5559 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 5560 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 5563 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 5564 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5566 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5567 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5574 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5575 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5576 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5577 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 5578 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5579 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5580 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 5582 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5585 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 5588 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5589 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5590 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 5591 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5594 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 5595 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5596 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 5597 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 5600 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5603 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5606 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5607 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5608 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5609 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5612 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5614 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5619 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5620 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5624 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 5627 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5652 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5660 w_rx_24_fifo_data[0]
.sym 5672 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5674 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 5677 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5678 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 5679 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 5680 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5690 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5724 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5730 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 5735 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5736 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 5737 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5738 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 5751 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5752 lvds_clock_buf
.sym 5753 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 5762 rx_24_fifo.wr_addr_gray[4]
.sym 5772 rx_24_fifo.wr_addr_gray_rd[4]
.sym 5774 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5776 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5780 rx_24_fifo.rd_addr_gray[1]
.sym 5782 $PACKER_VCC_NET
.sym 5798 rx_24_fifo.rd_addr_gray[1]
.sym 5799 rx_24_fifo.rd_addr_gray_wr[1]
.sym 5801 rx_24_fifo.rd_addr_gray_wr[0]
.sym 5803 rx_24_fifo.rd_addr_gray[2]
.sym 5809 rx_24_fifo.rd_addr_gray[0]
.sym 5818 rx_24_fifo.rd_addr_gray_wr[2]
.sym 5830 rx_24_fifo.rd_addr_gray_wr[1]
.sym 5843 rx_24_fifo.rd_addr_gray_wr[2]
.sym 5847 rx_24_fifo.rd_addr_gray_wr[0]
.sym 5855 rx_24_fifo.rd_addr_gray[1]
.sym 5865 rx_24_fifo.rd_addr_gray[0]
.sym 5870 rx_24_fifo.rd_addr_gray[2]
.sym 5875 lvds_clock_buf
.sym 5890 w_rx_24_fifo_full
.sym 5920 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5923 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5924 lvds_rx_24_inst.r_phase_count[0]
.sym 5929 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_E
.sym 5930 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5931 lvds_rx_24_inst.r_phase_count[1]
.sym 5932 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5936 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5938 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5942 $PACKER_VCC_NET
.sym 5943 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5945 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 5949 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 5950 $nextpnr_ICESTORM_LC_7$O
.sym 5953 lvds_rx_24_inst.r_phase_count[0]
.sym 5956 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5958 lvds_rx_24_inst.r_phase_count[1]
.sym 5959 $PACKER_VCC_NET
.sym 5960 lvds_rx_24_inst.r_phase_count[0]
.sym 5964 $PACKER_VCC_NET
.sym 5965 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 5966 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5969 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5970 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5971 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5972 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5975 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5978 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5982 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 5987 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5993 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5994 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5995 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5996 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5997 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_E
.sym 5998 lvds_clock_buf
.sym 5999 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 6016 o_shdn_tx_lna$SB_IO_OUT
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6305 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 w_rx_09_fifo_data[27]
.sym 6347 w_rx_09_fifo_data[31]
.sym 6348 w_rx_09_fifo_data[23]
.sym 6349 w_rx_09_fifo_data[19]
.sym 6350 w_rx_09_fifo_data[21]
.sym 6351 w_rx_09_fifo_data[25]
.sym 6352 w_rx_09_fifo_data[29]
.sym 6353 w_rx_09_fifo_data[30]
.sym 6378 i_smi_soe_se$SB_IO_IN
.sym 6387 rx_09_fifo.wr_addr[7]
.sym 6388 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 6389 rx_09_fifo.wr_addr[5]
.sym 6390 w_rx_09_fifo_data[17]
.sym 6391 w_rx_09_fifo_data[16]
.sym 6392 rx_09_fifo.wr_addr[2]
.sym 6393 w_rx_09_fifo_data[20]
.sym 6394 w_rx_09_fifo_data[22]
.sym 6395 rx_09_fifo.wr_addr[6]
.sym 6396 rx_09_fifo.wr_addr[3]
.sym 6397 $PACKER_VCC_NET
.sym 6398 w_rx_09_fifo_data[18]
.sym 6399 io_pmod[1]$SB_IO_OUT
.sym 6401 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6403 $PACKER_VCC_NET
.sym 6404 w_rx_09_fifo_data[23]
.sym 6406 w_rx_09_fifo_data[21]
.sym 6409 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6413 w_rx_09_fifo_data[19]
.sym 6422 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6423 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 6424 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6425 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 6426 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 6427 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 6428 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6429 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6430 $PACKER_VCC_NET
.sym 6431 $PACKER_VCC_NET
.sym 6432 $PACKER_VCC_NET
.sym 6433 $PACKER_VCC_NET
.sym 6434 $PACKER_VCC_NET
.sym 6435 $PACKER_VCC_NET
.sym 6436 $PACKER_VCC_NET
.sym 6437 $PACKER_VCC_NET
.sym 6438 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 6439 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6441 rx_09_fifo.wr_addr[2]
.sym 6442 rx_09_fifo.wr_addr[3]
.sym 6443 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6444 rx_09_fifo.wr_addr[5]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6449 lvds_clock_buf
.sym 6450 $PACKER_VCC_NET
.sym 6451 w_rx_09_fifo_data[16]
.sym 6452 w_rx_09_fifo_data[17]
.sym 6453 w_rx_09_fifo_data[18]
.sym 6454 w_rx_09_fifo_data[19]
.sym 6455 w_rx_09_fifo_data[20]
.sym 6456 w_rx_09_fifo_data[21]
.sym 6457 w_rx_09_fifo_data[22]
.sym 6458 w_rx_09_fifo_data[23]
.sym 6459 io_pmod[1]$SB_IO_OUT
.sym 6464 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 6465 rx_09_fifo.wr_addr[7]
.sym 6468 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 6469 rx_09_fifo.wr_addr[5]
.sym 6470 rx_09_fifo.wr_addr[6]
.sym 6472 rx_09_fifo.wr_addr[2]
.sym 6473 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6474 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6477 w_rx_09_fifo_pulled_data[16]
.sym 6483 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6487 w_rx_09_fifo_pulled_data[17]
.sym 6492 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 6493 w_rx_09_fifo_pulled_data[30]
.sym 6494 w_rx_09_fifo_pulled_data[20]
.sym 6495 $PACKER_VCC_NET
.sym 6496 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6497 w_rx_09_fifo_data[17]
.sym 6499 $PACKER_VCC_NET
.sym 6500 $PACKER_VCC_NET
.sym 6501 w_rx_09_fifo_data[1]
.sym 6502 $PACKER_VCC_NET
.sym 6503 $PACKER_VCC_NET
.sym 6504 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 6506 w_rx_09_fifo_pulled_data[28]
.sym 6507 w_rx_09_fifo_data[0]
.sym 6512 $PACKER_VCC_NET
.sym 6513 w_rx_09_fifo_pulled_data[10]
.sym 6514 $PACKER_VCC_NET
.sym 6515 w_rx_09_fifo_pulled_data[24]
.sym 6518 w_rx_09_fifo_pulled_data[23]
.sym 6523 $PACKER_VCC_NET
.sym 6528 w_rx_09_fifo_data[27]
.sym 6529 rx_09_fifo.rd_addr[7]
.sym 6531 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 6532 w_rx_09_fifo_pull
.sym 6534 w_rx_09_fifo_data[29]
.sym 6535 w_rx_09_fifo_data[30]
.sym 6536 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6537 w_rx_09_fifo_data[31]
.sym 6539 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6541 w_rx_09_fifo_data[25]
.sym 6542 w_rx_09_fifo_data[28]
.sym 6543 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 6549 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 6553 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 6554 w_rx_09_fifo_data[24]
.sym 6555 $PACKER_VCC_NET
.sym 6556 $PACKER_VCC_NET
.sym 6557 $PACKER_VCC_NET
.sym 6558 w_rx_09_fifo_data[26]
.sym 6559 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6560 w_rx_09_fifo_data[15]
.sym 6561 io_pmod[5]$SB_IO_OUT
.sym 6562 w_rx_09_fifo_data[17]
.sym 6563 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 6564 io_pmod[6]$SB_IO_OUT
.sym 6565 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6566 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6567 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 6568 $PACKER_VCC_NET
.sym 6569 $PACKER_VCC_NET
.sym 6570 $PACKER_VCC_NET
.sym 6571 $PACKER_VCC_NET
.sym 6572 $PACKER_VCC_NET
.sym 6573 $PACKER_VCC_NET
.sym 6574 $PACKER_VCC_NET
.sym 6575 $PACKER_VCC_NET
.sym 6576 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 6577 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 6579 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6580 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 6581 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6582 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6583 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 6584 rx_09_fifo.rd_addr[7]
.sym 6587 r_counter[0]_$glb_clk
.sym 6588 $PACKER_VCC_NET
.sym 6589 w_rx_09_fifo_pull
.sym 6590 w_rx_09_fifo_data[26]
.sym 6591 w_rx_09_fifo_data[27]
.sym 6592 w_rx_09_fifo_data[28]
.sym 6593 w_rx_09_fifo_data[29]
.sym 6594 w_rx_09_fifo_data[30]
.sym 6595 w_rx_09_fifo_data[31]
.sym 6596 w_rx_09_fifo_data[24]
.sym 6597 w_rx_09_fifo_data[25]
.sym 6605 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 6607 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6608 w_rx_09_fifo_pulled_data[14]
.sym 6611 rx_09_fifo.wr_addr[3]
.sym 6613 rx_09_fifo.rd_addr[7]
.sym 6614 w_rx_09_fifo_pulled_data[16]
.sym 6615 rx_09_fifo.wr_addr[6]
.sym 6620 i_smi_a3$SB_IO_IN
.sym 6621 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6622 w_rx_09_fifo_pulled_data[0]
.sym 6623 rx_09_fifo.wr_addr[2]
.sym 6625 w_rx_09_fifo_pulled_data[31]
.sym 6630 rx_09_fifo.wr_addr[6]
.sym 6631 rx_09_fifo.wr_addr[7]
.sym 6632 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 6634 w_rx_09_fifo_data[5]
.sym 6636 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6637 rx_09_fifo.wr_addr[5]
.sym 6638 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6640 $PACKER_VCC_NET
.sym 6641 w_rx_09_fifo_data[7]
.sym 6642 rx_09_fifo.wr_addr[3]
.sym 6643 io_pmod[1]$SB_IO_OUT
.sym 6645 w_rx_09_fifo_data[1]
.sym 6646 rx_09_fifo.wr_addr[2]
.sym 6647 io_pmod[5]$SB_IO_OUT
.sym 6650 io_pmod[6]$SB_IO_OUT
.sym 6651 w_rx_09_fifo_data[0]
.sym 6655 $PACKER_VCC_NET
.sym 6657 $PACKER_VCC_NET
.sym 6658 io_pmod[7]$SB_IO_OUT
.sym 6660 w_rx_09_fifo_data[6]
.sym 6662 io_smi_data[1]$SB_IO_OUT
.sym 6663 io_smi_data[7]$SB_IO_OUT
.sym 6664 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6665 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 6666 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 6667 rx_24_fifo.rd_addr_gray_wr[4]
.sym 6668 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 6669 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 6670 $PACKER_VCC_NET
.sym 6671 $PACKER_VCC_NET
.sym 6672 $PACKER_VCC_NET
.sym 6673 $PACKER_VCC_NET
.sym 6674 $PACKER_VCC_NET
.sym 6675 $PACKER_VCC_NET
.sym 6676 $PACKER_VCC_NET
.sym 6677 $PACKER_VCC_NET
.sym 6678 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 6679 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6689 lvds_clock_buf
.sym 6690 $PACKER_VCC_NET
.sym 6691 w_rx_09_fifo_data[0]
.sym 6692 w_rx_09_fifo_data[1]
.sym 6693 io_pmod[5]$SB_IO_OUT
.sym 6694 io_pmod[6]$SB_IO_OUT
.sym 6695 io_pmod[7]$SB_IO_OUT
.sym 6696 w_rx_09_fifo_data[5]
.sym 6697 w_rx_09_fifo_data[6]
.sym 6698 w_rx_09_fifo_data[7]
.sym 6699 io_pmod[1]$SB_IO_OUT
.sym 6704 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6706 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 6707 $PACKER_VCC_NET
.sym 6709 i_smi_a3$SB_IO_IN
.sym 6710 rx_09_fifo.wr_addr[3]
.sym 6715 rx_09_fifo.wr_addr[7]
.sym 6716 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 6717 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 6719 rx_24_fifo.rd_addr_gray_wr[4]
.sym 6720 w_rx_24_fifo_data[2]
.sym 6721 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 6722 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 6723 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 6726 w_rx_09_fifo_pulled_data[9]
.sym 6727 w_rx_09_fifo_data[0]
.sym 6732 w_rx_09_fifo_data[15]
.sym 6733 w_rx_09_fifo_data[8]
.sym 6734 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 6735 w_rx_09_fifo_data[12]
.sym 6736 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6737 rx_09_fifo.rd_addr[7]
.sym 6740 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 6741 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 6744 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6747 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6748 w_rx_09_fifo_data[13]
.sym 6751 w_rx_09_fifo_data[10]
.sym 6753 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 6754 w_rx_09_fifo_data[9]
.sym 6756 w_rx_09_fifo_data[14]
.sym 6757 w_rx_09_fifo_data[11]
.sym 6759 $PACKER_VCC_NET
.sym 6761 w_rx_09_fifo_pull
.sym 6762 $PACKER_VCC_NET
.sym 6764 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 6765 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6766 w_smi_data_output[3]
.sym 6767 io_smi_data[0]$SB_IO_OUT
.sym 6768 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6769 w_smi_data_output[4]
.sym 6770 w_smi_data_output[7]
.sym 6771 w_smi_data_output[2]
.sym 6772 $PACKER_VCC_NET
.sym 6773 $PACKER_VCC_NET
.sym 6774 $PACKER_VCC_NET
.sym 6775 $PACKER_VCC_NET
.sym 6776 $PACKER_VCC_NET
.sym 6777 $PACKER_VCC_NET
.sym 6778 $PACKER_VCC_NET
.sym 6779 $PACKER_VCC_NET
.sym 6780 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 6781 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 6783 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6784 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 6785 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6786 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6787 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6791 r_counter[0]_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 w_rx_09_fifo_pull
.sym 6794 w_rx_09_fifo_data[10]
.sym 6795 w_rx_09_fifo_data[11]
.sym 6796 w_rx_09_fifo_data[12]
.sym 6797 w_rx_09_fifo_data[13]
.sym 6798 w_rx_09_fifo_data[14]
.sym 6799 w_rx_09_fifo_data[15]
.sym 6800 w_rx_09_fifo_data[8]
.sym 6801 w_rx_09_fifo_data[9]
.sym 6807 i_smi_a2_SB_LUT4_I1_O[1]
.sym 6809 smi_ctrl_ins.int_cnt_24[5]
.sym 6812 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6813 rx_09_fifo.rd_addr[7]
.sym 6814 i_button_SB_LUT4_I3_I2[2]
.sym 6816 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 6817 smi_ctrl_ins.int_cnt_24[4]
.sym 6818 $PACKER_VCC_NET
.sym 6819 i_smi_soe_se$SB_IO_IN
.sym 6820 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6821 $PACKER_VCC_NET
.sym 6822 $PACKER_VCC_NET
.sym 6824 w_rx_09_fifo_data[1]
.sym 6825 $PACKER_VCC_NET
.sym 6826 $PACKER_VCC_NET
.sym 6828 $PACKER_VCC_NET
.sym 6829 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 6834 w_rx_24_fifo_data[5]
.sym 6836 $PACKER_VCC_NET
.sym 6838 rx_24_fifo.wr_addr[2]
.sym 6839 rx_24_fifo.wr_addr[5]
.sym 6840 $PACKER_VCC_NET
.sym 6841 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 6843 rx_24_fifo.wr_addr[6]
.sym 6844 w_rx_24_fifo_data[0]
.sym 6845 rx_24_fifo.wr_addr[0]
.sym 6846 rx_24_fifo.wr_addr[3]
.sym 6847 w_rx_24_fifo_data[1]
.sym 6848 $PACKER_VCC_NET
.sym 6850 w_rx_24_fifo_data[3]
.sym 6851 $PACKER_VCC_NET
.sym 6852 w_rx_24_fifo_data[7]
.sym 6853 $PACKER_VCC_NET
.sym 6854 w_rx_24_fifo_push
.sym 6857 rx_24_fifo.wr_addr[7]
.sym 6858 w_rx_24_fifo_data[2]
.sym 6859 rx_24_fifo.wr_addr[4]
.sym 6862 w_rx_24_fifo_data[6]
.sym 6864 w_rx_24_fifo_data[4]
.sym 6866 w_smi_data_output[6]
.sym 6867 io_smi_data[6]$SB_IO_OUT
.sym 6868 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 6869 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 6870 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 6871 w_smi_data_output[1]
.sym 6872 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 6873 w_smi_data_output[5]
.sym 6874 $PACKER_VCC_NET
.sym 6875 $PACKER_VCC_NET
.sym 6876 $PACKER_VCC_NET
.sym 6877 $PACKER_VCC_NET
.sym 6878 $PACKER_VCC_NET
.sym 6879 $PACKER_VCC_NET
.sym 6880 $PACKER_VCC_NET
.sym 6881 $PACKER_VCC_NET
.sym 6882 rx_24_fifo.wr_addr[0]
.sym 6883 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 6885 rx_24_fifo.wr_addr[2]
.sym 6886 rx_24_fifo.wr_addr[3]
.sym 6887 rx_24_fifo.wr_addr[4]
.sym 6888 rx_24_fifo.wr_addr[5]
.sym 6889 rx_24_fifo.wr_addr[6]
.sym 6890 rx_24_fifo.wr_addr[7]
.sym 6893 lvds_clock_buf
.sym 6894 $PACKER_VCC_NET
.sym 6895 w_rx_24_fifo_data[0]
.sym 6896 w_rx_24_fifo_data[1]
.sym 6897 w_rx_24_fifo_data[2]
.sym 6898 w_rx_24_fifo_data[3]
.sym 6899 w_rx_24_fifo_data[4]
.sym 6900 w_rx_24_fifo_data[5]
.sym 6901 w_rx_24_fifo_data[6]
.sym 6902 w_rx_24_fifo_data[7]
.sym 6903 w_rx_24_fifo_push
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6908 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 6911 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 6914 rx_24_fifo.wr_addr[3]
.sym 6915 rx_24_fifo.wr_addr[5]
.sym 6918 io_pmod[3]$SB_IO_OUT
.sym 6919 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 6920 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6921 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 6922 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 6923 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 6925 w_rx_24_fifo_pull
.sym 6927 $PACKER_VCC_NET
.sym 6928 spi_if_ins.state_if[2]
.sym 6929 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 6930 $PACKER_VCC_NET
.sym 6931 $PACKER_VCC_NET
.sym 6938 w_rx_24_fifo_data[13]
.sym 6943 w_rx_24_fifo_data[8]
.sym 6945 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6947 w_rx_24_fifo_data[15]
.sym 6948 w_rx_24_fifo_data[10]
.sym 6949 w_rx_24_fifo_pull
.sym 6951 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6953 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 6955 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6956 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6957 w_rx_24_fifo_data[12]
.sym 6958 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6959 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 6960 $PACKER_VCC_NET
.sym 6961 w_rx_24_fifo_data[9]
.sym 6963 $PACKER_VCC_NET
.sym 6964 rx_24_fifo.rd_addr[7]
.sym 6965 w_rx_24_fifo_data[11]
.sym 6966 w_rx_24_fifo_data[14]
.sym 6968 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 6969 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 6970 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 6971 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 6974 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 6975 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 6976 $PACKER_VCC_NET
.sym 6977 $PACKER_VCC_NET
.sym 6978 $PACKER_VCC_NET
.sym 6979 $PACKER_VCC_NET
.sym 6980 $PACKER_VCC_NET
.sym 6981 $PACKER_VCC_NET
.sym 6982 $PACKER_VCC_NET
.sym 6983 $PACKER_VCC_NET
.sym 6984 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6985 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6987 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6988 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 6989 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6990 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 6991 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6992 rx_24_fifo.rd_addr[7]
.sym 6995 r_counter[0]_$glb_clk
.sym 6996 $PACKER_VCC_NET
.sym 6997 w_rx_24_fifo_pull
.sym 6998 w_rx_24_fifo_data[10]
.sym 6999 w_rx_24_fifo_data[11]
.sym 7000 w_rx_24_fifo_data[12]
.sym 7001 w_rx_24_fifo_data[13]
.sym 7002 w_rx_24_fifo_data[14]
.sym 7003 w_rx_24_fifo_data[15]
.sym 7004 w_rx_24_fifo_data[8]
.sym 7005 w_rx_24_fifo_data[9]
.sym 7010 w_rx_09_fifo_pull
.sym 7022 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 7023 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 7025 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7026 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7028 i_smi_a3$SB_IO_IN
.sym 7029 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 7031 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 7039 rx_24_fifo.wr_addr[7]
.sym 7044 w_rx_24_fifo_data[23]
.sym 7045 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 7047 $PACKER_VCC_NET
.sym 7048 $PACKER_VCC_NET
.sym 7049 w_rx_24_fifo_data[17]
.sym 7051 w_rx_24_fifo_push
.sym 7052 w_rx_24_fifo_data[22]
.sym 7053 rx_24_fifo.wr_addr[0]
.sym 7055 w_rx_24_fifo_data[18]
.sym 7056 w_rx_24_fifo_data[19]
.sym 7057 rx_24_fifo.wr_addr[3]
.sym 7058 w_rx_24_fifo_data[21]
.sym 7059 rx_24_fifo.wr_addr[5]
.sym 7061 w_rx_24_fifo_data[20]
.sym 7063 rx_24_fifo.wr_addr[6]
.sym 7064 w_rx_24_fifo_data[16]
.sym 7065 $PACKER_VCC_NET
.sym 7067 rx_24_fifo.wr_addr[4]
.sym 7069 rx_24_fifo.wr_addr[2]
.sym 7070 spi_if_ins.state_if[1]
.sym 7071 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 7072 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 7073 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 7074 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 7075 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7076 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 7077 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 7078 $PACKER_VCC_NET
.sym 7079 $PACKER_VCC_NET
.sym 7080 $PACKER_VCC_NET
.sym 7081 $PACKER_VCC_NET
.sym 7082 $PACKER_VCC_NET
.sym 7083 $PACKER_VCC_NET
.sym 7084 $PACKER_VCC_NET
.sym 7085 $PACKER_VCC_NET
.sym 7086 rx_24_fifo.wr_addr[0]
.sym 7087 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 7089 rx_24_fifo.wr_addr[2]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.wr_addr[4]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.wr_addr[7]
.sym 7097 lvds_clock_buf
.sym 7098 $PACKER_VCC_NET
.sym 7099 w_rx_24_fifo_data[16]
.sym 7100 w_rx_24_fifo_data[17]
.sym 7101 w_rx_24_fifo_data[18]
.sym 7102 w_rx_24_fifo_data[19]
.sym 7103 w_rx_24_fifo_data[20]
.sym 7104 w_rx_24_fifo_data[21]
.sym 7105 w_rx_24_fifo_data[22]
.sym 7106 w_rx_24_fifo_data[23]
.sym 7107 w_rx_24_fifo_push
.sym 7121 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 7135 rx_24_fifo.rd_addr_gray_wr[4]
.sym 7141 w_rx_24_fifo_data[30]
.sym 7142 w_rx_24_fifo_data[31]
.sym 7143 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7145 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 7147 w_rx_24_fifo_data[24]
.sym 7149 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7151 w_rx_24_fifo_data[25]
.sym 7152 rx_24_fifo.rd_addr[7]
.sym 7154 w_rx_24_fifo_data[28]
.sym 7155 w_rx_24_fifo_data[29]
.sym 7158 $PACKER_VCC_NET
.sym 7159 $PACKER_VCC_NET
.sym 7160 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 7161 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 7164 w_rx_24_fifo_data[26]
.sym 7165 w_rx_24_fifo_data[27]
.sym 7167 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7169 w_rx_24_fifo_pull
.sym 7171 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7172 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7173 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 7174 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 7175 rx_24_fifo.rd_addr_gray[4]
.sym 7176 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 7177 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7178 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 7179 rx_24_fifo.rd_addr_gray[6]
.sym 7180 $PACKER_VCC_NET
.sym 7181 $PACKER_VCC_NET
.sym 7182 $PACKER_VCC_NET
.sym 7183 $PACKER_VCC_NET
.sym 7184 $PACKER_VCC_NET
.sym 7185 $PACKER_VCC_NET
.sym 7186 $PACKER_VCC_NET
.sym 7187 $PACKER_VCC_NET
.sym 7188 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7189 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7191 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7192 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 7193 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7194 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 7195 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 7196 rx_24_fifo.rd_addr[7]
.sym 7199 r_counter[0]_$glb_clk
.sym 7200 $PACKER_VCC_NET
.sym 7201 w_rx_24_fifo_pull
.sym 7202 w_rx_24_fifo_data[26]
.sym 7203 w_rx_24_fifo_data[27]
.sym 7204 w_rx_24_fifo_data[28]
.sym 7205 w_rx_24_fifo_data[29]
.sym 7206 w_rx_24_fifo_data[30]
.sym 7207 w_rx_24_fifo_data[31]
.sym 7208 w_rx_24_fifo_data[24]
.sym 7209 w_rx_24_fifo_data[25]
.sym 7216 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 7224 spi_if_ins.state_if[0]
.sym 7225 i_button_SB_LUT4_I3_I2[2]
.sym 7226 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 7227 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7236 w_rx_09_fifo_data[1]
.sym 7274 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 7275 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 7276 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 7277 rx_24_fifo.rd_addr_gray[3]
.sym 7278 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7279 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 7280 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 7281 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 7317 spi_if_ins.state_if[0]
.sym 7320 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 7322 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 7324 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7326 rx_24_fifo.rd_addr[7]
.sym 7329 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7331 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 7332 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7333 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 7334 w_rx_24_fifo_pull
.sym 7376 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7378 rx_24_fifo.rd_addr_gray[1]
.sym 7380 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 7381 rx_24_fifo.rd_addr_gray[0]
.sym 7382 rx_24_fifo.rd_addr_gray[2]
.sym 7383 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 7431 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 7432 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 7434 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7437 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 7440 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7478 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 7479 rx_24_fifo.wr_addr_gray_rd[1]
.sym 7480 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 7481 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7482 rx_24_fifo.wr_addr_gray_rd[6]
.sym 7483 rx_24_fifo.wr_addr_gray_rd[3]
.sym 7484 rx_24_fifo.wr_addr_gray_rd[4]
.sym 7485 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 7516 w_tx_data_io[6]
.sym 7527 $PACKER_VCC_NET
.sym 7531 rx_24_fifo.rd_addr_gray[1]
.sym 7580 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 7581 rx_24_fifo.wr_addr_gray_rd[2]
.sym 7582 rx_24_fifo.wr_addr_gray_rd[5]
.sym 7583 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 7585 rx_24_fifo.wr_addr_gray_rd[0]
.sym 7628 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 7630 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 7634 w_lvds_rx_09_d0
.sym 7636 w_rx_09_fifo_data[1]
.sym 7640 w_lvds_rx_09_d1
.sym 7684 w_rx_09_fifo_data[0]
.sym 7689 w_rx_09_fifo_data[1]
.sym 7889 i_smi_a3$SB_IO_IN
.sym 7946 o_shdn_rx_lna$SB_IO_OUT
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8115 io_smi_data[6]$SB_IO_OUT
.sym 8118 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 8120 rx_09_fifo.rd_addr_gray[5]
.sym 8121 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 8122 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 8123 rx_09_fifo.rd_addr_gray[4]
.sym 8124 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 8128 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 8129 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 8131 io_smi_data[6]$SB_IO_OUT
.sym 8142 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 8147 w_rx_09_fifo_data[0]
.sym 8168 w_rx_09_fifo_data[27]
.sym 8172 w_rx_09_fifo_data[21]
.sym 8178 w_rx_09_fifo_data[28]
.sym 8179 w_rx_09_fifo_data[19]
.sym 8182 w_rx_09_fifo_data[29]
.sym 8186 w_rx_09_fifo_data[23]
.sym 8188 w_rx_09_fifo_data[17]
.sym 8189 w_rx_09_fifo_data[25]
.sym 8191 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8193 w_rx_09_fifo_data[25]
.sym 8195 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8200 w_rx_09_fifo_data[29]
.sym 8202 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8205 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8206 w_rx_09_fifo_data[21]
.sym 8213 w_rx_09_fifo_data[17]
.sym 8214 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8217 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8220 w_rx_09_fifo_data[19]
.sym 8223 w_rx_09_fifo_data[23]
.sym 8224 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8229 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8232 w_rx_09_fifo_data[27]
.sym 8236 w_rx_09_fifo_data[28]
.sym 8238 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8239 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8240 lvds_clock_buf
.sym 8241 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 8246 rx_09_fifo.rd_addr_gray_wr[5]
.sym 8248 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8250 rx_09_fifo.rd_addr_gray_wr[6]
.sym 8251 rx_09_fifo.rd_addr_gray_wr[0]
.sym 8252 rx_09_fifo.rd_addr_gray_wr[4]
.sym 8253 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 8257 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 8263 $PACKER_VCC_NET
.sym 8269 $PACKER_VCC_NET
.sym 8281 io_smi_data[0]$SB_IO_OUT
.sym 8289 io_smi_data[2]$SB_IO_OUT
.sym 8291 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8296 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8300 io_smi_data[1]$SB_IO_OUT
.sym 8305 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 8312 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8323 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8324 w_rx_09_fifo_pulled_data[25]
.sym 8325 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8328 w_rx_09_fifo_pulled_data[30]
.sym 8329 w_rx_09_fifo_pulled_data[17]
.sym 8330 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8332 w_rx_09_fifo_pulled_data[14]
.sym 8333 w_rx_09_fifo_pulled_data[26]
.sym 8335 w_rx_09_fifo_pulled_data[9]
.sym 8337 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8340 w_rx_09_fifo_pulled_data[1]
.sym 8341 w_rx_09_fifo_pulled_data[2]
.sym 8342 w_rx_09_fifo_pulled_data[3]
.sym 8344 w_rx_09_fifo_pulled_data[5]
.sym 8345 w_rx_09_fifo_pulled_data[22]
.sym 8346 w_rx_09_fifo_pulled_data[10]
.sym 8348 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8349 w_rx_09_fifo_pulled_data[18]
.sym 8350 w_rx_09_fifo_pulled_data[19]
.sym 8352 w_rx_09_fifo_pulled_data[21]
.sym 8353 w_rx_09_fifo_pulled_data[6]
.sym 8356 w_rx_09_fifo_pulled_data[2]
.sym 8357 w_rx_09_fifo_pulled_data[18]
.sym 8358 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8359 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8362 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8363 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8364 w_rx_09_fifo_pulled_data[5]
.sym 8365 w_rx_09_fifo_pulled_data[21]
.sym 8368 w_rx_09_fifo_pulled_data[17]
.sym 8369 w_rx_09_fifo_pulled_data[1]
.sym 8370 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8371 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8374 w_rx_09_fifo_pulled_data[10]
.sym 8375 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8376 w_rx_09_fifo_pulled_data[26]
.sym 8377 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8380 w_rx_09_fifo_pulled_data[14]
.sym 8381 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8382 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8383 w_rx_09_fifo_pulled_data[30]
.sym 8386 w_rx_09_fifo_pulled_data[9]
.sym 8387 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8388 w_rx_09_fifo_pulled_data[25]
.sym 8389 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8392 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8393 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8394 w_rx_09_fifo_pulled_data[22]
.sym 8395 w_rx_09_fifo_pulled_data[6]
.sym 8398 w_rx_09_fifo_pulled_data[3]
.sym 8399 w_rx_09_fifo_pulled_data[19]
.sym 8400 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8401 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8405 io_smi_data[3]$SB_IO_OUT
.sym 8406 io_smi_data[2]$SB_IO_OUT
.sym 8407 rx_09_fifo.rd_addr_gray_wr[3]
.sym 8408 io_smi_data[5]$SB_IO_OUT
.sym 8411 io_smi_data[4]$SB_IO_OUT
.sym 8412 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 8418 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 8421 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8423 w_rx_09_fifo_pulled_data[9]
.sym 8428 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8431 rx_24_fifo.rd_addr_gray[4]
.sym 8432 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 8433 w_smi_data_output[3]
.sym 8435 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 8437 rx_09_fifo.rd_addr_gray_wr[4]
.sym 8439 w_smi_data_output[4]
.sym 8446 w_rx_09_fifo_data[15]
.sym 8447 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 8449 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8453 w_rx_09_fifo_pulled_data[23]
.sym 8454 w_rx_09_fifo_data[1]
.sym 8455 w_rx_09_fifo_pulled_data[20]
.sym 8458 w_rx_09_fifo_pulled_data[4]
.sym 8461 w_rx_09_fifo_pulled_data[7]
.sym 8462 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8465 w_rx_09_fifo_pulled_data[27]
.sym 8467 w_rx_09_fifo_pulled_data[29]
.sym 8469 w_rx_09_fifo_data[0]
.sym 8470 w_rx_09_fifo_data[13]
.sym 8472 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8473 w_rx_09_fifo_pulled_data[11]
.sym 8475 w_rx_09_fifo_pulled_data[13]
.sym 8477 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8481 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8482 w_rx_09_fifo_data[13]
.sym 8485 w_rx_09_fifo_data[0]
.sym 8486 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8491 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8493 w_rx_09_fifo_data[15]
.sym 8497 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 8498 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8499 w_rx_09_fifo_pulled_data[29]
.sym 8500 w_rx_09_fifo_pulled_data[13]
.sym 8504 w_rx_09_fifo_data[1]
.sym 8505 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8509 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8510 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8511 w_rx_09_fifo_pulled_data[4]
.sym 8512 w_rx_09_fifo_pulled_data[20]
.sym 8515 w_rx_09_fifo_pulled_data[7]
.sym 8516 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8517 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8518 w_rx_09_fifo_pulled_data[23]
.sym 8521 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8522 w_rx_09_fifo_pulled_data[11]
.sym 8523 w_rx_09_fifo_pulled_data[27]
.sym 8524 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8525 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8526 lvds_clock_buf
.sym 8527 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 8528 i_smi_soe_se_SB_LUT4_I2_O[3]
.sym 8529 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 8531 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 8532 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8533 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8534 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 8535 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 8540 w_rx_09_fifo_data[1]
.sym 8544 io_pmod[5]$SB_IO_OUT
.sym 8545 $PACKER_VCC_NET
.sym 8548 i_smi_soe_se$SB_IO_IN
.sym 8550 io_pmod[6]$SB_IO_OUT
.sym 8551 $PACKER_VCC_NET
.sym 8554 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8555 w_smi_data_output[2]
.sym 8557 w_rx_24_fifo_pulled_data[14]
.sym 8558 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 8559 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 8560 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 8561 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 8562 w_smi_data_output[1]
.sym 8563 io_smi_data[0]$SB_IO_OUT
.sym 8570 w_rx_09_fifo_pulled_data[28]
.sym 8572 i_button_SB_LUT4_I3_I2[2]
.sym 8573 w_rx_09_fifo_pulled_data[12]
.sym 8574 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8575 w_smi_data_output[7]
.sym 8576 w_rx_09_fifo_pulled_data[15]
.sym 8577 w_rx_09_fifo_pulled_data[8]
.sym 8578 w_rx_09_fifo_pulled_data[24]
.sym 8579 i_smi_a3$SB_IO_IN
.sym 8581 w_rx_09_fifo_pulled_data[16]
.sym 8583 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8584 w_rx_09_fifo_pulled_data[31]
.sym 8585 w_rx_09_fifo_pulled_data[0]
.sym 8588 w_smi_data_output[1]
.sym 8591 rx_24_fifo.rd_addr_gray[4]
.sym 8592 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8594 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 8598 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8603 i_smi_a3$SB_IO_IN
.sym 8605 w_smi_data_output[1]
.sym 8609 w_smi_data_output[7]
.sym 8610 i_smi_a3$SB_IO_IN
.sym 8614 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8615 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8616 w_rx_09_fifo_pulled_data[24]
.sym 8617 w_rx_09_fifo_pulled_data[8]
.sym 8620 w_rx_09_fifo_pulled_data[15]
.sym 8621 w_rx_09_fifo_pulled_data[31]
.sym 8622 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8623 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8626 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8627 w_rx_09_fifo_pulled_data[28]
.sym 8628 w_rx_09_fifo_pulled_data[12]
.sym 8629 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8635 rx_24_fifo.rd_addr_gray[4]
.sym 8638 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8639 w_rx_09_fifo_pulled_data[16]
.sym 8640 w_rx_09_fifo_pulled_data[0]
.sym 8641 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8644 i_button_SB_LUT4_I3_I2[2]
.sym 8645 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 8649 lvds_clock_buf
.sym 8651 io_pmod[3]$SB_IO_OUT
.sym 8652 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 8653 i_smi_soe_se_SB_LUT4_I2_O[1]
.sym 8654 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8655 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 8656 w_rx_24_fifo_empty
.sym 8657 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8658 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8660 i_button_SB_LUT4_I3_I2[2]
.sym 8662 w_rx_09_fifo_data[0]
.sym 8664 $PACKER_VCC_NET
.sym 8665 i_button_SB_LUT4_I3_I2[2]
.sym 8666 $PACKER_VCC_NET
.sym 8667 $PACKER_VCC_NET
.sym 8673 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8675 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8676 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 8678 w_smi_data_output[5]
.sym 8680 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8682 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8683 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8684 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8686 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 8692 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8693 w_rx_09_fifo_pulled_data[0]
.sym 8694 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 8695 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 8696 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 8697 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8698 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8700 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 8702 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 8703 w_rx_24_fifo_pulled_data[3]
.sym 8704 w_rx_24_fifo_pulled_data[4]
.sym 8705 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 8706 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 8707 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 8708 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8709 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8710 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 8711 w_rx_24_fifo_pulled_data[11]
.sym 8712 w_rx_24_fifo_pulled_data[12]
.sym 8718 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 8720 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 8721 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 8723 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8726 w_rx_09_fifo_pulled_data[0]
.sym 8727 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8728 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8731 w_rx_24_fifo_pulled_data[4]
.sym 8732 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8733 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8734 w_rx_24_fifo_pulled_data[12]
.sym 8737 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8738 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8739 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 8740 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 8743 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 8744 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8745 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 8746 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 8749 w_rx_24_fifo_pulled_data[3]
.sym 8750 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8751 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8752 w_rx_24_fifo_pulled_data[11]
.sym 8755 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 8756 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 8757 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8758 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8761 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 8762 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8763 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8764 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 8767 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 8768 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8769 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8770 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 8771 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 8772 r_counter[0]_$glb_clk
.sym 8777 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 8778 w_rx_09_fifo_pull
.sym 8779 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 8780 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 8781 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 8787 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 8788 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 8791 rx_09_fifo.wr_addr[2]
.sym 8795 rx_09_fifo.wr_addr[6]
.sym 8796 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 8798 w_rx_24_fifo_pull
.sym 8799 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8800 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8801 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8803 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8804 w_rx_24_fifo_empty
.sym 8806 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 8807 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 8809 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8815 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8816 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8817 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8818 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8819 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8821 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8823 w_smi_data_output[6]
.sym 8824 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8825 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 8826 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8827 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 8828 i_smi_soe_se$SB_IO_IN
.sym 8829 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 8831 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 8832 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 8833 i_smi_soe_se_SB_LUT4_I2_2_I1[5]
.sym 8834 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 8838 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 8839 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 8840 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 8841 i_smi_a3$SB_IO_IN
.sym 8842 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 8843 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8846 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 8848 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8849 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 8850 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 8851 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8854 w_smi_data_output[6]
.sym 8856 i_smi_a3$SB_IO_IN
.sym 8860 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 8861 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 8862 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8863 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8866 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 8867 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8868 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 8869 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8872 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 8873 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8874 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8875 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 8878 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 8879 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8880 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8881 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8884 i_smi_soe_se$SB_IO_IN
.sym 8885 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 8886 i_smi_soe_se_SB_LUT4_I2_2_I1[5]
.sym 8887 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 8890 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 8891 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8892 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8893 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 8894 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 8895 r_counter[0]_$glb_clk
.sym 8899 i_smi_soe_se_SB_LUT4_I2_2_I1[5]
.sym 8900 i_smi_soe_se_SB_LUT4_I2_2_I1_SB_CARRY_CO_CI[5]
.sym 8901 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8902 smi_ctrl_ins.int_cnt_09[5]
.sym 8903 i_smi_soe_se_SB_LUT4_I2_2_I1[4]
.sym 8904 smi_ctrl_ins.int_cnt_09[4]
.sym 8910 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 8914 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 8918 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 8921 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8927 rx_24_fifo.rd_addr_gray[4]
.sym 8938 spi_if_ins.state_if[1]
.sym 8941 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 8942 w_rx_24_fifo_pulled_data[20]
.sym 8943 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8944 w_rx_24_fifo_pulled_data[22]
.sym 8949 w_rx_24_fifo_pulled_data[19]
.sym 8950 spi_if_ins.state_if[2]
.sym 8952 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 8953 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 8958 w_rx_24_fifo_pulled_data[28]
.sym 8959 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8960 w_rx_24_fifo_pulled_data[30]
.sym 8963 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8965 w_rx_24_fifo_pulled_data[27]
.sym 8968 spi_if_ins.state_if[0]
.sym 8971 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8972 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 8974 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 8977 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8978 w_rx_24_fifo_pulled_data[27]
.sym 8979 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8980 w_rx_24_fifo_pulled_data[19]
.sym 8983 w_rx_24_fifo_pulled_data[20]
.sym 8984 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8985 w_rx_24_fifo_pulled_data[28]
.sym 8986 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8989 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8990 w_rx_24_fifo_pulled_data[22]
.sym 8991 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8992 w_rx_24_fifo_pulled_data[30]
.sym 9008 spi_if_ins.state_if[2]
.sym 9009 spi_if_ins.state_if[1]
.sym 9010 spi_if_ins.state_if[0]
.sym 9013 spi_if_ins.state_if[0]
.sym 9014 spi_if_ins.state_if[1]
.sym 9015 spi_if_ins.state_if[2]
.sym 9016 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 9020 spi_if_ins.state_if[1]
.sym 9022 io_pmod[1]$SB_IO_OUT
.sym 9023 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9025 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9026 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 9032 $PACKER_VCC_NET
.sym 9034 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 9040 $PACKER_VCC_NET
.sym 9041 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 9042 $PACKER_VCC_NET
.sym 9043 $PACKER_VCC_NET
.sym 9045 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9046 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9047 rx_24_fifo.rd_addr_gray[6]
.sym 9048 rx_24_fifo.rd_addr[7]
.sym 9050 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 9052 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9061 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9063 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 9064 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9065 i_button_SB_LUT4_I3_I2[2]
.sym 9066 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9067 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9068 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9071 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9072 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9073 w_rx_24_fifo_pull
.sym 9075 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 9076 w_rx_24_fifo_empty
.sym 9077 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9082 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9083 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 9084 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 9085 rx_24_fifo.rd_addr[7]
.sym 9086 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 9087 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 9088 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9089 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 9090 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 9091 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9092 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9094 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9095 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 9096 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 9097 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 9100 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9101 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9102 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 9103 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9106 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9107 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9108 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 9109 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 9112 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9113 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 9114 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9115 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9119 w_rx_24_fifo_pull
.sym 9120 i_button_SB_LUT4_I3_I2[2]
.sym 9124 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9126 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9130 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 9133 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9136 rx_24_fifo.rd_addr[7]
.sym 9137 w_rx_24_fifo_empty
.sym 9138 w_rx_24_fifo_pull
.sym 9139 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 9140 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9141 r_counter[0]_$glb_clk
.sym 9143 rx_24_fifo.rd_addr[7]
.sym 9144 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 9145 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9146 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9147 rx_24_fifo.rd_addr_gray[5]
.sym 9148 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 9149 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9150 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9155 spi_if_ins.state_if[1]
.sym 9156 $PACKER_VCC_NET
.sym 9158 $PACKER_VCC_NET
.sym 9162 $PACKER_VCC_NET
.sym 9163 spi_if_ins.state_if[2]
.sym 9165 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9167 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9173 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9174 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9184 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9185 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9186 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9187 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9188 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9189 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9194 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9195 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9197 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9201 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9203 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 9204 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9205 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9206 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9209 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9210 w_rx_24_fifo_pull
.sym 9213 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9214 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9215 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9217 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9218 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9219 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9220 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9223 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9224 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9229 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9230 w_rx_24_fifo_pull
.sym 9232 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 9236 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9238 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9241 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9242 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9243 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9244 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9247 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9248 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9249 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9250 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9253 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9254 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9262 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9263 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9264 r_counter[0]_$glb_clk
.sym 9265 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 9267 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9268 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9269 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9270 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9271 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9272 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9273 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9279 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9280 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9281 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9285 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9287 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 9290 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9292 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9307 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9309 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9313 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9314 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9315 rx_24_fifo.rd_addr[7]
.sym 9316 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 9318 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9319 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 9321 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 9322 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9323 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9325 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9326 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9327 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9329 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9330 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 9331 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 9332 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9333 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 9334 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 9335 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9340 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 9341 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 9342 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9343 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 9346 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9347 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9348 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 9349 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9353 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9354 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9355 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9358 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 9364 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9365 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 9366 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 9367 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 9371 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9373 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9377 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9378 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9382 rx_24_fifo.rd_addr[7]
.sym 9383 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9385 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9386 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9387 r_counter[0]_$glb_clk
.sym 9388 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 9389 rx_24_fifo.rd_addr_gray_wr[5]
.sym 9394 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 9414 rx_24_fifo.wr_addr_gray[1]
.sym 9415 rx_24_fifo.rd_addr_gray[0]
.sym 9416 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 9417 rx_24_fifo.rd_addr_gray[2]
.sym 9419 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 9424 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9430 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9439 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9440 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9441 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9442 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 9443 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9445 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9457 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9463 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9477 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9488 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9489 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9494 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9502 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 9506 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9507 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9509 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9510 r_counter[0]_$glb_clk
.sym 9511 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 9512 rx_24_fifo.wr_addr_gray[2]
.sym 9513 rx_24_fifo.wr_addr_gray[0]
.sym 9514 rx_24_fifo.wr_addr_gray[5]
.sym 9515 rx_24_fifo.wr_addr_gray[6]
.sym 9541 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9543 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9545 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 9555 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9557 rx_24_fifo.wr_addr_gray[4]
.sym 9558 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9562 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9565 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9572 rx_24_fifo.wr_addr_gray[6]
.sym 9574 rx_24_fifo.wr_addr_gray[1]
.sym 9575 rx_24_fifo.wr_addr_gray[3]
.sym 9587 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9592 rx_24_fifo.wr_addr_gray[1]
.sym 9598 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9605 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9611 rx_24_fifo.wr_addr_gray[6]
.sym 9619 rx_24_fifo.wr_addr_gray[3]
.sym 9624 rx_24_fifo.wr_addr_gray[4]
.sym 9630 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9633 r_counter[0]_$glb_clk
.sym 9636 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 9637 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 9638 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 9639 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 9640 lvds_rx_09_inst.r_phase_count[1]
.sym 9641 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9642 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 9654 $PACKER_VCC_NET
.sym 9661 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9665 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9670 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9678 rx_24_fifo.wr_addr_gray[5]
.sym 9684 rx_24_fifo.wr_addr_gray[2]
.sym 9685 rx_24_fifo.wr_addr_gray[0]
.sym 9693 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9697 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9710 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9717 rx_24_fifo.wr_addr_gray[2]
.sym 9721 rx_24_fifo.wr_addr_gray[5]
.sym 9727 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9742 rx_24_fifo.wr_addr_gray[0]
.sym 9756 r_counter[0]_$glb_clk
.sym 9758 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 9759 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 9760 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9761 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9762 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 9763 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 9773 $PACKER_VCC_NET
.sym 9809 w_lvds_rx_09_d1
.sym 9811 w_lvds_rx_09_d0
.sym 9824 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 9846 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 9847 w_lvds_rx_09_d1
.sym 9874 w_lvds_rx_09_d0
.sym 9877 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 9878 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 9879 lvds_clock_buf
.sym 9880 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 9884 i_smi_a2_SB_LUT4_I1_O[3]
.sym 9885 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 9886 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9902 o_shdn_rx_lna$SB_IO_OUT
.sym 9908 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10017 w_lvds_rx_09_d0
.sym 10025 w_lvds_rx_09_d1
.sym 10029 i_smi_a2$SB_IO_IN
.sym 10061 i_smi_a3$SB_IO_IN
.sym 10097 i_smi_a3$SB_IO_IN
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10183 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10212 io_smi_data[2]$SB_IO_OUT
.sym 10222 io_smi_data[1]$SB_IO_OUT
.sym 10227 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10228 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10229 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10230 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10231 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 10232 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 10233 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10236 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10240 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10250 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 10258 i_sck$SB_IO_IN
.sym 10261 io_smi_data[0]$SB_IO_OUT
.sym 10270 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10271 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 10287 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10288 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10290 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 10297 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 10303 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10313 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 10315 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 10321 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 10326 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10332 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10334 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 10337 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 10347 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10348 r_counter[0]_$glb_clk
.sym 10349 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 10354 rx_09_fifo.rd_addr_gray[1]
.sym 10355 rx_09_fifo.rd_addr_gray[6]
.sym 10356 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10357 rx_09_fifo.rd_addr_gray[0]
.sym 10358 rx_09_fifo.rd_addr_gray[2]
.sym 10359 rx_09_fifo.rd_addr_gray[3]
.sym 10360 rx_09_fifo.rd_addr[7]
.sym 10361 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10364 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10374 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 10383 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 10386 w_rx_09_fifo_pull
.sym 10387 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 10393 i_button_SB_LUT4_I3_I2[2]
.sym 10394 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 10396 io_smi_data[3]$SB_IO_OUT
.sym 10397 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10405 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 10409 io_smi_data[4]$SB_IO_OUT
.sym 10410 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 10411 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 10414 io_smi_data[7]$SB_IO_OUT
.sym 10417 rx_09_fifo.rd_addr_gray_wr[5]
.sym 10418 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 10433 rx_09_fifo.rd_addr_gray[5]
.sym 10434 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10436 rx_09_fifo.rd_addr_gray[4]
.sym 10443 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10444 w_rx_09_fifo_pull
.sym 10450 i_button_SB_LUT4_I3_I2[2]
.sym 10456 rx_09_fifo.rd_addr_gray[6]
.sym 10458 rx_09_fifo.rd_addr_gray[0]
.sym 10466 rx_09_fifo.rd_addr_gray[5]
.sym 10478 w_rx_09_fifo_pull
.sym 10479 i_button_SB_LUT4_I3_I2[2]
.sym 10488 rx_09_fifo.rd_addr_gray[6]
.sym 10495 rx_09_fifo.rd_addr_gray[0]
.sym 10501 rx_09_fifo.rd_addr_gray[4]
.sym 10506 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10508 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10511 lvds_clock_buf
.sym 10513 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 10514 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10515 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 10516 rx_09_fifo.rd_addr_gray_wr[1]
.sym 10517 rx_09_fifo.rd_addr_gray_wr[7]
.sym 10518 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 10519 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10520 rx_09_fifo.rd_addr_gray_wr[2]
.sym 10537 i_smi_soe_se$SB_IO_IN
.sym 10538 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10541 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 10543 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10546 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 10547 io_pmod[1]$SB_IO_OUT
.sym 10548 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10558 rx_09_fifo.rd_addr_gray_wr[6]
.sym 10559 rx_09_fifo.rd_addr_gray[3]
.sym 10561 w_smi_data_output[5]
.sym 10573 i_smi_a3$SB_IO_IN
.sym 10575 w_smi_data_output[3]
.sym 10577 w_smi_data_output[2]
.sym 10581 w_smi_data_output[4]
.sym 10588 i_smi_a3$SB_IO_IN
.sym 10590 w_smi_data_output[3]
.sym 10593 w_smi_data_output[2]
.sym 10595 i_smi_a3$SB_IO_IN
.sym 10600 rx_09_fifo.rd_addr_gray[3]
.sym 10605 w_smi_data_output[5]
.sym 10607 i_smi_a3$SB_IO_IN
.sym 10623 w_smi_data_output[4]
.sym 10626 i_smi_a3$SB_IO_IN
.sym 10630 rx_09_fifo.rd_addr_gray_wr[6]
.sym 10634 lvds_clock_buf
.sym 10636 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 10637 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 10638 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 10639 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 10640 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10641 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 10642 smi_ctrl_ins.int_cnt_24[4]
.sym 10643 smi_ctrl_ins.int_cnt_24[5]
.sym 10651 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 10656 io_smi_data[5]$SB_IO_OUT
.sym 10657 w_smi_data_output[5]
.sym 10660 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 10664 i_smi_soe_se$SB_IO_IN
.sym 10666 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 10667 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 10668 w_rx_09_fifo_pull
.sym 10679 rx_09_fifo.rd_addr_gray_wr[3]
.sym 10681 rx_09_fifo.rd_addr_gray_wr[4]
.sym 10686 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 10687 i_button_SB_LUT4_I3_I2[2]
.sym 10690 w_rx_24_fifo_empty
.sym 10691 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10692 i_button_SB_LUT4_I3_I2[2]
.sym 10693 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 10694 rx_09_fifo.rd_addr_gray_wr[5]
.sym 10698 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10701 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 10702 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10706 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10707 smi_ctrl_ins.int_cnt_24[4]
.sym 10708 smi_ctrl_ins.int_cnt_24[5]
.sym 10710 i_button_SB_LUT4_I3_I2[2]
.sym 10711 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10712 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10713 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10716 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10717 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10718 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10719 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10731 rx_09_fifo.rd_addr_gray_wr[3]
.sym 10734 rx_09_fifo.rd_addr_gray_wr[4]
.sym 10740 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 10741 smi_ctrl_ins.int_cnt_24[5]
.sym 10742 smi_ctrl_ins.int_cnt_24[4]
.sym 10743 w_rx_24_fifo_empty
.sym 10746 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 10748 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 10749 i_button_SB_LUT4_I3_I2[2]
.sym 10752 rx_09_fifo.rd_addr_gray_wr[5]
.sym 10757 lvds_clock_buf
.sym 10759 rx_09_fifo.wr_addr[7]
.sym 10760 rx_09_fifo.wr_addr[5]
.sym 10761 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 10762 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10763 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 10764 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 10765 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 10766 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 10772 smi_ctrl_ins.int_cnt_24[4]
.sym 10773 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 10776 smi_ctrl_ins.int_cnt_24[5]
.sym 10778 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 10782 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 10784 $PACKER_VCC_NET
.sym 10785 w_rx_24_fifo_empty
.sym 10786 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 10787 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10791 io_pmod[3]$SB_IO_OUT
.sym 10792 io_pmod[1]$SB_IO_OUT
.sym 10794 rx_09_fifo.wr_addr[5]
.sym 10800 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 10801 w_rx_24_fifo_pulled_data[14]
.sym 10802 i_smi_soe_se_SB_LUT4_I2_O[1]
.sym 10803 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10804 w_rx_09_fifo_pull
.sym 10805 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 10808 i_smi_soe_se_SB_LUT4_I2_O[3]
.sym 10809 i_smi_soe_se$SB_IO_IN
.sym 10811 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 10812 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 10813 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10814 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10816 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 10817 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 10818 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 10820 w_rx_24_fifo_pulled_data[6]
.sym 10821 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 10822 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10824 i_smi_soe_se$SB_IO_IN
.sym 10825 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10826 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10827 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 10828 w_rx_24_fifo_pull
.sym 10830 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10833 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 10835 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 10836 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 10839 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 10840 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10841 i_smi_soe_se_SB_LUT4_I2_O[3]
.sym 10842 i_smi_soe_se_SB_LUT4_I2_O[1]
.sym 10845 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 10846 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10848 w_rx_24_fifo_pull
.sym 10851 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 10852 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 10853 w_rx_24_fifo_pulled_data[14]
.sym 10854 w_rx_24_fifo_pulled_data[6]
.sym 10857 w_rx_09_fifo_pull
.sym 10858 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10859 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 10860 i_smi_soe_se$SB_IO_IN
.sym 10863 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10864 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10865 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10866 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10870 i_smi_soe_se$SB_IO_IN
.sym 10872 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10875 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 10876 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 10877 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10878 i_smi_soe_se$SB_IO_IN
.sym 10880 r_counter[0]_$glb_clk
.sym 10881 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 10882 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 10883 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 10884 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 10885 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10886 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10887 w_rx_09_fifo_full
.sym 10888 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10889 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 10906 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 10910 io_pmod[1]$SB_IO_OUT
.sym 10913 w_rx_24_fifo_empty
.sym 10923 io_pmod[3]$SB_IO_OUT
.sym 10924 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10925 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 10926 i_smi_soe_se_SB_LUT4_I2_2_I1_SB_CARRY_CO_CI[5]
.sym 10927 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10928 smi_ctrl_ins.int_cnt_09[5]
.sym 10929 i_smi_soe_se_SB_LUT4_I2_2_I1[4]
.sym 10930 smi_ctrl_ins.int_cnt_09[4]
.sym 10934 i_button_SB_LUT4_I3_I2[2]
.sym 10935 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 10936 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 10937 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10938 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10944 $PACKER_VCC_NET
.sym 10946 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 10954 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 10955 $nextpnr_ICESTORM_LC_13$O
.sym 10958 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 10961 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 10963 i_smi_soe_se_SB_LUT4_I2_2_I1[4]
.sym 10967 $nextpnr_ICESTORM_LC_14$I3
.sym 10969 i_smi_soe_se_SB_LUT4_I2_2_I1_SB_CARRY_CO_CI[5]
.sym 10973 $nextpnr_ICESTORM_LC_14$COUT
.sym 10976 $PACKER_VCC_NET
.sym 10977 $nextpnr_ICESTORM_LC_14$I3
.sym 10981 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 10983 $nextpnr_ICESTORM_LC_14$COUT
.sym 10986 smi_ctrl_ins.int_cnt_09[4]
.sym 10987 io_pmod[3]$SB_IO_OUT
.sym 10988 smi_ctrl_ins.int_cnt_09[5]
.sym 10989 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10992 i_button_SB_LUT4_I3_I2[2]
.sym 10993 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 10994 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 10998 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10999 i_smi_a1_SB_LUT4_I1_O[1]
.sym 11000 i_smi_a1_SB_LUT4_I1_O[2]
.sym 11001 i_button_SB_LUT4_I3_I2[2]
.sym 11002 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 11003 r_counter[0]_$glb_clk
.sym 11004 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 11006 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 11007 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 11008 spi_if_ins.r_tx_data_valid
.sym 11009 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 11012 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 11015 i_smi_a2_SB_LUT4_I1_O[3]
.sym 11022 i_button_SB_LUT4_I3_I2[2]
.sym 11025 io_pmod[7]$SB_IO_OUT
.sym 11035 w_rx_09_fifo_full
.sym 11038 io_pmod[1]$SB_IO_OUT
.sym 11049 i_smi_soe_se_SB_LUT4_I2_2_I1_SB_CARRY_CO_CI[5]
.sym 11052 i_smi_soe_se_SB_LUT4_I2_2_I1[4]
.sym 11063 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 11066 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 11069 smi_ctrl_ins.int_cnt_09[4]
.sym 11072 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 11073 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 11074 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11075 smi_ctrl_ins.int_cnt_09[5]
.sym 11078 $nextpnr_ICESTORM_LC_20$O
.sym 11081 i_smi_soe_se_SB_LUT4_I2_2_I1[4]
.sym 11084 $nextpnr_ICESTORM_LC_21$I3
.sym 11087 i_smi_soe_se_SB_LUT4_I2_2_I1_SB_CARRY_CO_CI[5]
.sym 11094 $nextpnr_ICESTORM_LC_21$I3
.sym 11100 smi_ctrl_ins.int_cnt_09[5]
.sym 11103 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 11104 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11110 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 11111 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 11116 smi_ctrl_ins.int_cnt_09[4]
.sym 11121 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 11124 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 11125 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 11126 r_counter[0]_$glb_clk
.sym 11127 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 11129 sys_ctrl_ins.reset_cmd
.sym 11130 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 11131 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11132 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11134 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11135 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11144 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 11151 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 11152 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 11153 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11156 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11157 i_button_SB_LUT4_I3_I2[2]
.sym 11161 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11163 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11172 spi_if_ins.state_if[2]
.sym 11173 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11177 spi_if_ins.state_if[1]
.sym 11185 spi_if_ins.state_if[0]
.sym 11186 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11187 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 11193 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 11194 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11195 w_rx_09_fifo_full
.sym 11203 spi_if_ins.state_if[1]
.sym 11215 w_rx_09_fifo_full
.sym 11216 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11217 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 11223 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11232 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11234 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 11239 spi_if_ins.state_if[2]
.sym 11240 spi_if_ins.state_if[0]
.sym 11241 spi_if_ins.state_if[1]
.sym 11248 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 11249 lvds_clock_buf
.sym 11250 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 11251 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11253 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11254 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11255 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 11256 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11257 spi_if_ins.r_tx_byte[2]
.sym 11258 spi_if_ins.r_tx_byte[4]
.sym 11261 i_smi_a1_SB_LUT4_I1_O[2]
.sym 11269 io_pmod[1]$SB_IO_OUT
.sym 11272 sys_ctrl_ins.reset_cmd
.sym 11273 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11276 io_pmod[1]$SB_IO_OUT
.sym 11277 w_rx_24_fifo_empty
.sym 11279 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11282 r_tx_data[2]
.sym 11283 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11284 r_tx_data[4]
.sym 11294 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11295 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11301 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11303 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11304 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11305 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11306 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11307 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11325 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11333 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11340 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11346 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11351 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11352 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11358 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11362 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11368 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11371 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 11375 w_cs[0]
.sym 11377 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11378 w_ioc[4]
.sym 11389 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11390 w_rx_data[0]
.sym 11393 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11394 w_rx_data[4]
.sym 11400 w_tx_data_io[4]
.sym 11401 w_rx_24_fifo_empty
.sym 11403 rx_24_fifo.rd_addr_gray[5]
.sym 11404 w_tx_data_io[2]
.sym 11405 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 11415 rx_24_fifo.rd_addr[7]
.sym 11417 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11424 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 11426 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11428 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 11429 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11430 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 11431 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11447 $nextpnr_ICESTORM_LC_11$O
.sym 11450 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11453 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11455 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 11457 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11459 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11462 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11463 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11465 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11467 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 11469 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11471 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11474 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11475 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11477 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11479 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 11481 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11483 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11485 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11487 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11491 rx_24_fifo.rd_addr[7]
.sym 11493 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11497 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 11498 r_tx_data[6]
.sym 11500 r_tx_data[2]
.sym 11501 r_tx_data[4]
.sym 11502 r_tx_data[5]
.sym 11504 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11516 spi_if_ins.w_rx_data[4]
.sym 11521 w_rx_24_fifo_full
.sym 11523 w_rx_09_fifo_full
.sym 11530 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 11532 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11546 rx_24_fifo.rd_addr_gray_wr[5]
.sym 11563 rx_24_fifo.rd_addr_gray[5]
.sym 11571 rx_24_fifo.rd_addr_gray[5]
.sym 11603 rx_24_fifo.rd_addr_gray_wr[5]
.sym 11618 lvds_clock_buf
.sym 11620 w_tx_data_smi[3]
.sym 11622 w_tx_data_smi[0]
.sym 11624 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 11625 w_tx_data_smi[2]
.sym 11626 w_tx_data_smi[1]
.sym 11628 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11633 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 11643 w_tx_data_io[5]
.sym 11645 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11648 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 11654 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11681 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 11683 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11688 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 11690 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 11691 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11695 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11703 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11706 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 11713 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 11740 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 11741 lvds_clock_buf
.sym 11742 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 11743 lvds_rx_09_inst.r_phase_count[0]
.sym 11745 w_load
.sym 11747 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 11750 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 11760 i_button_SB_LUT4_I3_I2[2]
.sym 11789 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 11790 $PACKER_VCC_NET
.sym 11793 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 11795 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 11796 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 11798 $PACKER_VCC_NET
.sym 11799 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 11800 lvds_rx_09_inst.r_phase_count[0]
.sym 11801 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 11803 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 11804 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 11809 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 11810 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 11813 lvds_rx_09_inst.r_phase_count[1]
.sym 11816 $nextpnr_ICESTORM_LC_4$O
.sym 11819 lvds_rx_09_inst.r_phase_count[0]
.sym 11822 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 11824 lvds_rx_09_inst.r_phase_count[1]
.sym 11825 $PACKER_VCC_NET
.sym 11826 lvds_rx_09_inst.r_phase_count[0]
.sym 11830 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 11831 $PACKER_VCC_NET
.sym 11832 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 11835 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 11836 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 11837 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 11838 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 11841 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 11842 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 11843 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 11844 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 11847 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 11854 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 11856 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 11860 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 11862 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 11863 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 11864 lvds_clock_buf
.sym 11865 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 11883 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 11909 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 11913 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 11914 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 11917 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 11919 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 11920 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 11921 i_button_SB_LUT4_I3_I2[2]
.sym 11923 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 11933 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 11934 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11940 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11941 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 11942 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 11943 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 11946 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 11947 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11948 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 11949 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 11955 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 11959 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 11964 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 11965 i_button_SB_LUT4_I3_I2[2]
.sym 11967 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 11972 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 11973 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11986 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 11987 lvds_clock_buf
.sym 11988 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 12005 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 12009 i_button_SB_LUT4_I3_I2[2]
.sym 12032 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 12040 w_lvds_rx_09_d1
.sym 12041 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 12042 w_lvds_rx_09_d0
.sym 12057 i_smi_a3$SB_IO_IN
.sym 12059 i_smi_a2$SB_IO_IN
.sym 12060 i_smi_a1$SB_IO_IN
.sym 12082 i_smi_a2$SB_IO_IN
.sym 12083 i_smi_a1$SB_IO_IN
.sym 12084 i_smi_a3$SB_IO_IN
.sym 12087 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 12088 w_lvds_rx_09_d1
.sym 12089 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 12090 w_lvds_rx_09_d0
.sym 12093 i_smi_a1$SB_IO_IN
.sym 12094 i_smi_a2$SB_IO_IN
.sym 12096 i_smi_a3$SB_IO_IN
.sym 12114 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 12118 i_smi_a1$SB_IO_IN
.sym 12265 o_ldo_2v8_en$SB_IO_OUT
.sym 12309 i_sck$SB_IO_IN
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12320 io_smi_data[7]$SB_IO_OUT
.sym 12331 i_sck$SB_IO_IN
.sym 12334 io_smi_data[0]$SB_IO_OUT
.sym 12335 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12336 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 12337 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 12338 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 12339 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12340 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12341 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 12342 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12348 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 12351 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12367 io_smi_data[3]$SB_IO_OUT
.sym 12369 io_smi_data[4]$SB_IO_OUT
.sym 12383 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 12385 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12388 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12389 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12391 rx_09_fifo.rd_addr[7]
.sym 12395 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 12400 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12404 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 12409 $nextpnr_ICESTORM_LC_9$O
.sym 12412 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12415 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 12417 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 12419 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12421 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 12423 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12425 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 12427 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 12430 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12431 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 12433 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 12435 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12437 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 12439 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 12441 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 12443 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 12445 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 12448 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 12449 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 12452 rx_09_fifo.rd_addr[7]
.sym 12455 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 12463 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 12464 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12465 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 12466 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 12467 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12468 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 12469 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 12470 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 12473 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 12476 i_smi_soe_se$SB_IO_IN
.sym 12481 io_pmod[1]$SB_IO_OUT
.sym 12483 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12493 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12502 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 12519 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 12522 rx_09_fifo.rd_addr[7]
.sym 12525 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12528 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12529 i_button_SB_LUT4_I3_I2[2]
.sym 12542 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12546 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 12547 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12549 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12550 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12551 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12555 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12558 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12563 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12567 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12575 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12576 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12580 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12582 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 12585 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12587 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12594 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12600 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12603 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12609 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12615 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12616 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 12619 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12620 r_counter[0]_$glb_clk
.sym 12621 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 12622 rx_09_fifo.wr_addr_gray[4]
.sym 12625 rx_09_fifo.wr_addr_gray[0]
.sym 12626 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 12627 rx_09_fifo.wr_addr_gray[3]
.sym 12629 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 12634 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 12637 i_button_SB_LUT4_I3_I2[2]
.sym 12640 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12641 i_smi_soe_se$SB_IO_IN
.sym 12642 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 12646 rx_09_fifo.wr_addr[7]
.sym 12647 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12648 rx_09_fifo.wr_addr[5]
.sym 12649 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12651 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12653 rx_09_fifo.wr_addr[2]
.sym 12654 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 12656 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 12657 rx_09_fifo.wr_addr[6]
.sym 12663 rx_09_fifo.rd_addr_gray[1]
.sym 12667 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12669 rx_09_fifo.rd_addr[7]
.sym 12675 rx_09_fifo.rd_addr_gray[2]
.sym 12677 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12678 rx_09_fifo.rd_addr_gray_wr[2]
.sym 12683 w_rx_09_fifo_pull
.sym 12686 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12690 rx_09_fifo.rd_addr_gray_wr[1]
.sym 12691 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12692 rx_09_fifo.rd_addr_gray_wr[0]
.sym 12696 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12697 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12698 w_rx_09_fifo_pull
.sym 12699 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12703 rx_09_fifo.rd_addr_gray_wr[2]
.sym 12708 rx_09_fifo.rd_addr_gray_wr[0]
.sym 12715 rx_09_fifo.rd_addr_gray[1]
.sym 12720 rx_09_fifo.rd_addr[7]
.sym 12727 rx_09_fifo.rd_addr_gray_wr[1]
.sym 12733 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12740 rx_09_fifo.rd_addr_gray[2]
.sym 12743 lvds_clock_buf
.sym 12746 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 12747 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 12748 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 12750 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 12751 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 12752 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 12755 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 12761 io_pmod[3]$SB_IO_OUT
.sym 12768 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12769 rx_09_fifo.wr_addr[3]
.sym 12770 w_rx_09_fifo_pull
.sym 12774 rx_09_fifo.wr_addr[7]
.sym 12775 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12777 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12786 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 12789 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12790 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12793 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12794 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 12796 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12797 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 12798 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12799 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 12800 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12801 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 12802 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 12803 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12804 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 12808 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 12809 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 12811 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 12813 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12815 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 12817 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12820 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 12821 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 12825 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12826 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 12827 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12828 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12831 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 12833 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 12837 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12838 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12839 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 12840 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 12843 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 12844 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12849 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12850 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12851 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12852 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 12856 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 12857 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 12862 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 12863 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 12865 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 12866 r_counter[0]_$glb_clk
.sym 12867 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 12868 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12869 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12870 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12871 rx_09_fifo.wr_addr[2]
.sym 12872 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12873 rx_09_fifo.wr_addr[6]
.sym 12874 rx_09_fifo.wr_addr[3]
.sym 12875 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12880 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 12887 io_pmod[1]$SB_IO_OUT
.sym 12890 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 12895 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12897 rx_09_fifo.wr_addr[3]
.sym 12899 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12900 rx_09_fifo.wr_addr[7]
.sym 12903 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12910 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 12911 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 12912 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12913 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12914 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12916 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12918 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 12919 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 12920 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 12924 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12925 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12927 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12928 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 12929 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12930 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 12932 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12933 io_pmod[1]$SB_IO_OUT
.sym 12935 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12936 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12937 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12938 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12940 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12943 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12949 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12954 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12955 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 12956 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 12957 io_pmod[1]$SB_IO_OUT
.sym 12960 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 12962 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 12966 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 12967 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 12969 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 12972 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12973 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12974 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12975 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12978 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12979 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12980 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12981 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 12984 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12985 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 12986 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12987 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12988 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12989 lvds_clock_buf
.sym 12990 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 12992 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12993 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12994 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12995 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 12996 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12997 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12998 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 13009 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13014 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 13017 sys_ctrl_ins.reset_cmd
.sym 13019 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 13020 i_button_SB_LUT4_I3_I2[2]
.sym 13026 i_button_SB_LUT4_I3_I2[2]
.sym 13033 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 13036 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 13037 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13038 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 13039 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 13040 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13041 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 13044 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 13046 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 13047 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 13049 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 13050 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13052 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 13056 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 13057 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13058 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13059 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13060 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 13061 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 13065 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13066 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13067 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 13068 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 13071 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 13072 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 13073 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 13074 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 13077 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13078 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 13079 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13080 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13084 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13086 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 13090 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 13092 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 13095 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 13097 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 13098 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 13103 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13104 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 13108 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 13110 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 13112 lvds_clock_buf
.sym 13113 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 13119 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13132 i_button_SB_LUT4_I3_I2[2]
.sym 13138 io_pmod[3]$SB_IO_OUT
.sym 13146 w_fetch
.sym 13157 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13158 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13159 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13160 smi_ctrl_ins.int_cnt_09[5]
.sym 13162 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 13168 w_rx_09_fifo_full
.sym 13170 smi_ctrl_ins.int_cnt_09[4]
.sym 13171 $PACKER_VCC_NET
.sym 13175 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 13179 $PACKER_VCC_NET
.sym 13181 io_pmod[1]$SB_IO_OUT
.sym 13184 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13187 $nextpnr_ICESTORM_LC_1$O
.sym 13190 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13193 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 13195 smi_ctrl_ins.int_cnt_09[4]
.sym 13196 $PACKER_VCC_NET
.sym 13197 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13201 smi_ctrl_ins.int_cnt_09[5]
.sym 13202 $PACKER_VCC_NET
.sym 13203 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 13206 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13212 w_rx_09_fifo_full
.sym 13213 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 13214 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 13215 io_pmod[1]$SB_IO_OUT
.sym 13231 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13234 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13235 r_counter[0]_$glb_clk
.sym 13236 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13239 w_fetch
.sym 13244 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13253 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13257 spi_if_ins.r_tx_data_valid
.sym 13258 $PACKER_VCC_NET
.sym 13260 io_pmod[3]$SB_IO_OUT
.sym 13262 spi_if_ins.r_tx_byte[2]
.sym 13263 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13264 spi_if_ins.r_tx_byte[4]
.sym 13265 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13267 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13285 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13289 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13291 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13292 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13295 $PACKER_VCC_NET
.sym 13299 spi_if_ins.state_if[0]
.sym 13300 spi_if_ins.state_if[2]
.sym 13302 spi_if_ins.state_if[1]
.sym 13304 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13307 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13319 $PACKER_VCC_NET
.sym 13324 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13325 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13326 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13329 spi_if_ins.state_if[1]
.sym 13331 spi_if_ins.state_if[0]
.sym 13332 spi_if_ins.state_if[2]
.sym 13337 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13348 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13349 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13350 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13353 spi_if_ins.state_if[0]
.sym 13355 spi_if_ins.state_if[1]
.sym 13357 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13358 r_counter[0]_$glb_clk
.sym 13359 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13362 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13364 w_rx_data[7]
.sym 13365 w_rx_data[0]
.sym 13367 w_rx_data[4]
.sym 13387 w_rx_data[0]
.sym 13392 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13401 spi_if_ins.state_if[2]
.sym 13402 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 13403 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13408 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13410 i_button_SB_LUT4_I3_I2[2]
.sym 13412 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13413 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 13417 spi_if_ins.state_if[1]
.sym 13425 r_tx_data[4]
.sym 13427 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13429 spi_if_ins.state_if[0]
.sym 13431 r_tx_data[2]
.sym 13436 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13437 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13447 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13452 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13453 spi_if_ins.state_if[2]
.sym 13454 spi_if_ins.state_if[0]
.sym 13455 spi_if_ins.state_if[1]
.sym 13459 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 13460 i_button_SB_LUT4_I3_I2[2]
.sym 13461 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 13464 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13465 spi_if_ins.state_if[2]
.sym 13466 spi_if_ins.state_if[0]
.sym 13467 spi_if_ins.state_if[1]
.sym 13471 r_tx_data[2]
.sym 13476 r_tx_data[4]
.sym 13480 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13481 r_counter[0]_$glb_clk
.sym 13483 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13484 w_cs[2]
.sym 13485 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13486 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13487 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 13488 w_cs[1]
.sym 13489 w_cs[3]
.sym 13490 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 13496 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 13497 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13505 spi_if_ins.state_if[2]
.sym 13507 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13511 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13512 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 13514 i_button_SB_LUT4_I3_I2[2]
.sym 13517 w_cs[0]
.sym 13524 spi_if_ins.w_rx_data[4]
.sym 13525 w_cs[0]
.sym 13526 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13540 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13564 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13575 w_cs[0]
.sym 13583 spi_if_ins.w_rx_data[4]
.sym 13603 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13604 r_counter[0]_$glb_clk
.sym 13606 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13607 spi_if_ins.r_tx_byte[6]
.sym 13608 spi_if_ins.r_tx_byte[1]
.sym 13609 spi_if_ins.r_tx_byte[5]
.sym 13610 spi_if_ins.r_tx_byte[3]
.sym 13611 spi_if_ins.r_tx_byte[7]
.sym 13612 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13613 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13618 i_button_SB_LUT4_I3_I2[2]
.sym 13621 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13635 io_pmod[3]$SB_IO_OUT
.sym 13638 w_fetch
.sym 13648 w_cs[0]
.sym 13649 w_tx_data_io[2]
.sym 13651 w_tx_data_io[5]
.sym 13652 w_cs[1]
.sym 13653 w_cs[3]
.sym 13656 w_cs[2]
.sym 13658 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13659 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 13660 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13661 w_tx_data_io[4]
.sym 13662 w_tx_data_io[6]
.sym 13670 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13671 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13680 w_cs[3]
.sym 13681 w_cs[0]
.sym 13682 w_cs[2]
.sym 13683 w_cs[1]
.sym 13688 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13689 w_tx_data_io[6]
.sym 13698 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 13699 w_tx_data_io[2]
.sym 13700 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13705 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13707 w_tx_data_io[4]
.sym 13710 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13712 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13713 w_tx_data_io[5]
.sym 13722 w_cs[0]
.sym 13723 w_cs[2]
.sym 13724 w_cs[1]
.sym 13725 w_cs[3]
.sym 13726 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13727 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13728 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13729 r_tx_data[7]
.sym 13730 r_tx_data[1]
.sym 13731 r_tx_data[3]
.sym 13732 i_button_SB_LUT4_I3_I2[0]
.sym 13733 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13734 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13735 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 13736 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13745 r_tx_data[6]
.sym 13748 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13749 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13752 w_rx_24_fifo_empty
.sym 13754 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13772 w_rx_24_fifo_empty
.sym 13777 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13782 w_rx_24_fifo_full
.sym 13784 w_rx_09_fifo_full
.sym 13785 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13790 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 13795 io_pmod[3]$SB_IO_OUT
.sym 13797 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13799 w_tx_data_smi[2]
.sym 13806 w_rx_24_fifo_full
.sym 13817 io_pmod[3]$SB_IO_OUT
.sym 13827 w_tx_data_smi[2]
.sym 13829 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13830 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13834 w_rx_24_fifo_empty
.sym 13840 w_rx_09_fifo_full
.sym 13849 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13850 r_counter[0]_$glb_clk
.sym 13851 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 13852 io_ctrl_ins.o_pmod[0]
.sym 13853 io_ctrl_ins.o_pmod[3]
.sym 13854 io_ctrl_ins.o_pmod[4]
.sym 13855 io_ctrl_ins.o_pmod[2]
.sym 13856 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 13858 io_ctrl_ins.o_pmod[1]
.sym 13868 w_tx_data_io[1]
.sym 13869 w_tx_data_io[4]
.sym 13873 w_tx_data_io[2]
.sym 13875 w_tx_data_io[3]
.sym 13880 w_rx_data[0]
.sym 13895 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13899 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13903 i_button_SB_LUT4_I3_I2[2]
.sym 13906 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13908 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 13911 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 13912 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 13914 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13928 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 13941 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13950 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13951 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 13952 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 13968 i_button_SB_LUT4_I3_I2[2]
.sym 13969 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 13970 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 13972 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13973 r_counter[0]_$glb_clk
.sym 13974 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13980 w_tx_data_sys[0]
.sym 13990 w_rx_data[2]
.sym 13996 w_rx_data[3]
.sym 14006 i_button_SB_LUT4_I3_I2[2]
.sym 14113 o_shdn_tx_lna$SB_IO_OUT
.sym 14240 o_ldo_2v8_en$SB_IO_OUT
.sym 14276 i_button_SB_LUT4_I3_I2[2]
.sym 14278 i_smi_a1$SB_IO_IN
.sym 14290 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 14308 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 14310 i_button_SB_LUT4_I3_I2[2]
.sym 14331 i_smi_a1$SB_IO_IN
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14401 o_ldo_2v8_en$SB_IO_OUT
.sym 14418 i_button_SB_LUT4_I3_I2[2]
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14432 io_smi_data[3]$SB_IO_OUT
.sym 14435 i_button_SB_LUT4_I3_I2[2]
.sym 14446 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14451 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 14476 i_smi_soe_se$SB_IO_IN
.sym 14487 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14491 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 14492 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 14493 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14496 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14497 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 14498 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14500 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 14502 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14504 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14507 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14508 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 14512 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 14513 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 14515 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 14516 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 14517 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 14519 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 14520 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14521 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14525 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 14526 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 14527 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 14528 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 14533 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14534 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14539 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14543 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 14544 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 14545 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 14546 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 14549 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14551 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14552 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 14557 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 14558 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14563 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14565 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 14566 r_counter[0]_$glb_clk
.sym 14567 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 14572 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14573 rx_09_fifo.wr_addr_gray_rd[7]
.sym 14574 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14575 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 14576 rx_09_fifo.wr_addr_gray_rd[0]
.sym 14577 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 14578 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 14590 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 14602 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 14603 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14614 i_smi_soe_se$SB_IO_IN
.sym 14626 $PACKER_VCC_NET
.sym 14650 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 14651 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 14652 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 14653 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 14654 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 14655 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 14656 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 14657 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 14658 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 14659 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14660 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 14661 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 14662 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 14663 rx_09_fifo.rd_addr[7]
.sym 14664 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 14665 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14667 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14668 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 14670 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 14671 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 14672 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 14673 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 14674 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14675 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14676 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 14678 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 14682 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 14683 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 14684 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14685 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 14688 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14689 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 14690 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14691 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 14694 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 14700 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 14701 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 14702 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 14703 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 14706 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 14707 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 14708 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 14709 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 14712 rx_09_fifo.rd_addr[7]
.sym 14713 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 14714 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 14715 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 14718 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14719 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 14720 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 14721 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 14724 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 14725 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 14726 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 14727 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14728 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 14729 r_counter[0]_$glb_clk
.sym 14730 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 14731 rx_09_fifo.wr_addr_gray_rd[3]
.sym 14732 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14733 rx_09_fifo.wr_addr_gray_rd[4]
.sym 14734 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 14735 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14736 rx_09_fifo.wr_addr_gray_rd[2]
.sym 14737 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14738 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 14741 w_rx_data[0]
.sym 14751 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 14754 rx_09_fifo.wr_addr[7]
.sym 14755 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14774 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14775 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 14783 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14784 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 14787 io_pmod[3]$SB_IO_OUT
.sym 14790 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14800 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14801 w_rx_09_fifo_pull
.sym 14802 rx_09_fifo.rd_addr[7]
.sym 14803 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 14805 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14825 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14829 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 14832 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 14836 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14847 rx_09_fifo.rd_addr[7]
.sym 14848 w_rx_09_fifo_pull
.sym 14849 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 14850 io_pmod[3]$SB_IO_OUT
.sym 14851 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14852 lvds_clock_buf
.sym 14853 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 14856 rx_09_fifo.wr_addr_gray[6]
.sym 14857 rx_09_fifo.wr_addr_gray[5]
.sym 14859 rx_09_fifo.wr_addr_gray[1]
.sym 14860 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14861 rx_09_fifo.wr_addr_gray[2]
.sym 14870 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 14876 $PACKER_VCC_NET
.sym 14878 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 14881 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14882 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14884 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14897 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 14898 rx_09_fifo.wr_addr[2]
.sym 14902 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14904 $PACKER_VCC_NET
.sym 14908 rx_09_fifo.wr_addr[6]
.sym 14909 rx_09_fifo.wr_addr[3]
.sym 14910 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14911 rx_09_fifo.wr_addr[7]
.sym 14912 rx_09_fifo.wr_addr[5]
.sym 14927 $nextpnr_ICESTORM_LC_5$O
.sym 14929 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14933 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 14936 rx_09_fifo.wr_addr[2]
.sym 14937 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14939 $nextpnr_ICESTORM_LC_6$I3
.sym 14941 rx_09_fifo.wr_addr[3]
.sym 14943 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 14945 $nextpnr_ICESTORM_LC_6$COUT
.sym 14947 $PACKER_VCC_NET
.sym 14949 $nextpnr_ICESTORM_LC_6$I3
.sym 14951 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 14954 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 14957 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 14960 rx_09_fifo.wr_addr[5]
.sym 14961 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 14963 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 14966 rx_09_fifo.wr_addr[6]
.sym 14967 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 14971 rx_09_fifo.wr_addr[7]
.sym 14973 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 14977 spi_if_ins.spi.r_tx_byte[7]
.sym 14978 spi_if_ins.spi.r_tx_byte[6]
.sym 14979 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14980 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 14982 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14983 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14990 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14991 i_button_SB_LUT4_I3_I2[2]
.sym 14994 sys_ctrl_ins.reset_cmd
.sym 14996 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 15001 spi_if_ins.r_tx_byte[1]
.sym 15002 spi_if_ins.r_tx_byte[3]
.sym 15005 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15008 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15009 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 15012 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15020 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 15021 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15023 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15025 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 15027 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 15028 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15030 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15032 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15043 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 15052 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15054 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 15058 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 15066 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15069 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15076 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15078 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15083 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15088 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15096 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 15097 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 15098 lvds_clock_buf
.sym 15099 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 15100 spi_if_ins.spi.r_tx_byte[5]
.sym 15101 spi_if_ins.spi.r_tx_byte[1]
.sym 15102 spi_if_ins.spi.r_tx_byte[3]
.sym 15103 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15104 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15105 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15106 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15107 spi_if_ins.spi.r_tx_byte[2]
.sym 15111 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15118 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15124 i_button_SB_LUT4_I3_I2[2]
.sym 15127 spi_if_ins.r_tx_byte[6]
.sym 15131 spi_if_ins.r_tx_byte[5]
.sym 15132 i_ss$SB_IO_IN
.sym 15143 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 15146 rx_09_fifo.wr_addr[6]
.sym 15147 rx_09_fifo.wr_addr[3]
.sym 15150 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 15152 rx_09_fifo.wr_addr[2]
.sym 15156 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 15157 rx_09_fifo.wr_addr[7]
.sym 15166 rx_09_fifo.wr_addr[5]
.sym 15173 $nextpnr_ICESTORM_LC_10$O
.sym 15176 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 15179 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 15181 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 15183 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 15185 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 15188 rx_09_fifo.wr_addr[2]
.sym 15189 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 15191 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 15193 rx_09_fifo.wr_addr[3]
.sym 15195 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 15197 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 15200 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 15201 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 15203 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 15205 rx_09_fifo.wr_addr[5]
.sym 15207 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 15209 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 15211 rx_09_fifo.wr_addr[6]
.sym 15213 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 15217 rx_09_fifo.wr_addr[7]
.sym 15219 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 15226 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15229 spi_if_ins.w_rx_data[1]
.sym 15239 spi_if_ins.r_tx_byte[4]
.sym 15242 spi_if_ins.r_tx_byte[2]
.sym 15249 spi_if_ins.r_tx_byte[7]
.sym 15277 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15328 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15344 r_counter[0]_$glb_clk
.sym 15346 spi_if_ins.spi.r_rx_byte[6]
.sym 15347 spi_if_ins.spi.r_rx_byte[0]
.sym 15348 spi_if_ins.spi.r_rx_byte[2]
.sym 15349 spi_if_ins.spi.r_rx_byte[1]
.sym 15350 spi_if_ins.spi.r_rx_byte[3]
.sym 15351 spi_if_ins.spi.r_rx_byte[5]
.sym 15352 spi_if_ins.spi.r_rx_byte[4]
.sym 15353 spi_if_ins.spi.r_rx_byte[7]
.sym 15356 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 15361 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15372 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15373 w_rx_data[4]
.sym 15378 spi_if_ins.w_rx_data[1]
.sym 15389 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15391 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15397 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15402 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15405 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15406 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15414 spi_if_ins.state_if[2]
.sym 15432 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15434 spi_if_ins.state_if[2]
.sym 15462 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15464 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15465 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15466 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15467 r_counter[0]_$glb_clk
.sym 15468 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15469 spi_if_ins.w_rx_data[3]
.sym 15470 spi_if_ins.w_rx_data[6]
.sym 15471 spi_if_ins.w_rx_data[5]
.sym 15472 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15473 spi_if_ins.w_rx_data[2]
.sym 15474 spi_if_ins.w_rx_data[0]
.sym 15475 spi_if_ins.w_rx_data[4]
.sym 15482 i_mosi$SB_IO_IN
.sym 15494 w_fetch
.sym 15495 w_rx_data[0]
.sym 15497 spi_if_ins.r_tx_byte[1]
.sym 15499 w_rx_data[4]
.sym 15501 spi_if_ins.r_tx_byte[3]
.sym 15502 spi_if_ins.w_rx_data[3]
.sym 15503 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15520 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15521 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15523 spi_if_ins.state_if[2]
.sym 15529 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15539 spi_if_ins.w_rx_data[0]
.sym 15540 spi_if_ins.w_rx_data[4]
.sym 15541 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15555 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15557 spi_if_ins.state_if[2]
.sym 15558 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15568 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15574 spi_if_ins.w_rx_data[0]
.sym 15585 spi_if_ins.w_rx_data[4]
.sym 15589 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15590 r_counter[0]_$glb_clk
.sym 15592 w_ioc[1]
.sym 15593 w_rx_data[7]
.sym 15594 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 15595 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15597 w_ioc[2]
.sym 15598 w_ioc[3]
.sym 15599 w_ioc[0]
.sym 15614 w_rx_data[7]
.sym 15618 w_cs[1]
.sym 15619 i_button_SB_LUT4_I3_O[0]
.sym 15623 spi_if_ins.r_tx_byte[6]
.sym 15624 i_button_SB_LUT4_I3_I2[2]
.sym 15625 w_ioc[1]
.sym 15627 spi_if_ins.r_tx_byte[5]
.sym 15634 spi_if_ins.w_rx_data[6]
.sym 15635 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15637 w_ioc[4]
.sym 15638 i_button_SB_LUT4_I3_I2[2]
.sym 15642 w_cs[2]
.sym 15643 spi_if_ins.w_rx_data[5]
.sym 15646 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15649 w_ioc[1]
.sym 15654 w_fetch
.sym 15659 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 15662 w_ioc[2]
.sym 15663 w_ioc[3]
.sym 15664 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15667 spi_if_ins.w_rx_data[6]
.sym 15669 spi_if_ins.w_rx_data[5]
.sym 15672 spi_if_ins.w_rx_data[5]
.sym 15674 spi_if_ins.w_rx_data[6]
.sym 15678 w_cs[2]
.sym 15679 w_fetch
.sym 15680 w_ioc[1]
.sym 15681 i_button_SB_LUT4_I3_I2[2]
.sym 15685 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15686 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 15690 w_ioc[2]
.sym 15692 w_ioc[4]
.sym 15693 w_ioc[3]
.sym 15696 spi_if_ins.w_rx_data[6]
.sym 15698 spi_if_ins.w_rx_data[5]
.sym 15703 spi_if_ins.w_rx_data[6]
.sym 15705 spi_if_ins.w_rx_data[5]
.sym 15708 w_ioc[3]
.sym 15709 w_ioc[4]
.sym 15711 w_ioc[2]
.sym 15712 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15713 r_counter[0]_$glb_clk
.sym 15714 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15715 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15716 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15717 w_tx_data_io[7]
.sym 15718 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 15719 i_button_SB_LUT4_I3_O[1]
.sym 15720 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 15721 i_button_SB_LUT4_I3_I2[1]
.sym 15722 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15727 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15738 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 15740 i_button$SB_IO_IN
.sym 15741 spi_if_ins.r_tx_byte[7]
.sym 15742 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 15748 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15749 w_ioc[0]
.sym 15750 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15756 r_tx_data[7]
.sym 15757 r_tx_data[1]
.sym 15761 w_cs[1]
.sym 15762 w_cs[3]
.sym 15763 r_tx_data[6]
.sym 15765 w_cs[2]
.sym 15766 r_tx_data[3]
.sym 15767 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15769 r_tx_data[5]
.sym 15773 w_cs[0]
.sym 15789 w_cs[3]
.sym 15790 w_cs[0]
.sym 15791 w_cs[2]
.sym 15792 w_cs[1]
.sym 15795 r_tx_data[6]
.sym 15802 r_tx_data[1]
.sym 15808 r_tx_data[5]
.sym 15816 r_tx_data[3]
.sym 15820 r_tx_data[7]
.sym 15825 w_cs[2]
.sym 15826 w_cs[0]
.sym 15827 w_cs[3]
.sym 15828 w_cs[1]
.sym 15831 w_cs[0]
.sym 15832 w_cs[3]
.sym 15833 w_cs[1]
.sym 15834 w_cs[2]
.sym 15835 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15836 r_counter[0]_$glb_clk
.sym 15838 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15839 r_tx_data[0]
.sym 15840 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 15841 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 15843 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 15851 i_button_SB_LUT4_I3_I2[1]
.sym 15852 spi_if_ins.r_tx_byte[7]
.sym 15854 w_rx_data[5]
.sym 15855 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15857 $PACKER_VCC_NET
.sym 15865 w_rx_data[4]
.sym 15870 i_button_SB_LUT4_I3_I2[1]
.sym 15872 w_tx_data_sys[0]
.sym 15879 w_tx_data_smi[3]
.sym 15881 w_tx_data_smi[0]
.sym 15882 w_cs[0]
.sym 15883 w_fetch
.sym 15886 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15887 w_tx_data_io[0]
.sym 15889 w_tx_data_io[7]
.sym 15890 w_cs[1]
.sym 15891 w_tx_data_io[3]
.sym 15892 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15893 w_tx_data_smi[1]
.sym 15894 w_tx_data_io[1]
.sym 15895 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15896 i_button_SB_LUT4_I3_I2[2]
.sym 15897 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 15902 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15905 w_load
.sym 15906 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15910 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15913 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15914 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15915 w_tx_data_io[7]
.sym 15918 w_tx_data_smi[1]
.sym 15919 w_tx_data_io[1]
.sym 15920 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15921 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15924 w_tx_data_smi[3]
.sym 15925 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15926 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15927 w_tx_data_io[3]
.sym 15930 w_load
.sym 15931 w_cs[1]
.sym 15933 w_fetch
.sym 15936 w_fetch
.sym 15937 w_cs[0]
.sym 15938 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 15939 w_load
.sym 15942 i_button_SB_LUT4_I3_I2[2]
.sym 15943 w_cs[1]
.sym 15945 w_fetch
.sym 15948 w_tx_data_smi[0]
.sym 15949 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15950 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15951 w_tx_data_io[0]
.sym 15955 w_fetch
.sym 15956 w_cs[0]
.sym 15957 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15958 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15959 i_glob_clock$SB_IO_IN_$glb_clk
.sym 15960 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15961 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 15962 spi_if_ins.r_tx_byte[0]
.sym 15963 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 15964 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 15965 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 15966 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 15967 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 15968 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 15980 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15981 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 15982 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15983 w_tx_data_io[0]
.sym 15985 w_rx_data[2]
.sym 15987 w_rx_data[0]
.sym 15988 i_button_SB_LUT4_I3_I2[0]
.sym 15989 w_rx_data[1]
.sym 15992 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15993 w_rx_data[3]
.sym 15996 w_rx_data[4]
.sym 16004 w_rx_data[3]
.sym 16013 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 16015 w_rx_data[1]
.sym 16016 w_rx_data[2]
.sym 16020 w_rx_data[0]
.sym 16025 w_rx_data[4]
.sym 16029 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16035 w_rx_data[0]
.sym 16042 w_rx_data[3]
.sym 16050 w_rx_data[4]
.sym 16053 w_rx_data[2]
.sym 16061 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 16073 w_rx_data[1]
.sym 16081 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16082 r_counter[0]_$glb_clk
.sym 16084 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16085 io_ctrl_ins.debug_mode[0]
.sym 16086 io_ctrl_ins.debug_mode[1]
.sym 16087 io_ctrl_ins.rf_mode[2]
.sym 16088 io_ctrl_ins.rf_mode[0]
.sym 16090 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16091 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16096 io_ctrl_ins.o_pmod[0]
.sym 16102 io_ctrl_ins.o_pmod[4]
.sym 16110 io_ctrl_ins.pmod_dir_state[3]
.sym 16115 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16143 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 16152 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16191 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16204 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 16205 r_counter[0]_$glb_clk
.sym 16209 io_ctrl_ins.pmod_dir_state[2]
.sym 16210 io_ctrl_ins.pmod_dir_state[1]
.sym 16211 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 16214 io_ctrl_ins.pmod_dir_state[3]
.sym 16219 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16220 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16222 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16224 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16236 i_button$SB_IO_IN
.sym 16349 w_rx_data[0]
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16497 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16517 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16523 i_config[3]$SB_IO_IN
.sym 16585 i_smi_soe_se$SB_IO_IN
.sym 16599 rx_09_fifo.wr_addr_gray_rd[0]
.sym 16618 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16643 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16673 rx_09_fifo.wr_addr_gray_rd[0]
.sym 16675 r_counter[0]_$glb_clk
.sym 16683 sys_ctrl_ins.reset_count[2]
.sym 16684 sys_ctrl_ins.reset_count[3]
.sym 16685 sys_ctrl_ins.reset_count[0]
.sym 16686 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16687 sys_ctrl_ins.reset_count[1]
.sym 16688 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16693 $PACKER_VCC_NET
.sym 16701 $PACKER_VCC_NET
.sym 16736 i_ss$SB_IO_IN
.sym 16737 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 16741 sys_ctrl_ins.reset_cmd
.sym 16744 sys_ctrl_ins.reset_cmd
.sym 16760 rx_09_fifo.wr_addr_gray_rd[4]
.sym 16762 rx_09_fifo.wr_addr[7]
.sym 16767 rx_09_fifo.wr_addr_gray_rd[5]
.sym 16770 rx_09_fifo.wr_addr_gray_rd[1]
.sym 16771 rx_09_fifo.wr_addr_gray_rd[2]
.sym 16777 rx_09_fifo.wr_addr_gray[0]
.sym 16783 rx_09_fifo.wr_addr_gray_rd[7]
.sym 16793 rx_09_fifo.wr_addr_gray_rd[4]
.sym 16800 rx_09_fifo.wr_addr[7]
.sym 16803 rx_09_fifo.wr_addr_gray_rd[2]
.sym 16812 rx_09_fifo.wr_addr_gray_rd[7]
.sym 16818 rx_09_fifo.wr_addr_gray[0]
.sym 16824 rx_09_fifo.wr_addr_gray_rd[5]
.sym 16830 rx_09_fifo.wr_addr_gray_rd[1]
.sym 16838 r_counter[0]_$glb_clk
.sym 16840 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 16842 spi_if_ins.spi.SCKr[0]
.sym 16844 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 16846 i_ss_SB_LUT4_I3_O
.sym 16850 spi_if_ins.r_tx_byte[0]
.sym 16865 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 16873 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 16881 rx_09_fifo.wr_addr_gray[4]
.sym 16883 rx_09_fifo.wr_addr_gray[6]
.sym 16884 rx_09_fifo.wr_addr_gray[5]
.sym 16886 rx_09_fifo.wr_addr_gray[3]
.sym 16894 rx_09_fifo.wr_addr_gray[1]
.sym 16896 rx_09_fifo.wr_addr_gray[2]
.sym 16905 rx_09_fifo.wr_addr_gray_rd[3]
.sym 16911 rx_09_fifo.wr_addr_gray_rd[6]
.sym 16917 rx_09_fifo.wr_addr_gray[3]
.sym 16922 rx_09_fifo.wr_addr_gray[5]
.sym 16928 rx_09_fifo.wr_addr_gray[4]
.sym 16934 rx_09_fifo.wr_addr_gray_rd[6]
.sym 16938 rx_09_fifo.wr_addr_gray[1]
.sym 16947 rx_09_fifo.wr_addr_gray[2]
.sym 16952 rx_09_fifo.wr_addr_gray[6]
.sym 16958 rx_09_fifo.wr_addr_gray_rd[3]
.sym 16961 r_counter[0]_$glb_clk
.sym 16964 i_button_SB_LUT4_I3_I2[2]
.sym 16966 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 16975 i_sck$SB_IO_IN
.sym 16980 $PACKER_VCC_NET
.sym 16982 io_pmod[5]$SB_IO_OUT
.sym 16985 io_pmod[6]$SB_IO_OUT
.sym 16986 $PACKER_VCC_NET
.sym 16991 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 16992 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16998 i_button_SB_LUT4_I3_I2[2]
.sym 17004 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 17015 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 17021 i_button_SB_LUT4_I3_I2[2]
.sym 17025 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 17028 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 17032 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 17033 io_pmod[1]$SB_IO_OUT
.sym 17035 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 17050 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 17055 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 17068 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 17075 io_pmod[1]$SB_IO_OUT
.sym 17076 i_button_SB_LUT4_I3_I2[2]
.sym 17079 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 17082 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 17083 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 17084 lvds_clock_buf
.sym 17085 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 17088 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17089 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17090 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17091 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17092 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17093 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17099 $PACKER_VCC_NET
.sym 17102 $PACKER_VCC_NET
.sym 17105 $PACKER_GND_NET
.sym 17107 i_button_SB_LUT4_I3_I2[2]
.sym 17108 $PACKER_VCC_NET
.sym 17109 i_ss$SB_IO_IN
.sym 17116 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17127 spi_if_ins.r_tx_byte[7]
.sym 17129 spi_if_ins.spi.r_tx_byte[3]
.sym 17131 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17133 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17136 spi_if_ins.spi.r_tx_byte[6]
.sym 17138 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17141 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17142 spi_if_ins.spi.r_tx_byte[2]
.sym 17145 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17146 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17147 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17148 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17150 spi_if_ins.r_tx_byte[6]
.sym 17151 spi_if_ins.spi.r_tx_byte[7]
.sym 17153 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17157 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17158 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17160 spi_if_ins.r_tx_byte[7]
.sym 17166 spi_if_ins.r_tx_byte[6]
.sym 17172 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17173 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17174 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17175 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17179 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17180 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17181 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17190 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17191 spi_if_ins.spi.r_tx_byte[6]
.sym 17192 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17193 spi_if_ins.spi.r_tx_byte[2]
.sym 17196 spi_if_ins.spi.r_tx_byte[3]
.sym 17197 spi_if_ins.spi.r_tx_byte[7]
.sym 17198 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17199 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17206 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17207 r_counter[0]_$glb_clk
.sym 17208 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17211 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17213 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17214 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17215 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17216 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17225 $PACKER_VCC_NET
.sym 17227 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17230 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 17231 spi_if_ins.r_tx_byte[7]
.sym 17233 sys_ctrl_ins.reset_cmd
.sym 17234 spi_if_ins.w_rx_data[1]
.sym 17242 i_ss$SB_IO_IN
.sym 17250 spi_if_ins.spi.r_tx_byte[5]
.sym 17253 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17254 spi_if_ins.r_tx_byte[1]
.sym 17255 spi_if_ins.r_tx_byte[3]
.sym 17258 spi_if_ins.r_tx_byte[2]
.sym 17259 spi_if_ins.spi.r_tx_byte[1]
.sym 17260 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17261 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17262 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17263 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17265 spi_if_ins.r_tx_byte[4]
.sym 17275 spi_if_ins.r_tx_byte[0]
.sym 17277 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17279 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17280 spi_if_ins.r_tx_byte[5]
.sym 17286 spi_if_ins.r_tx_byte[5]
.sym 17292 spi_if_ins.r_tx_byte[1]
.sym 17298 spi_if_ins.r_tx_byte[3]
.sym 17302 spi_if_ins.r_tx_byte[4]
.sym 17307 spi_if_ins.spi.r_tx_byte[1]
.sym 17308 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17309 spi_if_ins.spi.r_tx_byte[5]
.sym 17310 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17314 spi_if_ins.r_tx_byte[0]
.sym 17319 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17320 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17321 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17322 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17325 spi_if_ins.r_tx_byte[2]
.sym 17329 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17330 r_counter[0]_$glb_clk
.sym 17331 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17334 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17344 i_ss$SB_IO_IN
.sym 17345 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17347 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 17354 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17375 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17377 i_ss$SB_IO_IN
.sym 17384 spi_if_ins.spi.r_rx_byte[1]
.sym 17395 spi_if_ins.r_tx_data_valid
.sym 17425 spi_if_ins.r_tx_data_valid
.sym 17427 i_ss$SB_IO_IN
.sym 17442 spi_if_ins.spi.r_rx_byte[1]
.sym 17452 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17453 r_counter[0]_$glb_clk
.sym 17455 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17456 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17457 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17458 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17459 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17461 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17462 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17466 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 17467 $PACKER_VCC_NET
.sym 17474 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17475 $PACKER_VCC_NET
.sym 17480 spi_if_ins.w_rx_data[4]
.sym 17482 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17498 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17508 i_mosi$SB_IO_IN
.sym 17513 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17515 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17516 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17519 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17520 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17522 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17526 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17532 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17537 i_mosi$SB_IO_IN
.sym 17542 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17547 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17555 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17559 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17566 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17573 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17575 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17576 i_sck$SB_IO_IN_$glb_clk
.sym 17588 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17593 $PACKER_VCC_NET
.sym 17597 $PACKER_VCC_NET
.sym 17599 $PACKER_GND_NET
.sym 17602 spi_if_ins.w_rx_data[2]
.sym 17611 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17612 spi_if_ins.w_rx_data[6]
.sym 17620 spi_if_ins.spi.r_rx_byte[0]
.sym 17623 spi_if_ins.spi.r_rx_byte[3]
.sym 17624 spi_if_ins.spi.r_rx_byte[5]
.sym 17627 spi_if_ins.spi.r_rx_byte[6]
.sym 17629 spi_if_ins.spi.r_rx_byte[2]
.sym 17633 spi_if_ins.spi.r_rx_byte[4]
.sym 17634 spi_if_ins.spi.r_rx_byte[7]
.sym 17646 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17652 spi_if_ins.spi.r_rx_byte[3]
.sym 17658 spi_if_ins.spi.r_rx_byte[6]
.sym 17667 spi_if_ins.spi.r_rx_byte[5]
.sym 17673 spi_if_ins.spi.r_rx_byte[7]
.sym 17679 spi_if_ins.spi.r_rx_byte[2]
.sym 17684 spi_if_ins.spi.r_rx_byte[0]
.sym 17689 spi_if_ins.spi.r_rx_byte[4]
.sym 17698 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17699 r_counter[0]_$glb_clk
.sym 17702 io_ctrl_ins.pmod_dir_state[5]
.sym 17703 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17704 io_ctrl_ins.pmod_dir_state[6]
.sym 17706 io_ctrl_ins.pmod_dir_state[7]
.sym 17708 io_ctrl_ins.pmod_dir_state[4]
.sym 17726 spi_if_ins.w_rx_data[5]
.sym 17727 i_button_SB_LUT4_I3_I2[2]
.sym 17728 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17731 w_ioc[0]
.sym 17734 spi_if_ins.w_rx_data[1]
.sym 17736 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 17742 w_ioc[1]
.sym 17743 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17746 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 17749 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 17750 spi_if_ins.w_rx_data[3]
.sym 17751 spi_if_ins.w_rx_data[1]
.sym 17754 spi_if_ins.w_rx_data[2]
.sym 17755 spi_if_ins.w_rx_data[0]
.sym 17760 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17762 w_rx_data[7]
.sym 17775 spi_if_ins.w_rx_data[1]
.sym 17784 w_rx_data[7]
.sym 17787 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 17789 w_ioc[1]
.sym 17790 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 17793 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17807 spi_if_ins.w_rx_data[2]
.sym 17812 spi_if_ins.w_rx_data[3]
.sym 17820 spi_if_ins.w_rx_data[0]
.sym 17821 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17822 r_counter[0]_$glb_clk
.sym 17824 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 17825 w_rx_data[2]
.sym 17826 w_rx_data[6]
.sym 17827 w_rx_data[1]
.sym 17829 w_rx_data[5]
.sym 17831 w_rx_data[3]
.sym 17840 w_rx_data[4]
.sym 17849 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17850 o_ldo_2v8_en$SB_IO_OUT
.sym 17852 i_button_SB_LUT4_I3_I2[1]
.sym 17854 w_rx_data[0]
.sym 17855 w_rx_data[4]
.sym 17858 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17859 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17865 w_ioc[1]
.sym 17867 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17869 i_button_SB_LUT4_I3_O[1]
.sym 17870 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 17872 i_button_SB_LUT4_I3_O[0]
.sym 17873 w_ioc[1]
.sym 17876 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 17878 io_ctrl_ins.pmod_dir_state[7]
.sym 17880 w_ioc[0]
.sym 17881 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17885 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17886 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 17888 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 17889 i_button$SB_IO_IN
.sym 17893 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 17894 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17895 i_button_SB_LUT4_I3_I2[1]
.sym 17896 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 17898 w_ioc[0]
.sym 17899 w_ioc[1]
.sym 17900 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 17904 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 17907 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17910 i_button_SB_LUT4_I3_O[1]
.sym 17911 i_button_SB_LUT4_I3_O[0]
.sym 17916 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 17918 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 17919 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17922 io_ctrl_ins.pmod_dir_state[7]
.sym 17923 i_button$SB_IO_IN
.sym 17924 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17925 i_button_SB_LUT4_I3_I2[1]
.sym 17928 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 17929 w_ioc[1]
.sym 17934 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 17936 w_ioc[0]
.sym 17937 w_ioc[1]
.sym 17940 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 17941 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 17942 w_ioc[1]
.sym 17943 w_ioc[0]
.sym 17944 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17945 r_counter[0]_$glb_clk
.sym 17946 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17947 w_tx_data_io[0]
.sym 17948 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 17949 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17950 w_tx_data_io[4]
.sym 17951 w_tx_data_io[1]
.sym 17952 w_tx_data_io[2]
.sym 17953 w_tx_data_io[3]
.sym 17954 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 17959 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17961 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17962 w_rx_data[1]
.sym 17963 spi_if_ins.w_rx_data[3]
.sym 17964 w_rx_data[3]
.sym 17968 w_rx_data[2]
.sym 17970 w_rx_data[6]
.sym 17971 i_button_SB_LUT4_I3_I2[2]
.sym 17973 w_rx_data[1]
.sym 17977 io_ctrl_ins.rf_mode[2]
.sym 17978 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17981 w_rx_data[3]
.sym 17988 w_ioc[1]
.sym 17990 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17991 i_button_SB_LUT4_I3_I2[0]
.sym 17993 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17994 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 17995 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 17999 i_button_SB_LUT4_I3_I2[2]
.sym 18001 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 18003 w_ioc[0]
.sym 18011 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 18012 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 18014 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 18015 w_tx_data_sys[0]
.sym 18021 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 18024 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 18027 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 18028 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 18029 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 18030 w_tx_data_sys[0]
.sym 18033 w_ioc[0]
.sym 18034 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18039 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18040 w_ioc[1]
.sym 18042 w_ioc[0]
.sym 18053 i_button_SB_LUT4_I3_I2[0]
.sym 18054 i_button_SB_LUT4_I3_I2[2]
.sym 18067 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 18068 i_glob_clock$SB_IO_IN_$glb_clk
.sym 18070 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 18071 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 18072 io_ctrl_ins.rf_pin_state[4]
.sym 18073 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 18074 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18075 io_ctrl_ins.rf_pin_state[3]
.sym 18076 io_ctrl_ins.rf_pin_state[2]
.sym 18077 io_ctrl_ins.rf_pin_state[0]
.sym 18082 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18089 $PACKER_VCC_NET
.sym 18093 i_button_SB_LUT4_I3_O[0]
.sym 18099 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18102 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 18104 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18105 o_led0$SB_IO_OUT
.sym 18112 r_tx_data[0]
.sym 18113 io_ctrl_ins.debug_mode[1]
.sym 18114 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 18115 io_ctrl_ins.rf_mode[0]
.sym 18117 io_ctrl_ins.o_pmod[1]
.sym 18119 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18120 io_ctrl_ins.o_pmod[3]
.sym 18121 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18122 io_ctrl_ins.o_pmod[2]
.sym 18124 w_ioc[0]
.sym 18126 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18129 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 18130 o_shdn_rx_lna$SB_IO_OUT
.sym 18131 i_button_SB_LUT4_I3_I2[2]
.sym 18133 io_ctrl_ins.pmod_dir_state[3]
.sym 18134 o_shdn_tx_lna$SB_IO_OUT
.sym 18137 o_tr_vc2$SB_IO_OUT
.sym 18138 i_button_SB_LUT4_I3_I2[0]
.sym 18140 io_ctrl_ins.pmod_dir_state[2]
.sym 18142 io_ctrl_ins.pmod_dir_state[1]
.sym 18144 io_ctrl_ins.pmod_dir_state[3]
.sym 18145 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18146 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18147 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 18150 r_tx_data[0]
.sym 18156 w_ioc[0]
.sym 18157 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18158 io_ctrl_ins.o_pmod[3]
.sym 18159 o_tr_vc2$SB_IO_OUT
.sym 18162 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18163 w_ioc[0]
.sym 18164 o_shdn_tx_lna$SB_IO_OUT
.sym 18165 io_ctrl_ins.o_pmod[2]
.sym 18168 io_ctrl_ins.debug_mode[1]
.sym 18169 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 18170 io_ctrl_ins.pmod_dir_state[1]
.sym 18171 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18174 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18175 io_ctrl_ins.o_pmod[1]
.sym 18176 o_shdn_rx_lna$SB_IO_OUT
.sym 18177 w_ioc[0]
.sym 18180 i_button_SB_LUT4_I3_I2[0]
.sym 18181 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 18182 i_button_SB_LUT4_I3_I2[2]
.sym 18186 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 18187 io_ctrl_ins.pmod_dir_state[2]
.sym 18188 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18189 io_ctrl_ins.rf_mode[0]
.sym 18190 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 18191 r_counter[0]_$glb_clk
.sym 18193 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18194 o_tr_vc1_b$SB_IO_OUT
.sym 18195 o_tr_vc2$SB_IO_OUT
.sym 18196 o_shdn_rx_lna$SB_IO_OUT
.sym 18197 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18198 io_ctrl_ins.mixer_en_state
.sym 18199 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18200 o_shdn_tx_lna$SB_IO_OUT
.sym 18208 w_ioc[0]
.sym 18212 w_ioc[0]
.sym 18215 $PACKER_VCC_NET
.sym 18217 o_led1$SB_IO_OUT
.sym 18226 io_ctrl_ins.pmod_dir_state[2]
.sym 18228 io_ctrl_ins.pmod_dir_state[1]
.sym 18235 i_button_SB_LUT4_I3_I2[1]
.sym 18237 io_ctrl_ins.rf_mode[2]
.sym 18240 w_rx_data[0]
.sym 18241 i_button_SB_LUT4_I3_I2[0]
.sym 18243 i_button_SB_LUT4_I3_I2[2]
.sym 18245 w_rx_data[1]
.sym 18246 w_rx_data[2]
.sym 18249 w_rx_data[4]
.sym 18253 w_rx_data[3]
.sym 18254 io_ctrl_ins.rf_mode[0]
.sym 18261 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 18268 i_button_SB_LUT4_I3_I2[1]
.sym 18269 i_button_SB_LUT4_I3_I2[2]
.sym 18270 i_button_SB_LUT4_I3_I2[0]
.sym 18274 w_rx_data[0]
.sym 18279 w_rx_data[1]
.sym 18286 w_rx_data[4]
.sym 18294 w_rx_data[2]
.sym 18303 io_ctrl_ins.rf_mode[0]
.sym 18304 io_ctrl_ins.rf_mode[2]
.sym 18309 w_rx_data[3]
.sym 18313 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 18314 r_counter[0]_$glb_clk
.sym 18315 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 18320 o_ldo_2v8_en$SB_IO_OUT
.sym 18321 o_led0$SB_IO_OUT
.sym 18322 o_led1$SB_IO_OUT
.sym 18329 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18331 o_shdn_rx_lna$SB_IO_OUT
.sym 18341 o_ldo_2v8_en$SB_IO_OUT
.sym 18357 w_rx_data[0]
.sym 18358 w_rx_data[2]
.sym 18362 w_rx_data[1]
.sym 18366 w_rx_data[3]
.sym 18375 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18403 w_rx_data[2]
.sym 18410 w_rx_data[1]
.sym 18416 w_rx_data[0]
.sym 18433 w_rx_data[3]
.sym 18436 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18437 r_counter[0]_$glb_clk
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18651 io_smi_data[4]$SB_IO_OUT
.sym 18677 i_ss_SB_LUT4_I3_O
.sym 18693 i_sck$SB_IO_IN
.sym 18695 i_ss$SB_IO_IN
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18799 i_button_SB_LUT4_I3_I2[2]
.sym 18821 i_smi_soe_se$SB_IO_IN
.sym 18844 i_ss_SB_LUT4_I3_O
.sym 18859 i_smi_soe_se$SB_IO_IN
.sym 18868 sys_ctrl_ins.reset_count[2]
.sym 18877 sys_ctrl_ins.reset_count[3]
.sym 18878 sys_ctrl_ins.reset_count[0]
.sym 18879 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18884 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 18886 sys_ctrl_ins.reset_cmd
.sym 18887 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18891 sys_ctrl_ins.reset_cmd
.sym 18896 sys_ctrl_ins.reset_count[1]
.sym 18898 $nextpnr_ICESTORM_LC_17$O
.sym 18900 sys_ctrl_ins.reset_count[0]
.sym 18904 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18907 sys_ctrl_ins.reset_count[1]
.sym 18910 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18911 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18913 sys_ctrl_ins.reset_count[2]
.sym 18914 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18918 sys_ctrl_ins.reset_count[3]
.sym 18919 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18920 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18924 sys_ctrl_ins.reset_count[0]
.sym 18929 sys_ctrl_ins.reset_count[0]
.sym 18930 sys_ctrl_ins.reset_count[3]
.sym 18931 sys_ctrl_ins.reset_count[1]
.sym 18932 sys_ctrl_ins.reset_count[2]
.sym 18935 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18936 sys_ctrl_ins.reset_count[1]
.sym 18938 sys_ctrl_ins.reset_count[0]
.sym 18941 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18942 sys_ctrl_ins.reset_cmd
.sym 18945 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 18946 r_counter[0]_$glb_clk
.sym 18947 sys_ctrl_ins.reset_cmd
.sym 18962 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18974 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 18991 spi_if_ins.spi.SCKr[0]
.sym 18994 i_sck$SB_IO_IN
.sym 19001 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19002 i_ss$SB_IO_IN
.sym 19023 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19035 i_sck$SB_IO_IN
.sym 19048 spi_if_ins.spi.SCKr[0]
.sym 19060 i_ss$SB_IO_IN
.sym 19069 r_counter[0]_$glb_clk
.sym 19091 io_smi_data[5]$SB_IO_OUT
.sym 19105 i_button_SB_LUT4_I3_I2[2]
.sym 19112 $PACKER_GND_NET
.sym 19123 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 19132 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19139 sys_ctrl_ins.reset_cmd
.sym 19152 $PACKER_GND_NET
.sym 19164 sys_ctrl_ins.reset_cmd
.sym 19191 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 19192 r_counter[0]_$glb_clk
.sym 19193 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19235 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19243 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19245 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19246 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19250 $PACKER_VCC_NET
.sym 19258 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19262 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19264 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19266 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19267 $nextpnr_ICESTORM_LC_16$O
.sym 19270 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19273 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19275 $PACKER_VCC_NET
.sym 19276 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19281 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19282 $PACKER_VCC_NET
.sym 19283 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19289 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19292 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19293 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19294 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19295 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19301 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19304 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19306 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19307 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19311 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19312 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19313 $PACKER_VCC_NET
.sym 19314 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19315 r_counter[0]_$glb_clk
.sym 19316 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19328 i_config[1]$SB_IO_IN
.sym 19370 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19371 i_ss$SB_IO_IN
.sym 19384 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19389 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19390 $nextpnr_ICESTORM_LC_15$O
.sym 19392 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19396 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19398 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19404 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19406 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19416 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19421 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19423 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19424 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19427 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19428 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19430 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19434 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19435 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19438 i_sck$SB_IO_IN_$glb_clk
.sym 19439 i_ss$SB_IO_IN
.sym 19454 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19460 io_pmod[7]$SB_IO_OUT
.sym 19487 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19494 i_ss$SB_IO_IN
.sym 19526 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19528 i_ss$SB_IO_IN
.sym 19574 i_config[2]$SB_IO_IN
.sym 19593 i_button_SB_LUT4_I3_I2[2]
.sym 19604 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19606 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19608 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19611 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19618 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19621 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19629 i_mosi$SB_IO_IN
.sym 19631 i_ss_SB_LUT4_I3_O
.sym 19639 i_mosi$SB_IO_IN
.sym 19643 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19649 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19655 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19661 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19673 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19679 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19683 i_ss_SB_LUT4_I3_O
.sym 19684 i_sck$SB_IO_IN_$glb_clk
.sym 19696 w_rx_data[2]
.sym 19698 io_pmod[1]$SB_IO_OUT
.sym 19710 $PACKER_VCC_NET
.sym 19718 io_pmod[3]$SB_IO_OUT
.sym 19721 io_ctrl_ins.pmod_dir_state[6]
.sym 19839 io_ctrl_ins.pmod_dir_state[4]
.sym 19841 w_tx_data_io[1]
.sym 19842 w_rx_data[6]
.sym 19852 w_rx_data[6]
.sym 19859 w_rx_data[7]
.sym 19861 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 19863 w_rx_data[5]
.sym 19865 w_rx_data[4]
.sym 19873 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 19892 w_rx_data[5]
.sym 19896 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 19904 w_rx_data[6]
.sym 19916 w_rx_data[7]
.sym 19926 w_rx_data[4]
.sym 19929 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 19930 r_counter[0]_$glb_clk
.sym 19942 w_rx_data[1]
.sym 19958 w_rx_data[5]
.sym 19962 w_rx_data[3]
.sym 19966 w_rx_data[2]
.sym 19974 spi_if_ins.w_rx_data[2]
.sym 19978 spi_if_ins.w_rx_data[5]
.sym 19981 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 19982 io_ctrl_ins.pmod_dir_state[5]
.sym 19984 spi_if_ins.w_rx_data[6]
.sym 19986 spi_if_ins.w_rx_data[1]
.sym 19987 i_button_SB_LUT4_I3_I2[1]
.sym 19988 spi_if_ins.w_rx_data[3]
.sym 19989 i_config[2]$SB_IO_IN
.sym 20000 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20006 i_config[2]$SB_IO_IN
.sym 20007 i_button_SB_LUT4_I3_I2[1]
.sym 20008 io_ctrl_ins.pmod_dir_state[5]
.sym 20009 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20014 spi_if_ins.w_rx_data[2]
.sym 20018 spi_if_ins.w_rx_data[6]
.sym 20025 spi_if_ins.w_rx_data[1]
.sym 20036 spi_if_ins.w_rx_data[5]
.sym 20051 spi_if_ins.w_rx_data[3]
.sym 20052 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20053 r_counter[0]_$glb_clk
.sym 20067 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 20075 w_tx_data_io[5]
.sym 20080 i_config[0]$SB_IO_IN
.sym 20082 w_rx_data[1]
.sym 20090 w_rx_data[3]
.sym 20096 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 20097 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20098 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 20099 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 20100 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20101 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 20102 o_ldo_2v8_en$SB_IO_OUT
.sym 20103 w_ioc[0]
.sym 20104 i_config[0]$SB_IO_IN
.sym 20105 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 20107 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20109 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 20110 o_led1$SB_IO_OUT
.sym 20111 io_ctrl_ins.pmod_dir_state[4]
.sym 20112 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20114 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20115 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 20116 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 20117 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 20118 i_button_SB_LUT4_I3_I2[1]
.sym 20119 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 20120 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20123 i_config[1]$SB_IO_IN
.sym 20124 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 20125 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 20126 i_button_SB_LUT4_I3_I2[1]
.sym 20127 io_ctrl_ins.rf_mode[2]
.sym 20129 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 20130 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20131 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 20132 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 20135 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 20136 i_config[1]$SB_IO_IN
.sym 20137 i_button_SB_LUT4_I3_I2[1]
.sym 20138 io_ctrl_ins.rf_mode[2]
.sym 20142 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 20144 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 20147 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20148 io_ctrl_ins.pmod_dir_state[4]
.sym 20149 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20150 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20153 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 20154 i_button_SB_LUT4_I3_I2[1]
.sym 20155 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 20156 o_led1$SB_IO_OUT
.sym 20159 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 20160 o_ldo_2v8_en$SB_IO_OUT
.sym 20161 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 20162 i_button_SB_LUT4_I3_I2[1]
.sym 20165 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20166 i_config[0]$SB_IO_IN
.sym 20167 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20168 i_button_SB_LUT4_I3_I2[1]
.sym 20171 w_ioc[0]
.sym 20172 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 20173 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 20175 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 20176 r_counter[0]_$glb_clk
.sym 20177 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20196 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20198 o_led1$SB_IO_OUT
.sym 20199 w_ioc[0]
.sym 20209 o_tr_vc1_b$SB_IO_OUT
.sym 20222 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 20224 io_ctrl_ins.mixer_en_state
.sym 20225 w_ioc[0]
.sym 20228 o_tr_vc1_b$SB_IO_OUT
.sym 20232 i_button_SB_LUT4_I3_I2[1]
.sym 20233 w_rx_data[4]
.sym 20234 w_rx_data[0]
.sym 20235 io_ctrl_ins.o_pmod[0]
.sym 20236 io_ctrl_ins.debug_mode[0]
.sym 20237 o_led0$SB_IO_OUT
.sym 20238 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 20242 w_rx_data[1]
.sym 20246 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20247 io_ctrl_ins.o_pmod[4]
.sym 20249 w_rx_data[2]
.sym 20250 w_rx_data[3]
.sym 20252 i_button_SB_LUT4_I3_I2[1]
.sym 20253 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 20254 o_led0$SB_IO_OUT
.sym 20255 io_ctrl_ins.debug_mode[0]
.sym 20258 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 20259 io_ctrl_ins.o_pmod[0]
.sym 20260 io_ctrl_ins.mixer_en_state
.sym 20261 w_ioc[0]
.sym 20267 w_rx_data[4]
.sym 20270 io_ctrl_ins.o_pmod[4]
.sym 20271 o_tr_vc1_b$SB_IO_OUT
.sym 20272 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 20273 w_ioc[0]
.sym 20279 w_rx_data[1]
.sym 20285 w_rx_data[3]
.sym 20289 w_rx_data[2]
.sym 20295 w_rx_data[0]
.sym 20298 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20299 r_counter[0]_$glb_clk
.sym 20344 io_ctrl_ins.rf_pin_state[4]
.sym 20345 io_ctrl_ins.rf_mode[2]
.sym 20346 io_ctrl_ins.rf_mode[0]
.sym 20348 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20349 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20351 io_ctrl_ins.debug_mode[0]
.sym 20352 io_ctrl_ins.debug_mode[1]
.sym 20353 io_ctrl_ins.rf_mode[2]
.sym 20354 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20355 io_ctrl_ins.rf_pin_state[3]
.sym 20356 io_ctrl_ins.rf_pin_state[2]
.sym 20357 io_ctrl_ins.rf_pin_state[0]
.sym 20364 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20369 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20372 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20375 io_ctrl_ins.rf_mode[0]
.sym 20376 io_ctrl_ins.rf_mode[2]
.sym 20377 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20378 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20381 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20382 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20383 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20384 io_ctrl_ins.rf_pin_state[4]
.sym 20387 io_ctrl_ins.rf_pin_state[3]
.sym 20388 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20389 io_ctrl_ins.rf_mode[2]
.sym 20390 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20393 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20394 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20395 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20399 io_ctrl_ins.rf_mode[2]
.sym 20400 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20401 io_ctrl_ins.debug_mode[0]
.sym 20402 io_ctrl_ins.debug_mode[1]
.sym 20405 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20406 io_ctrl_ins.rf_pin_state[0]
.sym 20407 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20408 io_ctrl_ins.rf_mode[2]
.sym 20412 io_ctrl_ins.debug_mode[1]
.sym 20413 io_ctrl_ins.debug_mode[0]
.sym 20417 io_ctrl_ins.rf_pin_state[2]
.sym 20418 io_ctrl_ins.rf_mode[2]
.sym 20419 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20420 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20421 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20422 r_counter[0]_$glb_clk
.sym 20436 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20442 o_tr_vc2$SB_IO_OUT
.sym 20452 o_led1$SB_IO_OUT
.sym 20467 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20483 w_rx_data[2]
.sym 20486 w_rx_data[0]
.sym 20495 w_rx_data[1]
.sym 20522 w_rx_data[2]
.sym 20530 w_rx_data[0]
.sym 20535 w_rx_data[1]
.sym 20544 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20545 r_counter[0]_$glb_clk
.sym 20546 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 20561 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20578 o_led0$SB_IO_OUT
.sym 20579 i_config[0]$SB_IO_IN
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20757 io_smi_data[5]$SB_IO_OUT
.sym 20804 i_ss_SB_LUT4_I3_O
.sym 20805 io_smi_data[5]$SB_IO_OUT
.sym 20842 i_mosi$SB_IO_IN
.sym 20935 i_mosi$SB_IO_IN
.sym 20944 int_miso
.sym 21045 int_miso
.sym 21049 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 21191 int_miso
.sym 21246 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 21249 spi_if_ins.r_tx_byte[7]
.sym 21251 $PACKER_VCC_NET
.sym 21291 spi_if_ins.spi.r_rx_done
.sym 21353 i_mosi$SB_IO_IN
.sym 21394 spi_if_ins.spi.r3_rx_done
.sym 21396 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21399 spi_if_ins.spi.r2_rx_done
.sym 21499 $PACKER_GND_NET
.sym 21543 io_pmod[3]$SB_IO_OUT
.sym 21654 $PACKER_VCC_NET
.sym 21661 spi_if_ins.r_tx_byte[7]
.sym 21762 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21802 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 21804 w_tx_data_io[6]
.sym 21807 w_tx_data_io[5]
.sym 21862 i_config[3]$SB_IO_IN
.sym 21863 w_rx_data[7]
.sym 21902 io_ctrl_ins.o_pmod[6]
.sym 21904 io_ctrl_ins.o_pmod[7]
.sym 21905 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 21906 io_ctrl_ins.o_pmod[5]
.sym 21908 i_button_SB_LUT4_I3_O[0]
.sym 21909 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 21944 w_rx_24_fifo_empty
.sym 21950 io_ctrl_ins.pmod_dir_state[6]
.sym 21952 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 21954 $PACKER_VCC_NET
.sym 21955 io_pmod[3]$SB_IO_OUT
.sym 21959 o_rx_h_tx_l_b$SB_IO_OUT
.sym 21963 o_rx_h_tx_l$SB_IO_OUT
.sym 21964 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 22004 io_ctrl_ins.rf_pin_state[6]
.sym 22006 io_ctrl_ins.rf_pin_state[5]
.sym 22008 io_ctrl_ins.rf_pin_state[7]
.sym 22050 w_rx_data[6]
.sym 22058 o_tr_vc1$SB_IO_OUT
.sym 22061 w_rx_data[5]
.sym 22107 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22109 o_rx_h_tx_l$SB_IO_OUT
.sym 22112 o_tr_vc1$SB_IO_OUT
.sym 22153 w_rx_data[5]
.sym 22167 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 22251 o_tr_vc1$SB_IO_OUT
.sym 22262 i_config[3]$SB_IO_IN
.sym 22360 o_tr_vc1_b$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22509 o_led1$SB_IO_OUT
.sym 22515 o_led0$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 i_ss_SB_LUT4_I3_O
.sym 22532 i_ss_SB_LUT4_I3_O
.sym 22540 int_miso
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22707 i_ss$SB_IO_IN
.sym 22711 i_sck$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 22860 $PACKER_VCC_NET
.sym 22977 i_ss$SB_IO_IN
.sym 22980 i_ss$SB_IO_IN
.sym 23101 $PACKER_VCC_NET
.sym 23108 io_pmod[6]$SB_IO_OUT
.sym 23118 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23137 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23141 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23146 spi_if_ins.r_tx_byte[7]
.sym 23167 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23168 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23169 spi_if_ins.r_tx_byte[7]
.sym 23195 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23196 r_counter[0]_$glb_clk
.sym 23222 $PACKER_VCC_NET
.sym 23223 i_button_SB_LUT4_I3_I2[2]
.sym 23231 $PACKER_VCC_NET
.sym 23232 $PACKER_GND_NET
.sym 23252 i_ss$SB_IO_IN
.sym 23257 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23259 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 23279 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 23318 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23319 i_sck$SB_IO_IN_$glb_clk
.sym 23320 i_ss$SB_IO_IN
.sym 23354 $PACKER_VCC_NET
.sym 23369 spi_if_ins.spi.r2_rx_done
.sym 23371 spi_if_ins.spi.r_rx_done
.sym 23372 spi_if_ins.spi.r3_rx_done
.sym 23410 spi_if_ins.spi.r2_rx_done
.sym 23420 spi_if_ins.spi.r3_rx_done
.sym 23422 spi_if_ins.spi.r2_rx_done
.sym 23438 spi_if_ins.spi.r_rx_done
.sym 23442 r_counter[0]_$glb_clk
.sym 23574 r_counter[0]
.sym 23592 $PACKER_VCC_NET
.sym 23715 $PACKER_GND_NET
.sym 23718 $PACKER_VCC_NET
.sym 23723 i_button_SB_LUT4_I3_I2[2]
.sym 23813 $PACKER_VCC_NET
.sym 23820 io_pmod[2]$SB_IO_OUT
.sym 23846 $PACKER_VCC_NET
.sym 23855 io_ctrl_ins.pmod_dir_state[6]
.sym 23857 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 23861 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 23863 i_button_SB_LUT4_I3_I2[1]
.sym 23864 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 23865 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23871 i_config[3]$SB_IO_IN
.sym 23874 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 23878 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 23883 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 23899 i_button_SB_LUT4_I3_I2[1]
.sym 23900 io_ctrl_ins.pmod_dir_state[6]
.sym 23901 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 23902 i_config[3]$SB_IO_IN
.sym 23912 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 23914 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 23929 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 23931 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 23933 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23934 r_counter[0]_$glb_clk
.sym 23935 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 23949 i_button_SB_LUT4_I3_I2[1]
.sym 23955 $PACKER_VCC_NET
.sym 23977 io_ctrl_ins.o_pmod[6]
.sym 23982 w_rx_data[7]
.sym 23988 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23992 w_rx_data[6]
.sym 23995 io_ctrl_ins.o_pmod[7]
.sym 23997 o_tr_vc1$SB_IO_OUT
.sym 23999 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 24000 w_ioc[0]
.sym 24003 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24005 io_ctrl_ins.o_pmod[5]
.sym 24007 o_rx_h_tx_l$SB_IO_OUT
.sym 24008 w_rx_data[5]
.sym 24012 w_rx_data[6]
.sym 24025 w_rx_data[7]
.sym 24028 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24029 io_ctrl_ins.o_pmod[6]
.sym 24030 w_ioc[0]
.sym 24031 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 24036 w_rx_data[5]
.sym 24046 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 24047 o_rx_h_tx_l$SB_IO_OUT
.sym 24048 io_ctrl_ins.o_pmod[7]
.sym 24049 w_ioc[0]
.sym 24052 io_ctrl_ins.o_pmod[5]
.sym 24053 o_tr_vc1$SB_IO_OUT
.sym 24054 w_ioc[0]
.sym 24055 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 24056 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24057 r_counter[0]_$glb_clk
.sym 24085 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 24090 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24091 w_rx_data[6]
.sym 24100 w_rx_data[7]
.sym 24106 w_rx_data[5]
.sym 24117 w_rx_data[6]
.sym 24127 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24136 w_rx_data[6]
.sym 24145 w_rx_data[5]
.sym 24157 w_rx_data[7]
.sym 24179 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24180 r_counter[0]_$glb_clk
.sym 24225 io_ctrl_ins.rf_pin_state[5]
.sym 24226 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24227 io_ctrl_ins.rf_pin_state[7]
.sym 24231 io_ctrl_ins.rf_pin_state[6]
.sym 24234 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24235 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24243 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24247 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24262 io_ctrl_ins.rf_pin_state[6]
.sym 24263 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24264 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24275 io_ctrl_ins.rf_pin_state[7]
.sym 24276 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24277 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24292 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24293 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24294 io_ctrl_ins.rf_pin_state[5]
.sym 24295 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24302 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24303 r_counter[0]_$glb_clk
.sym 24320 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24322 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24323 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24325 o_rx_h_tx_l$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24620 o_led0$SB_IO_OUT
.sym 24664 $PACKER_VCC_NET
.sym 25098 io_pmod[5]$SB_IO_OUT
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25727 io_pmod[6]$SB_IO_OUT
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25960 r_counter[0]
.sym 26012 r_counter[0]
.sym 26017 i_glob_clock$SB_IO_IN_$glb_clk
.sym 26037 $PACKER_VCC_NET
.sym 26263 w_rx_24_fifo_empty
.sym 26272 io_pmod[3]$SB_IO_OUT
.sym 26323 io_pmod[3]$SB_IO_OUT
.sym 26325 w_rx_24_fifo_empty
.sym 26500 $PACKER_GND_NET
.sym 26502 i_button_SB_LUT4_I3_I2[2]
.sym 26965 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27305 io_pmod[5]$SB_IO_OUT
.sym 27370 io_pmod[5]$SB_IO_OUT
.sym 27373 io_pmod[7]$SB_IO_OUT
.sym 27382 io_pmod[7]$SB_IO_OUT
.sym 27383 io_pmod[5]$SB_IO_OUT
.sym 27400 io_pmod[3]$SB_IO_OUT
.sym 27403 io_pmod[6]$SB_IO_OUT
.sym 27417 io_pmod[6]$SB_IO_OUT
.sym 27422 io_pmod[3]$SB_IO_OUT
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27457 io_pmod[1]$SB_IO_OUT
.sym 27459 r_counter[0]
.sym 27460 $PACKER_VCC_NET
.sym 27469 $PACKER_VCC_NET
.sym 27476 r_counter[0]
.sym 27517 o_rx_h_tx_l$SB_IO_OUT
.sym 27519 io_pmod[2]$SB_IO_OUT
.sym 27522 io_pmod[1]$SB_IO_OUT
.sym 27542 io_pmod[1]$SB_IO_OUT
.sym 27543 io_pmod[2]$SB_IO_OUT
.sym 27549 i_button_SB_LUT4_I3_I2[2]
.sym 27552 $PACKER_GND_NET
.sym 27558 i_button_SB_LUT4_I3_I2[2]
.sym 27572 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27595 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27615 o_tr_vc2$SB_IO_OUT
.sym 27623 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27646 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27654 o_tr_vc1_b$SB_IO_OUT
.sym 27715 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27720 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27725 $nextpnr_ICESTORM_LC_19$I3
.sym 27748 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27749 w_rx_09_fifo_data[6]
.sym 27752 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27753 w_rx_09_fifo_data[10]
.sym 27760 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27761 io_pmod[7]$SB_IO_OUT
.sym 27764 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27765 w_rx_09_fifo_data[12]
.sym 27768 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27769 w_rx_09_fifo_data[14]
.sym 27772 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27773 io_pmod[5]$SB_IO_OUT
.sym 27776 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27777 w_rx_09_fifo_data[8]
.sym 27796 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27797 w_rx_24_fifo_data[8]
.sym 27812 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27813 w_rx_24_fifo_data[1]
.sym 27816 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27817 w_rx_24_fifo_data[13]
.sym 27820 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27821 w_rx_24_fifo_data[4]
.sym 27824 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27825 w_rx_24_fifo_data[6]
.sym 27828 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27829 w_rx_24_fifo_data[10]
.sym 27832 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27833 w_rx_24_fifo_data[5]
.sym 27836 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27837 w_rx_24_fifo_data[3]
.sym 27840 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27841 w_rx_24_fifo_data[7]
.sym 27848 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27849 w_rx_24_fifo_data[15]
.sym 27852 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27853 w_rx_24_fifo_data[2]
.sym 27856 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27857 w_rx_24_fifo_data[0]
.sym 27860 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27861 w_rx_24_fifo_data[24]
.sym 27868 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27869 w_rx_24_fifo_data[26]
.sym 27872 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27873 w_rx_24_fifo_data[12]
.sym 27876 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27877 w_rx_24_fifo_data[28]
.sym 27880 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27881 w_rx_24_fifo_data[17]
.sym 27884 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27885 w_rx_24_fifo_data[19]
.sym 27888 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27889 w_rx_24_fifo_data[27]
.sym 27892 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27893 w_rx_24_fifo_data[29]
.sym 27896 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27897 w_rx_24_fifo_data[21]
.sym 27900 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27901 w_rx_24_fifo_data[23]
.sym 27904 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27905 w_rx_24_fifo_data[25]
.sym 27907 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 27912 rx_24_fifo.wr_addr[2]
.sym 27913 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 27916 rx_24_fifo.wr_addr[3]
.sym 27917 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27920 rx_24_fifo.wr_addr[4]
.sym 27921 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27924 rx_24_fifo.wr_addr[5]
.sym 27925 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27928 rx_24_fifo.wr_addr[6]
.sym 27929 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27932 rx_24_fifo.wr_addr[7]
.sym 27933 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 27934 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 27941 rx_24_fifo.wr_addr[0]
.sym 27942 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 27947 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 27948 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 27949 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 27950 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 27951 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 27952 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 27953 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 27954 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 27955 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 27956 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 27957 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 27958 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 27959 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 27960 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 27961 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 27962 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 27963 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 27964 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 27965 w_rx_24_fifo_push
.sym 27966 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 27967 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 27968 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 27969 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 27971 rx_24_fifo.wr_addr[0]
.sym 27976 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 27977 rx_24_fifo.wr_addr[0]
.sym 27980 rx_24_fifo.wr_addr[2]
.sym 27981 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 27984 rx_24_fifo.wr_addr[3]
.sym 27985 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 27988 rx_24_fifo.wr_addr[4]
.sym 27989 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 27992 rx_24_fifo.wr_addr[5]
.sym 27993 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 27996 rx_24_fifo.wr_addr[6]
.sym 27997 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28000 rx_24_fifo.wr_addr[7]
.sym 28001 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28014 w_rx_24_fifo_push
.sym 28015 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28016 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28017 w_rx_24_fifo_full
.sym 28018 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28019 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 28020 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 28021 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28024 rx_24_fifo.wr_addr[0]
.sym 28025 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28032 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28033 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28044 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28045 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28048 i_button_SB_LUT4_I3_I2[2]
.sym 28049 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 28059 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28060 w_rx_24_fifo_full
.sym 28061 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28066 w_lvds_rx_24_d1
.sym 28067 w_lvds_rx_24_d0
.sym 28068 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28069 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28070 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28075 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 28076 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28077 i_button_SB_LUT4_I3_I2[2]
.sym 28083 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28084 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28085 i_button_SB_LUT4_I3_I2[2]
.sym 28086 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28098 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28099 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28100 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28101 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28104 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28105 w_lvds_rx_24_d1
.sym 28108 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28109 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28111 i_button_SB_LUT4_I3_I2[2]
.sym 28112 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28113 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28115 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28116 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28117 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28120 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28121 w_lvds_rx_24_d0
.sym 28122 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28123 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28124 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28125 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28128 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 28129 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28196 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28197 w_rx_09_fifo_data[20]
.sym 28204 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28205 w_rx_09_fifo_data[22]
.sym 28212 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28213 w_rx_09_fifo_data[16]
.sym 28216 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28217 w_rx_09_fifo_data[26]
.sym 28220 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28221 w_rx_09_fifo_data[24]
.sym 28224 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28225 w_rx_09_fifo_data[18]
.sym 28227 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 28232 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28236 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28239 $PACKER_VCC_NET
.sym 28241 $nextpnr_ICESTORM_LC_3$I3
.sym 28244 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 28245 $nextpnr_ICESTORM_LC_3$COUT
.sym 28248 i_smi_soe_se$SB_IO_IN
.sym 28249 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 28250 i_smi_soe_se$SB_IO_IN
.sym 28254 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 28255 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 28256 i_smi_soe_se$SB_IO_IN
.sym 28257 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 28260 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28261 w_rx_09_fifo_data[11]
.sym 28264 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28265 w_rx_09_fifo_data[9]
.sym 28269 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28272 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28273 w_rx_09_fifo_data[5]
.sym 28276 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28277 io_pmod[6]$SB_IO_OUT
.sym 28281 smi_ctrl_ins.int_cnt_24[4]
.sym 28284 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28285 w_rx_09_fifo_data[7]
.sym 28289 smi_ctrl_ins.int_cnt_24[5]
.sym 28291 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28295 smi_ctrl_ins.int_cnt_24[4]
.sym 28296 $PACKER_VCC_NET
.sym 28297 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28299 smi_ctrl_ins.int_cnt_24[5]
.sym 28300 $PACKER_VCC_NET
.sym 28301 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 28306 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28307 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28308 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28309 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28310 w_rx_24_fifo_pulled_data[15]
.sym 28311 w_rx_24_fifo_pulled_data[7]
.sym 28312 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28313 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28314 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28322 w_rx_24_fifo_pulled_data[0]
.sym 28323 w_rx_24_fifo_pulled_data[16]
.sym 28324 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28325 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28327 w_rx_24_fifo_pulled_data[0]
.sym 28328 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28329 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28330 w_rx_24_fifo_pulled_data[9]
.sym 28331 w_rx_24_fifo_pulled_data[1]
.sym 28332 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28333 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28336 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28337 w_rx_24_fifo_data[11]
.sym 28338 w_rx_24_fifo_pulled_data[13]
.sym 28339 w_rx_24_fifo_pulled_data[5]
.sym 28340 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28341 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28344 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28345 w_rx_24_fifo_data[9]
.sym 28346 w_rx_24_fifo_pulled_data[8]
.sym 28347 w_rx_24_fifo_pulled_data[24]
.sym 28348 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28349 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28350 w_rx_24_fifo_pulled_data[10]
.sym 28351 w_rx_24_fifo_pulled_data[2]
.sym 28352 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28353 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28354 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28355 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28356 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 28357 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28360 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28361 w_rx_24_fifo_data[16]
.sym 28364 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28365 w_rx_24_fifo_data[14]
.sym 28368 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28369 w_rx_24_fifo_data[22]
.sym 28370 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28371 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28372 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28373 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28376 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28377 w_rx_24_fifo_data[20]
.sym 28378 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28379 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28380 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28381 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28384 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28385 w_rx_24_fifo_data[18]
.sym 28390 w_rx_24_fifo_pulled_data[29]
.sym 28391 w_rx_24_fifo_pulled_data[21]
.sym 28392 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28393 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28402 w_rx_24_fifo_pulled_data[26]
.sym 28403 w_rx_24_fifo_pulled_data[18]
.sym 28404 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28405 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28406 w_rx_24_fifo_pulled_data[25]
.sym 28407 w_rx_24_fifo_pulled_data[17]
.sym 28408 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28409 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28410 w_rx_24_fifo_pulled_data[31]
.sym 28411 w_rx_24_fifo_pulled_data[23]
.sym 28412 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28413 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28414 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 28423 rx_24_fifo.wr_addr[0]
.sym 28424 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 28425 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 28429 w_rx_24_fifo_data[31]
.sym 28430 rx_24_fifo.wr_addr_gray_rd[4]
.sym 28442 rx_24_fifo.wr_addr[7]
.sym 28446 rx_24_fifo.wr_addr_gray_rd[7]
.sym 28450 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 28451 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 28452 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 28453 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 28454 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 28458 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28462 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28466 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28470 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 28474 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 28478 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28482 rx_24_fifo.rd_addr_gray[3]
.sym 28486 rx_24_fifo.rd_addr_gray_wr[6]
.sym 28490 rx_24_fifo.rd_addr[7]
.sym 28494 rx_24_fifo.rd_addr_gray[6]
.sym 28500 i_button_SB_LUT4_I3_I2[2]
.sym 28501 w_rx_24_fifo_push
.sym 28502 rx_24_fifo.rd_addr_gray_wr[7]
.sym 28506 rx_24_fifo.rd_addr_gray_wr[3]
.sym 28510 rx_24_fifo.rd_addr_gray_wr[4]
.sym 28516 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 28517 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 28518 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 28519 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28520 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28521 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28522 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 28523 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 28524 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 28525 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 28528 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28529 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28530 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28531 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28532 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28533 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28536 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28537 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28540 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28541 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 28544 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 28545 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28558 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28562 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 28566 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 28567 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 28568 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 28569 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 28578 rx_24_fifo.rd_addr_gray_wr[1]
.sym 28586 rx_24_fifo.rd_addr_gray_wr[2]
.sym 28590 rx_24_fifo.rd_addr_gray_wr[0]
.sym 28594 rx_24_fifo.rd_addr_gray[1]
.sym 28602 rx_24_fifo.rd_addr_gray[0]
.sym 28606 rx_24_fifo.rd_addr_gray[2]
.sym 28611 lvds_rx_24_inst.r_phase_count[0]
.sym 28615 lvds_rx_24_inst.r_phase_count[1]
.sym 28616 $PACKER_VCC_NET
.sym 28617 lvds_rx_24_inst.r_phase_count[0]
.sym 28618 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28620 $PACKER_VCC_NET
.sym 28621 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28622 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28623 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28624 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28625 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28628 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28629 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28633 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 28637 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28638 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28639 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28640 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 28641 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28708 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28709 w_rx_09_fifo_data[25]
.sym 28712 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28713 w_rx_09_fifo_data[29]
.sym 28716 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28717 w_rx_09_fifo_data[21]
.sym 28720 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28721 w_rx_09_fifo_data[17]
.sym 28724 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28725 w_rx_09_fifo_data[19]
.sym 28728 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28729 w_rx_09_fifo_data[23]
.sym 28732 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28733 w_rx_09_fifo_data[27]
.sym 28736 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28737 w_rx_09_fifo_data[28]
.sym 28738 w_rx_09_fifo_pulled_data[2]
.sym 28739 w_rx_09_fifo_pulled_data[18]
.sym 28740 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28741 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28742 w_rx_09_fifo_pulled_data[5]
.sym 28743 w_rx_09_fifo_pulled_data[21]
.sym 28744 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28745 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28746 w_rx_09_fifo_pulled_data[1]
.sym 28747 w_rx_09_fifo_pulled_data[17]
.sym 28748 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28749 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28750 w_rx_09_fifo_pulled_data[10]
.sym 28751 w_rx_09_fifo_pulled_data[26]
.sym 28752 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28753 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28754 w_rx_09_fifo_pulled_data[14]
.sym 28755 w_rx_09_fifo_pulled_data[30]
.sym 28756 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28757 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28758 w_rx_09_fifo_pulled_data[9]
.sym 28759 w_rx_09_fifo_pulled_data[25]
.sym 28760 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28761 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28762 w_rx_09_fifo_pulled_data[6]
.sym 28763 w_rx_09_fifo_pulled_data[22]
.sym 28764 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28765 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28766 w_rx_09_fifo_pulled_data[3]
.sym 28767 w_rx_09_fifo_pulled_data[19]
.sym 28768 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28769 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28772 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28773 w_rx_09_fifo_data[13]
.sym 28776 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28777 w_rx_09_fifo_data[0]
.sym 28780 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28781 w_rx_09_fifo_data[15]
.sym 28782 w_rx_09_fifo_pulled_data[13]
.sym 28783 w_rx_09_fifo_pulled_data[29]
.sym 28784 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28785 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 28788 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28789 w_rx_09_fifo_data[1]
.sym 28790 w_rx_09_fifo_pulled_data[4]
.sym 28791 w_rx_09_fifo_pulled_data[20]
.sym 28792 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28793 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28794 w_rx_09_fifo_pulled_data[7]
.sym 28795 w_rx_09_fifo_pulled_data[23]
.sym 28796 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28797 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28798 w_rx_09_fifo_pulled_data[11]
.sym 28799 w_rx_09_fifo_pulled_data[27]
.sym 28800 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28801 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28804 i_smi_a3$SB_IO_IN
.sym 28805 w_smi_data_output[1]
.sym 28808 i_smi_a3$SB_IO_IN
.sym 28809 w_smi_data_output[7]
.sym 28810 w_rx_09_fifo_pulled_data[8]
.sym 28811 w_rx_09_fifo_pulled_data[24]
.sym 28812 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28813 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28814 w_rx_09_fifo_pulled_data[15]
.sym 28815 w_rx_09_fifo_pulled_data[31]
.sym 28816 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28817 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28818 w_rx_09_fifo_pulled_data[12]
.sym 28819 w_rx_09_fifo_pulled_data[28]
.sym 28820 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28821 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28822 rx_24_fifo.rd_addr_gray[4]
.sym 28826 w_rx_09_fifo_pulled_data[0]
.sym 28827 w_rx_09_fifo_pulled_data[16]
.sym 28828 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28829 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28832 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 28833 i_button_SB_LUT4_I3_I2[2]
.sym 28835 w_rx_09_fifo_pulled_data[0]
.sym 28836 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28837 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28838 w_rx_24_fifo_pulled_data[12]
.sym 28839 w_rx_24_fifo_pulled_data[4]
.sym 28840 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28841 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28842 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28843 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 28844 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28845 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 28846 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 28847 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 28848 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 28849 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28850 w_rx_24_fifo_pulled_data[11]
.sym 28851 w_rx_24_fifo_pulled_data[3]
.sym 28852 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28853 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28854 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28855 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 28856 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28857 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 28858 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28859 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 28860 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28861 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 28862 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28863 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 28864 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28865 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 28866 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28867 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 28868 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28869 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28872 i_smi_a3$SB_IO_IN
.sym 28873 w_smi_data_output[6]
.sym 28874 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28875 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28876 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28877 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28878 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28879 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28880 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28881 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28882 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28883 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28884 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28885 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28886 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28887 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 28888 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28889 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 28890 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 28891 i_smi_soe_se_SB_LUT4_I2_2_I1[5]
.sym 28892 i_smi_soe_se$SB_IO_IN
.sym 28893 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 28894 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28895 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 28896 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28897 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 28899 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 28900 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28901 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 28902 w_rx_24_fifo_pulled_data[27]
.sym 28903 w_rx_24_fifo_pulled_data[19]
.sym 28904 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28905 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28906 w_rx_24_fifo_pulled_data[28]
.sym 28907 w_rx_24_fifo_pulled_data[20]
.sym 28908 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28909 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28910 w_rx_24_fifo_pulled_data[30]
.sym 28911 w_rx_24_fifo_pulled_data[22]
.sym 28912 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28913 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28923 spi_if_ins.state_if[2]
.sym 28924 spi_if_ins.state_if[0]
.sym 28925 spi_if_ins.state_if[1]
.sym 28926 spi_if_ins.state_if[2]
.sym 28927 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 28928 spi_if_ins.state_if[0]
.sym 28929 spi_if_ins.state_if[1]
.sym 28930 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 28931 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 28932 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 28933 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 28934 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 28935 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28936 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28937 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 28938 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 28939 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 28940 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 28941 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 28942 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 28943 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 28944 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 28945 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 28948 i_button_SB_LUT4_I3_I2[2]
.sym 28949 w_rx_24_fifo_pull
.sym 28952 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 28953 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 28956 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 28957 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 28958 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 28959 rx_24_fifo.rd_addr[7]
.sym 28960 w_rx_24_fifo_pull
.sym 28961 w_rx_24_fifo_empty
.sym 28962 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28963 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28964 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 28965 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28968 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28969 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28971 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 28972 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28973 w_rx_24_fifo_pull
.sym 28976 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28977 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28978 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28979 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28980 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 28981 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28982 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28983 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28984 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 28985 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28988 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 28989 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28990 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28994 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 28995 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 28996 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 28997 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 28998 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 28999 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 29000 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29001 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 29003 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 29004 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29005 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29006 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29010 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29011 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29012 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 29013 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29016 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 29017 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29020 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29021 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29023 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29024 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29025 rx_24_fifo.rd_addr[7]
.sym 29029 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 29034 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29044 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29045 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29046 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29050 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29056 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29057 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29058 rx_24_fifo.wr_addr_gray_rd[6]
.sym 29062 rx_24_fifo.wr_addr_gray[1]
.sym 29066 rx_24_fifo.wr_addr_gray_rd[1]
.sym 29070 rx_24_fifo.wr_addr_gray_rd[5]
.sym 29074 rx_24_fifo.wr_addr_gray[6]
.sym 29078 rx_24_fifo.wr_addr_gray[3]
.sym 29082 rx_24_fifo.wr_addr_gray[4]
.sym 29086 rx_24_fifo.wr_addr_gray_rd[3]
.sym 29090 rx_24_fifo.wr_addr_gray_rd[0]
.sym 29094 rx_24_fifo.wr_addr_gray[2]
.sym 29098 rx_24_fifo.wr_addr_gray[5]
.sym 29102 rx_24_fifo.wr_addr_gray_rd[2]
.sym 29110 rx_24_fifo.wr_addr_gray[0]
.sym 29132 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29133 w_lvds_rx_09_d1
.sym 29152 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29153 w_lvds_rx_09_d0
.sym 29201 i_smi_a3$SB_IO_IN
.sym 29218 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29228 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 29229 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 29233 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29234 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29240 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29241 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 29242 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 29250 rx_09_fifo.rd_addr_gray[5]
.sym 29260 i_button_SB_LUT4_I3_I2[2]
.sym 29261 w_rx_09_fifo_pull
.sym 29266 rx_09_fifo.rd_addr_gray[6]
.sym 29270 rx_09_fifo.rd_addr_gray[0]
.sym 29274 rx_09_fifo.rd_addr_gray[4]
.sym 29280 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29281 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29284 i_smi_a3$SB_IO_IN
.sym 29285 w_smi_data_output[3]
.sym 29288 i_smi_a3$SB_IO_IN
.sym 29289 w_smi_data_output[2]
.sym 29290 rx_09_fifo.rd_addr_gray[3]
.sym 29296 i_smi_a3$SB_IO_IN
.sym 29297 w_smi_data_output[5]
.sym 29308 i_smi_a3$SB_IO_IN
.sym 29309 w_smi_data_output[4]
.sym 29310 rx_09_fifo.rd_addr_gray_wr[6]
.sym 29314 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29315 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29316 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29317 i_button_SB_LUT4_I3_I2[2]
.sym 29318 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29319 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29320 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29321 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29326 rx_09_fifo.rd_addr_gray_wr[3]
.sym 29330 rx_09_fifo.rd_addr_gray_wr[4]
.sym 29334 smi_ctrl_ins.int_cnt_24[5]
.sym 29335 smi_ctrl_ins.int_cnt_24[4]
.sym 29336 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 29337 w_rx_24_fifo_empty
.sym 29339 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 29340 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 29341 i_button_SB_LUT4_I3_I2[2]
.sym 29342 rx_09_fifo.rd_addr_gray_wr[5]
.sym 29347 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 29348 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 29349 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 29350 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 29351 i_smi_soe_se_SB_LUT4_I2_O[1]
.sym 29352 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29353 i_smi_soe_se_SB_LUT4_I2_O[3]
.sym 29355 w_rx_24_fifo_pull
.sym 29356 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 29357 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29358 w_rx_24_fifo_pulled_data[14]
.sym 29359 w_rx_24_fifo_pulled_data[6]
.sym 29360 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 29361 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 29362 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 29363 w_rx_09_fifo_pull
.sym 29364 i_smi_soe_se$SB_IO_IN
.sym 29365 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29366 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29367 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29368 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29369 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29372 i_smi_soe_se$SB_IO_IN
.sym 29373 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29374 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 29375 i_smi_soe_se$SB_IO_IN
.sym 29376 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 29377 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29379 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 29384 i_smi_soe_se_SB_LUT4_I2_2_I1[4]
.sym 29388 i_smi_soe_se_SB_LUT4_I2_2_I1_SB_CARRY_CO_CI[5]
.sym 29391 $PACKER_VCC_NET
.sym 29393 $nextpnr_ICESTORM_LC_14$I3
.sym 29396 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 29397 $nextpnr_ICESTORM_LC_14$COUT
.sym 29398 smi_ctrl_ins.int_cnt_09[4]
.sym 29399 smi_ctrl_ins.int_cnt_09[5]
.sym 29400 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29401 io_pmod[3]$SB_IO_OUT
.sym 29403 i_button_SB_LUT4_I3_I2[2]
.sym 29404 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 29405 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 29406 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29407 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29408 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29409 i_button_SB_LUT4_I3_I2[2]
.sym 29411 i_smi_soe_se_SB_LUT4_I2_2_I1[4]
.sym 29416 i_smi_soe_se_SB_LUT4_I2_2_I1_SB_CARRY_CO_CI[5]
.sym 29421 $nextpnr_ICESTORM_LC_21$I3
.sym 29425 smi_ctrl_ins.int_cnt_09[5]
.sym 29428 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29429 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 29432 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 29433 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 29437 smi_ctrl_ins.int_cnt_09[4]
.sym 29440 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 29441 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 29445 spi_if_ins.state_if[1]
.sym 29451 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29452 w_rx_09_fifo_full
.sym 29453 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29457 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 29464 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29465 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29467 spi_if_ins.state_if[2]
.sym 29468 spi_if_ins.state_if[1]
.sym 29469 spi_if_ins.state_if[0]
.sym 29474 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29478 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29482 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29486 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29492 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29493 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29494 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29498 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29502 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29507 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 29512 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 29513 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 29516 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29517 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29520 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 29521 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29524 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29525 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29528 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 29529 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29532 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29533 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29536 rx_24_fifo.rd_addr[7]
.sym 29537 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29538 rx_24_fifo.rd_addr_gray[5]
.sym 29558 rx_24_fifo.rd_addr_gray_wr[5]
.sym 29570 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29574 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29578 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29582 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 29603 lvds_rx_09_inst.r_phase_count[0]
.sym 29607 lvds_rx_09_inst.r_phase_count[1]
.sym 29608 $PACKER_VCC_NET
.sym 29609 lvds_rx_09_inst.r_phase_count[0]
.sym 29610 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 29612 $PACKER_VCC_NET
.sym 29613 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 29614 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 29615 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 29616 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 29617 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29618 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 29619 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 29620 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 29621 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29625 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 29628 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 29629 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 29632 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29633 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29634 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29635 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29636 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29637 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29638 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29639 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29640 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29641 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29642 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29646 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 29651 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 29652 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 29653 i_button_SB_LUT4_I3_I2[2]
.sym 29656 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29657 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29679 i_smi_a2$SB_IO_IN
.sym 29680 i_smi_a3$SB_IO_IN
.sym 29681 i_smi_a1$SB_IO_IN
.sym 29682 w_lvds_rx_09_d1
.sym 29683 w_lvds_rx_09_d0
.sym 29684 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29685 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29687 i_smi_a1$SB_IO_IN
.sym 29688 i_smi_a2$SB_IO_IN
.sym 29689 i_smi_a3$SB_IO_IN
.sym 29731 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29736 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 29737 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29740 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29741 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29744 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29745 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29748 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29749 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29752 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29753 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29756 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 29757 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29760 rx_09_fifo.rd_addr[7]
.sym 29761 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29764 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29765 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29768 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29769 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 29772 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29773 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29774 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29778 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29782 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29786 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29792 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29793 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29794 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29795 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29796 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29797 w_rx_09_fifo_pull
.sym 29798 rx_09_fifo.rd_addr_gray_wr[2]
.sym 29802 rx_09_fifo.rd_addr_gray_wr[0]
.sym 29806 rx_09_fifo.rd_addr_gray[1]
.sym 29810 rx_09_fifo.rd_addr[7]
.sym 29814 rx_09_fifo.rd_addr_gray_wr[1]
.sym 29818 rx_09_fifo.rd_addr_gray_wr[7]
.sym 29822 rx_09_fifo.rd_addr_gray[2]
.sym 29828 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 29829 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 29830 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29831 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29832 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29833 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 29836 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 29837 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 29838 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29839 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29840 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 29841 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 29844 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 29845 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 29846 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 29847 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29848 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 29849 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 29852 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 29853 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 29856 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 29857 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 29858 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29862 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29866 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29867 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 29868 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 29869 io_pmod[1]$SB_IO_OUT
.sym 29872 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 29873 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 29875 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 29876 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 29877 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 29878 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29879 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29880 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 29881 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29882 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 29883 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29884 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29885 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 29886 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 29887 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 29888 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29889 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 29890 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 29891 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29892 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 29893 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 29894 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29895 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29896 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 29897 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29898 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29899 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29900 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29901 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29904 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29905 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 29908 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29909 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29911 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 29912 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 29913 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 29916 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29917 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29920 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 29921 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29923 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29927 smi_ctrl_ins.int_cnt_09[4]
.sym 29928 $PACKER_VCC_NET
.sym 29929 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29931 smi_ctrl_ins.int_cnt_09[5]
.sym 29932 $PACKER_VCC_NET
.sym 29933 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 29934 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29938 io_pmod[1]$SB_IO_OUT
.sym 29939 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29940 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29941 w_rx_09_fifo_full
.sym 29953 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29958 $PACKER_VCC_NET
.sym 29963 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 29964 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29965 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 29967 spi_if_ins.state_if[2]
.sym 29968 spi_if_ins.state_if[0]
.sym 29969 spi_if_ins.state_if[1]
.sym 29973 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 29979 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 29980 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 29981 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 29984 spi_if_ins.state_if[0]
.sym 29985 spi_if_ins.state_if[1]
.sym 29988 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 29989 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29997 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 29998 spi_if_ins.state_if[2]
.sym 29999 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30000 spi_if_ins.state_if[0]
.sym 30001 spi_if_ins.state_if[1]
.sym 30003 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 30004 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 30005 i_button_SB_LUT4_I3_I2[2]
.sym 30006 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30007 spi_if_ins.state_if[2]
.sym 30008 spi_if_ins.state_if[0]
.sym 30009 spi_if_ins.state_if[1]
.sym 30010 r_tx_data[2]
.sym 30014 r_tx_data[4]
.sym 30022 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30033 w_cs[0]
.sym 30034 spi_if_ins.w_rx_data[4]
.sym 30050 w_cs[0]
.sym 30051 w_cs[2]
.sym 30052 w_cs[3]
.sym 30053 w_cs[1]
.sym 30056 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30057 w_tx_data_io[6]
.sym 30063 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30064 w_tx_data_io[2]
.sym 30065 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 30068 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30069 w_tx_data_io[4]
.sym 30071 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30072 w_tx_data_io[5]
.sym 30073 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30078 w_cs[0]
.sym 30079 w_cs[1]
.sym 30080 w_cs[3]
.sym 30081 w_cs[2]
.sym 30082 w_rx_24_fifo_full
.sym 30090 io_pmod[3]$SB_IO_OUT
.sym 30099 w_tx_data_smi[2]
.sym 30100 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30101 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30102 w_rx_24_fifo_empty
.sym 30106 w_rx_09_fifo_full
.sym 30117 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 30122 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30131 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 30132 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 30133 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 30143 i_button_SB_LUT4_I3_I2[2]
.sym 30144 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 30145 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 30220 i_button_SB_LUT4_I3_I2[2]
.sym 30221 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 30237 i_smi_a1$SB_IO_IN
.sym 30243 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 30244 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30245 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30246 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 30247 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 30248 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 30249 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 30252 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 30253 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30254 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30258 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 30259 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 30260 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 30261 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 30263 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 30264 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30265 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30268 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 30269 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30270 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30274 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 30275 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 30276 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 30277 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 30278 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30279 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30280 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 30281 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 30282 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 30286 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 30287 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 30288 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 30289 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 30290 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 30291 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 30292 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30293 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 30294 rx_09_fifo.rd_addr[7]
.sym 30295 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 30296 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 30297 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 30298 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 30299 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30300 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 30301 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 30302 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30303 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30304 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 30305 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 30306 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30318 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30324 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 30325 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 30326 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30334 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 30335 rx_09_fifo.rd_addr[7]
.sym 30336 w_rx_09_fifo_pull
.sym 30337 io_pmod[3]$SB_IO_OUT
.sym 30339 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30344 rx_09_fifo.wr_addr[2]
.sym 30345 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30348 rx_09_fifo.wr_addr[3]
.sym 30349 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 30351 $PACKER_VCC_NET
.sym 30353 $nextpnr_ICESTORM_LC_6$I3
.sym 30356 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 30360 rx_09_fifo.wr_addr[5]
.sym 30361 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 30364 rx_09_fifo.wr_addr[6]
.sym 30365 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 30368 rx_09_fifo.wr_addr[7]
.sym 30369 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 30372 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30373 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30377 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30378 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30382 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30388 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30389 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30390 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30394 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30398 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 30403 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30408 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30409 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30412 rx_09_fifo.wr_addr[2]
.sym 30413 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 30416 rx_09_fifo.wr_addr[3]
.sym 30417 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 30420 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 30421 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 30424 rx_09_fifo.wr_addr[5]
.sym 30425 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 30428 rx_09_fifo.wr_addr[6]
.sym 30429 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 30432 rx_09_fifo.wr_addr[7]
.sym 30433 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 30454 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30476 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30477 spi_if_ins.state_if[2]
.sym 30495 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30496 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30497 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 30507 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30508 spi_if_ins.state_if[2]
.sym 30509 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30514 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30518 spi_if_ins.w_rx_data[0]
.sym 30526 spi_if_ins.w_rx_data[4]
.sym 30532 spi_if_ins.w_rx_data[5]
.sym 30533 spi_if_ins.w_rx_data[6]
.sym 30536 spi_if_ins.w_rx_data[5]
.sym 30537 spi_if_ins.w_rx_data[6]
.sym 30538 i_button_SB_LUT4_I3_I2[2]
.sym 30539 w_ioc[1]
.sym 30540 w_cs[2]
.sym 30541 w_fetch
.sym 30544 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30545 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 30547 w_ioc[4]
.sym 30548 w_ioc[3]
.sym 30549 w_ioc[2]
.sym 30552 spi_if_ins.w_rx_data[6]
.sym 30553 spi_if_ins.w_rx_data[5]
.sym 30556 spi_if_ins.w_rx_data[5]
.sym 30557 spi_if_ins.w_rx_data[6]
.sym 30559 w_ioc[2]
.sym 30560 w_ioc[4]
.sym 30561 w_ioc[3]
.sym 30562 w_cs[1]
.sym 30563 w_cs[2]
.sym 30564 w_cs[3]
.sym 30565 w_cs[0]
.sym 30566 r_tx_data[6]
.sym 30570 r_tx_data[1]
.sym 30574 r_tx_data[5]
.sym 30578 r_tx_data[3]
.sym 30582 r_tx_data[7]
.sym 30586 w_cs[0]
.sym 30587 w_cs[1]
.sym 30588 w_cs[2]
.sym 30589 w_cs[3]
.sym 30590 w_cs[0]
.sym 30591 w_cs[1]
.sym 30592 w_cs[2]
.sym 30593 w_cs[3]
.sym 30595 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30596 w_tx_data_io[7]
.sym 30597 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30598 w_tx_data_smi[1]
.sym 30599 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30600 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30601 w_tx_data_io[1]
.sym 30602 w_tx_data_smi[3]
.sym 30603 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30604 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30605 w_tx_data_io[3]
.sym 30607 w_fetch
.sym 30608 w_load
.sym 30609 w_cs[1]
.sym 30610 w_fetch
.sym 30611 w_load
.sym 30612 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 30613 w_cs[0]
.sym 30615 i_button_SB_LUT4_I3_I2[2]
.sym 30616 w_cs[1]
.sym 30617 w_fetch
.sym 30618 w_tx_data_smi[0]
.sym 30619 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30620 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30621 w_tx_data_io[0]
.sym 30623 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30624 w_cs[0]
.sym 30625 w_fetch
.sym 30626 w_rx_data[0]
.sym 30630 w_rx_data[3]
.sym 30634 w_rx_data[4]
.sym 30638 w_rx_data[2]
.sym 30645 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 30650 w_rx_data[1]
.sym 30678 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30765 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 30782 rx_09_fifo.wr_addr_gray_rd[0]
.sym 30786 rx_09_fifo.wr_addr_gray_rd[4]
.sym 30790 rx_09_fifo.wr_addr[7]
.sym 30794 rx_09_fifo.wr_addr_gray_rd[2]
.sym 30798 rx_09_fifo.wr_addr_gray_rd[7]
.sym 30802 rx_09_fifo.wr_addr_gray[0]
.sym 30806 rx_09_fifo.wr_addr_gray_rd[5]
.sym 30810 rx_09_fifo.wr_addr_gray_rd[1]
.sym 30818 rx_09_fifo.wr_addr_gray[3]
.sym 30822 rx_09_fifo.wr_addr_gray[5]
.sym 30826 rx_09_fifo.wr_addr_gray[4]
.sym 30830 rx_09_fifo.wr_addr_gray_rd[6]
.sym 30834 rx_09_fifo.wr_addr_gray[1]
.sym 30838 rx_09_fifo.wr_addr_gray[2]
.sym 30842 rx_09_fifo.wr_addr_gray[6]
.sym 30846 rx_09_fifo.wr_addr_gray_rd[3]
.sym 30858 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 30862 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30870 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30876 i_button_SB_LUT4_I3_I2[2]
.sym 30877 io_pmod[1]$SB_IO_OUT
.sym 30880 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30881 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30882 spi_if_ins.r_tx_byte[7]
.sym 30886 spi_if_ins.r_tx_byte[6]
.sym 30890 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30891 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30892 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30893 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30895 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30896 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30897 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30902 spi_if_ins.spi.r_tx_byte[2]
.sym 30903 spi_if_ins.spi.r_tx_byte[6]
.sym 30904 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30905 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30906 spi_if_ins.spi.r_tx_byte[3]
.sym 30907 spi_if_ins.spi.r_tx_byte[7]
.sym 30908 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30909 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30914 spi_if_ins.r_tx_byte[5]
.sym 30918 spi_if_ins.r_tx_byte[1]
.sym 30922 spi_if_ins.r_tx_byte[3]
.sym 30926 spi_if_ins.r_tx_byte[4]
.sym 30930 spi_if_ins.spi.r_tx_byte[1]
.sym 30931 spi_if_ins.spi.r_tx_byte[5]
.sym 30932 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30933 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30934 spi_if_ins.r_tx_byte[0]
.sym 30938 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 30939 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30940 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30941 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30942 spi_if_ins.r_tx_byte[2]
.sym 30960 i_ss$SB_IO_IN
.sym 30961 spi_if_ins.r_tx_data_valid
.sym 30970 spi_if_ins.spi.r_rx_byte[1]
.sym 30978 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30982 i_mosi$SB_IO_IN
.sym 30986 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30990 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30994 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30998 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31002 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31006 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31010 spi_if_ins.spi.r_rx_byte[3]
.sym 31014 spi_if_ins.spi.r_rx_byte[6]
.sym 31018 spi_if_ins.spi.r_rx_byte[5]
.sym 31022 spi_if_ins.spi.r_rx_byte[7]
.sym 31026 spi_if_ins.spi.r_rx_byte[2]
.sym 31030 spi_if_ins.spi.r_rx_byte[0]
.sym 31034 spi_if_ins.spi.r_rx_byte[4]
.sym 31042 spi_if_ins.w_rx_data[1]
.sym 31049 w_rx_data[7]
.sym 31051 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 31052 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31053 w_ioc[1]
.sym 31057 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 31062 spi_if_ins.w_rx_data[2]
.sym 31066 spi_if_ins.w_rx_data[3]
.sym 31070 spi_if_ins.w_rx_data[0]
.sym 31075 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31076 w_ioc[0]
.sym 31077 w_ioc[1]
.sym 31080 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31081 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 31084 i_button_SB_LUT4_I3_O[0]
.sym 31085 i_button_SB_LUT4_I3_O[1]
.sym 31087 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31088 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31089 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 31090 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31091 io_ctrl_ins.pmod_dir_state[7]
.sym 31092 i_button_SB_LUT4_I3_I2[1]
.sym 31093 i_button$SB_IO_IN
.sym 31096 w_ioc[1]
.sym 31097 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 31099 w_ioc[0]
.sym 31100 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31101 w_ioc[1]
.sym 31102 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 31103 w_ioc[1]
.sym 31104 w_ioc[0]
.sym 31105 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 31108 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 31109 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 31110 w_tx_data_sys[0]
.sym 31111 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 31112 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 31113 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 31116 w_ioc[0]
.sym 31117 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31119 w_ioc[1]
.sym 31120 w_ioc[0]
.sym 31121 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31128 i_button_SB_LUT4_I3_I2[2]
.sym 31129 i_button_SB_LUT4_I3_I2[0]
.sym 31138 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31139 io_ctrl_ins.pmod_dir_state[3]
.sym 31140 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 31141 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31142 r_tx_data[0]
.sym 31146 io_ctrl_ins.o_pmod[3]
.sym 31147 o_tr_vc2$SB_IO_OUT
.sym 31148 w_ioc[0]
.sym 31149 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31150 io_ctrl_ins.o_pmod[2]
.sym 31151 o_shdn_tx_lna$SB_IO_OUT
.sym 31152 w_ioc[0]
.sym 31153 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31154 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31155 io_ctrl_ins.pmod_dir_state[1]
.sym 31156 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 31157 io_ctrl_ins.debug_mode[1]
.sym 31158 io_ctrl_ins.o_pmod[1]
.sym 31159 o_shdn_rx_lna$SB_IO_OUT
.sym 31160 w_ioc[0]
.sym 31161 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31163 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 31164 i_button_SB_LUT4_I3_I2[0]
.sym 31165 i_button_SB_LUT4_I3_I2[2]
.sym 31166 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31167 io_ctrl_ins.pmod_dir_state[2]
.sym 31168 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 31169 io_ctrl_ins.rf_mode[0]
.sym 31171 i_button_SB_LUT4_I3_I2[0]
.sym 31172 i_button_SB_LUT4_I3_I2[1]
.sym 31173 i_button_SB_LUT4_I3_I2[2]
.sym 31174 w_rx_data[0]
.sym 31178 w_rx_data[1]
.sym 31182 w_rx_data[4]
.sym 31186 w_rx_data[2]
.sym 31196 io_ctrl_ins.rf_mode[0]
.sym 31197 io_ctrl_ins.rf_mode[2]
.sym 31198 w_rx_data[3]
.sym 31210 w_rx_data[2]
.sym 31214 w_rx_data[1]
.sym 31218 w_rx_data[0]
.sym 31230 w_rx_data[3]
.sym 31299 sys_ctrl_ins.reset_count[0]
.sym 31304 sys_ctrl_ins.reset_count[1]
.sym 31306 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31308 sys_ctrl_ins.reset_count[2]
.sym 31309 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31310 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31312 sys_ctrl_ins.reset_count[3]
.sym 31313 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31317 sys_ctrl_ins.reset_count[0]
.sym 31318 sys_ctrl_ins.reset_count[3]
.sym 31319 sys_ctrl_ins.reset_count[1]
.sym 31320 sys_ctrl_ins.reset_count[2]
.sym 31321 sys_ctrl_ins.reset_count[0]
.sym 31322 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31324 sys_ctrl_ins.reset_count[1]
.sym 31325 sys_ctrl_ins.reset_count[0]
.sym 31328 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31329 sys_ctrl_ins.reset_cmd
.sym 31330 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31338 i_sck$SB_IO_IN
.sym 31346 spi_if_ins.spi.SCKr[0]
.sym 31357 i_ss$SB_IO_IN
.sym 31366 $PACKER_GND_NET
.sym 31377 sys_ctrl_ins.reset_cmd
.sym 31395 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31399 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31400 $PACKER_VCC_NET
.sym 31403 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31404 $PACKER_VCC_NET
.sym 31405 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31409 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31410 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31411 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31412 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31413 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31417 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31419 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31420 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31421 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31423 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31424 $PACKER_VCC_NET
.sym 31425 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31427 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31432 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31436 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31437 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31445 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31447 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31448 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31449 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31451 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31452 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31453 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31456 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31457 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31468 i_ss$SB_IO_IN
.sym 31469 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31490 i_mosi$SB_IO_IN
.sym 31494 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31498 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31502 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31506 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31514 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31518 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31558 w_rx_data[5]
.sym 31565 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 31566 w_rx_data[6]
.sym 31574 w_rx_data[7]
.sym 31582 w_rx_data[4]
.sym 31586 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31587 io_ctrl_ins.pmod_dir_state[5]
.sym 31588 i_button_SB_LUT4_I3_I2[1]
.sym 31589 i_config[2]$SB_IO_IN
.sym 31590 spi_if_ins.w_rx_data[2]
.sym 31594 spi_if_ins.w_rx_data[6]
.sym 31598 spi_if_ins.w_rx_data[1]
.sym 31606 spi_if_ins.w_rx_data[5]
.sym 31614 spi_if_ins.w_rx_data[3]
.sym 31618 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 31619 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31620 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 31621 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 31622 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 31623 io_ctrl_ins.rf_mode[2]
.sym 31624 i_button_SB_LUT4_I3_I2[1]
.sym 31625 i_config[1]$SB_IO_IN
.sym 31628 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 31629 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 31630 io_ctrl_ins.pmod_dir_state[4]
.sym 31631 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31632 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 31633 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 31634 o_led1$SB_IO_OUT
.sym 31635 i_button_SB_LUT4_I3_I2[1]
.sym 31636 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 31637 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 31638 o_ldo_2v8_en$SB_IO_OUT
.sym 31639 i_button_SB_LUT4_I3_I2[1]
.sym 31640 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 31641 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 31642 i_config[0]$SB_IO_IN
.sym 31643 i_button_SB_LUT4_I3_I2[1]
.sym 31644 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 31645 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 31647 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31648 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 31649 w_ioc[0]
.sym 31650 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 31651 io_ctrl_ins.debug_mode[0]
.sym 31652 i_button_SB_LUT4_I3_I2[1]
.sym 31653 o_led0$SB_IO_OUT
.sym 31654 io_ctrl_ins.o_pmod[0]
.sym 31655 io_ctrl_ins.mixer_en_state
.sym 31656 w_ioc[0]
.sym 31657 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31658 w_rx_data[4]
.sym 31662 io_ctrl_ins.o_pmod[4]
.sym 31663 o_tr_vc1_b$SB_IO_OUT
.sym 31664 w_ioc[0]
.sym 31665 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31666 w_rx_data[1]
.sym 31670 w_rx_data[3]
.sym 31674 w_rx_data[2]
.sym 31678 w_rx_data[0]
.sym 31682 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31683 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31684 io_ctrl_ins.rf_mode[0]
.sym 31685 io_ctrl_ins.rf_mode[2]
.sym 31686 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31687 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31688 io_ctrl_ins.rf_pin_state[4]
.sym 31689 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31690 io_ctrl_ins.rf_pin_state[3]
.sym 31691 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31692 io_ctrl_ins.rf_mode[2]
.sym 31693 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31695 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31696 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31697 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31698 io_ctrl_ins.debug_mode[0]
.sym 31699 io_ctrl_ins.rf_mode[2]
.sym 31700 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31701 io_ctrl_ins.debug_mode[1]
.sym 31702 io_ctrl_ins.rf_pin_state[0]
.sym 31703 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31704 io_ctrl_ins.rf_mode[2]
.sym 31705 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31708 io_ctrl_ins.debug_mode[0]
.sym 31709 io_ctrl_ins.debug_mode[1]
.sym 31710 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31711 io_ctrl_ins.rf_mode[2]
.sym 31712 io_ctrl_ins.rf_pin_state[2]
.sym 31713 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31730 w_rx_data[2]
.sym 31734 w_rx_data[0]
.sym 31738 w_rx_data[1]
.sym 31919 spi_if_ins.r_tx_byte[7]
.sym 31920 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31921 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31942 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31978 spi_if_ins.spi.r2_rx_done
.sym 31988 spi_if_ins.spi.r3_rx_done
.sym 31989 spi_if_ins.spi.r2_rx_done
.sym 31998 spi_if_ins.spi.r_rx_done
.sym 32106 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32107 io_ctrl_ins.pmod_dir_state[6]
.sym 32108 i_button_SB_LUT4_I3_I2[1]
.sym 32109 i_config[3]$SB_IO_IN
.sym 32116 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 32117 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 32128 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 32129 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 32130 w_rx_data[6]
.sym 32138 w_rx_data[7]
.sym 32142 io_ctrl_ins.o_pmod[6]
.sym 32143 o_rx_h_tx_l_b$SB_IO_OUT
.sym 32144 w_ioc[0]
.sym 32145 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32146 w_rx_data[5]
.sym 32154 io_ctrl_ins.o_pmod[7]
.sym 32155 o_rx_h_tx_l$SB_IO_OUT
.sym 32156 w_ioc[0]
.sym 32157 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32158 io_ctrl_ins.o_pmod[5]
.sym 32159 o_tr_vc1$SB_IO_OUT
.sym 32160 w_ioc[0]
.sym 32161 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32162 w_rx_data[6]
.sym 32170 w_rx_data[5]
.sym 32178 w_rx_data[7]
.sym 32199 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32200 io_ctrl_ins.rf_pin_state[6]
.sym 32201 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32207 io_ctrl_ins.rf_pin_state[7]
.sym 32208 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32209 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32218 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32219 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32220 io_ctrl_ins.rf_pin_state[5]
.sym 32221 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32577 r_counter[0]
.sym 32640 w_rx_24_fifo_empty
.sym 32641 io_pmod[3]$SB_IO_OUT
