
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/Codificador.sv ../design/Correccion_de_error.sv ../design/Decodificador.sv ../design/top.sv ; synth_gowin -top Codificador    -json hamming.json' --

1. Executing Verilog-2005 frontend: ../design/Codificador.sv
Parsing SystemVerilog input from `../design/Codificador.sv' to AST representation.
Generating RTLIL representation for module `\Codificador'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/Correccion_de_error.sv
Parsing SystemVerilog input from `../design/Correccion_de_error.sv' to AST representation.
Generating RTLIL representation for module `\Correccion_de_error'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/Decodificador.sv
Parsing SystemVerilog input from `../design/Decodificador.sv' to AST representation.
Generating RTLIL representation for module `\Decodificador'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/top.sv
Parsing SystemVerilog input from `../design/top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

5. Executing SYNTH_GOWIN pass.

5.1. Executing Verilog-2005 frontend: d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

5.2. Executing HIERARCHY pass (managing design hierarchy).

5.2.1. Analyzing design hierarchy..
Top module:  \Codificador

5.2.2. Analyzing design hierarchy..
Top module:  \Codificador
Removing unused module `\top'.
Removing unused module `\Decodificador'.
Removing unused module `\Correccion_de_error'.
Removed 3 unused modules.

5.3. Executing PROC pass (convert processes to netlists).

5.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:661$291'.
Cleaned up 1 empty switch.

5.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:535$287 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:515$285 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:496$283 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:476$281 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:457$279 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:437$277 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:418$275 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:398$273 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:348$267 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:328$265 in module DFFC.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:309$263 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:289$261 in module DFFP.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:270$259 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:250$257 in module DFFR.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:231$255 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:211$253 in module DFFS.
Removed a total of 0 dead cases.

5.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 34 assignments to connections.

5.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$288'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$286'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$284'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$282'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$280'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$278'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$276'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$274'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$272'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$270'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$268'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$266'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$264'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$262'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$260'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$258'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$256'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$254'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$252'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$250'.
  Set init value: \Q = 1'0

5.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:535$287'.
Found async reset \CLEAR in `\DFFNC.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:515$285'.
Found async reset \PRESET in `\DFFNPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:496$283'.
Found async reset \PRESET in `\DFFNP.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:476$281'.
Found async reset \CLEAR in `\DFFCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:348$267'.
Found async reset \CLEAR in `\DFFC.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:328$265'.
Found async reset \PRESET in `\DFFPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:309$263'.
Found async reset \PRESET in `\DFFP.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:289$261'.

5.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~18 debug messages>

5.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:661$291'.
Creating decoders for process `\DFFNCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$288'.
Creating decoders for process `\DFFNCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:535$287'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$286'.
Creating decoders for process `\DFFNC.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:515$285'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$284'.
Creating decoders for process `\DFFNPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:496$283'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$282'.
Creating decoders for process `\DFFNP.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:476$281'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$280'.
Creating decoders for process `\DFFNRE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:457$279'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$278'.
Creating decoders for process `\DFFNR.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:437$277'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$276'.
Creating decoders for process `\DFFNSE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:418$275'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$274'.
Creating decoders for process `\DFFNS.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:398$273'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$272'.
Creating decoders for process `\DFFNE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:381$271'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$270'.
Creating decoders for process `\DFFN.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:366$269'.
Creating decoders for process `\DFFCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$268'.
Creating decoders for process `\DFFCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:348$267'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$266'.
Creating decoders for process `\DFFC.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:328$265'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$264'.
Creating decoders for process `\DFFPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:309$263'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$262'.
Creating decoders for process `\DFFP.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:289$261'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$260'.
Creating decoders for process `\DFFRE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:270$259'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$258'.
Creating decoders for process `\DFFR.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:250$257'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$256'.
Creating decoders for process `\DFFSE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:231$255'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$254'.
Creating decoders for process `\DFFS.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:211$253'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$252'.
Creating decoders for process `\DFFE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:194$251'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$250'.
Creating decoders for process `\DFF.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:179$249'.
Creating decoders for process `\Codificador.$proc$../design/Codificador.sv:0$1'.

5.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\Codificador.\palabra' from process `\Codificador.$proc$../design/Codificador.sv:0$1'.

5.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:661$291'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:661$291'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:535$287'.
  created $adff cell `$procdff$379' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:515$285'.
  created $adff cell `$procdff$380' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:496$283'.
  created $adff cell `$procdff$381' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:476$281'.
  created $adff cell `$procdff$382' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:457$279'.
  created $dff cell `$procdff$383' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:437$277'.
  created $dff cell `$procdff$384' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:418$275'.
  created $dff cell `$procdff$385' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:398$273'.
  created $dff cell `$procdff$386' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:381$271'.
  created $dff cell `$procdff$387' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:366$269'.
  created $dff cell `$procdff$388' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:348$267'.
  created $adff cell `$procdff$389' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:328$265'.
  created $adff cell `$procdff$390' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:309$263'.
  created $adff cell `$procdff$391' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:289$261'.
  created $adff cell `$procdff$392' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:270$259'.
  created $dff cell `$procdff$393' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:250$257'.
  created $dff cell `$procdff$394' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:231$255'.
  created $dff cell `$procdff$395' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:211$253'.
  created $dff cell `$procdff$396' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:194$251'.
  created $dff cell `$procdff$397' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:179$249'.
  created $dff cell `$procdff$398' with positive edge clock.

5.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:661$291'.
Removing empty process `DFFNCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$288'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:535$287'.
Removing empty process `DFFNCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:535$287'.
Removing empty process `DFFNC.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$286'.
Removing empty process `DFFNC.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:515$285'.
Removing empty process `DFFNPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$284'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:496$283'.
Removing empty process `DFFNPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:496$283'.
Removing empty process `DFFNP.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$282'.
Removing empty process `DFFNP.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:476$281'.
Removing empty process `DFFNRE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$280'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:457$279'.
Removing empty process `DFFNRE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:457$279'.
Removing empty process `DFFNR.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$278'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:437$277'.
Removing empty process `DFFNR.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:437$277'.
Removing empty process `DFFNSE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$276'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:418$275'.
Removing empty process `DFFNSE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:418$275'.
Removing empty process `DFFNS.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$274'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:398$273'.
Removing empty process `DFFNS.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:398$273'.
Removing empty process `DFFNE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$272'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:381$271'.
Removing empty process `DFFNE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:381$271'.
Removing empty process `DFFN.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$270'.
Removing empty process `DFFN.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:366$269'.
Removing empty process `DFFCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$268'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:348$267'.
Removing empty process `DFFCE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:348$267'.
Removing empty process `DFFC.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$266'.
Removing empty process `DFFC.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:328$265'.
Removing empty process `DFFPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$264'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:309$263'.
Removing empty process `DFFPE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:309$263'.
Removing empty process `DFFP.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$262'.
Removing empty process `DFFP.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:289$261'.
Removing empty process `DFFRE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$260'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:270$259'.
Removing empty process `DFFRE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:270$259'.
Removing empty process `DFFR.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$258'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:250$257'.
Removing empty process `DFFR.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:250$257'.
Removing empty process `DFFSE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$256'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:231$255'.
Removing empty process `DFFSE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:231$255'.
Removing empty process `DFFS.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$254'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:211$253'.
Removing empty process `DFFS.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:211$253'.
Removing empty process `DFFE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$252'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:194$251'.
Removing empty process `DFFE.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:194$251'.
Removing empty process `DFF.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:0$250'.
Removing empty process `DFF.$proc$d:\oss-cad-suite\bin\../share/yosys/gowin/cells_sim.v:179$249'.
Removing empty process `Codificador.$proc$../design/Codificador.sv:0$1'.
Cleaned up 18 empty switches.

5.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module Codificador.

5.4. Executing FLATTEN pass (flatten design).

5.5. Executing TRIBUF pass.

5.6. Executing DEMINOUT pass (demote inout ports to input or output).

5.7. Executing SYNTH pass.

5.7.1. Executing PROC pass (convert processes to netlists).

5.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

5.7.1.4. Executing PROC_INIT pass (extract init attributes).

5.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

5.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

5.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

5.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

5.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module Codificador.

5.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module Codificador.

5.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Codificador..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

5.7.4. Executing CHECK pass (checking for obvious problems).
Checking module Codificador...
Found and reported 0 problems.

5.7.5. Executing OPT pass (performing simple optimizations).

5.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Codificador.

5.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Codificador'.
Removed a total of 0 cells.

5.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Codificador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Codificador.
Performed a total of 0 changes.

5.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Codificador'.
Removed a total of 0 cells.

5.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Codificador..

5.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module Codificador.

5.7.5.9. Finished OPT passes. (There is nothing left to do.)

5.7.6. Executing FSM pass (extract and optimize FSM).

5.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).

5.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Codificador..

5.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.7.7. Executing OPT pass (performing simple optimizations).

5.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Codificador.

5.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Codificador'.
Removed a total of 0 cells.

5.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Codificador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Codificador.
Performed a total of 0 changes.

5.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Codificador'.
Removed a total of 0 cells.

5.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Codificador..

5.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module Codificador.

5.7.7.9. Finished OPT passes. (There is nothing left to do.)

5.7.8. Executing WREDUCE pass (reducing word size of cells).

5.7.9. Executing PEEPOPT pass (run peephole optimizers).

5.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Codificador..

5.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module Codificador:
  created 0 $alu and 0 $macc cells.

5.7.12. Executing SHARE pass (SAT-based resource sharing).

5.7.13. Executing OPT pass (performing simple optimizations).

5.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Codificador.

5.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Codificador'.
Removed a total of 0 cells.

5.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Codificador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Codificador.
Performed a total of 0 changes.

5.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Codificador'.
Removed a total of 0 cells.

5.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Codificador..

5.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module Codificador.

5.7.13.9. Finished OPT passes. (There is nothing left to do.)

5.7.14. Executing MEMORY pass.

5.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Codificador..

5.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Codificador..

5.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Codificador..

5.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).

5.9. Executing TECHMAP pass (map to technology primitives).

5.9.1. Executing Verilog-2005 frontend: d:\oss-cad-suite\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `d:\oss-cad-suite\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

5.9.2. Executing Verilog-2005 frontend: d:\oss-cad-suite\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `d:\oss-cad-suite\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

5.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

5.10. Executing OPT pass (performing simple optimizations).

5.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Codificador.

5.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Codificador'.
Removed a total of 0 cells.

5.10.3. Executing OPT_DFF pass (perform DFF optimizations).

5.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Codificador..

5.10.5. Finished fast OPT passes.

5.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5.12. Executing OPT pass (performing simple optimizations).

5.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Codificador.

5.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Codificador'.
Removed a total of 0 cells.

5.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Codificador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Codificador.
Performed a total of 0 changes.

5.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Codificador'.
Removed a total of 0 cells.

5.12.6. Executing OPT_DFF pass (perform DFF optimizations).

5.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Codificador..

5.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module Codificador.

5.12.9. Finished OPT passes. (There is nothing left to do.)

5.13. Executing TECHMAP pass (map to technology primitives).

5.13.1. Executing Verilog-2005 frontend: d:\oss-cad-suite\bin\../share/yosys/techmap.v
Parsing Verilog input from `d:\oss-cad-suite\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.13.2. Executing Verilog-2005 frontend: d:\oss-cad-suite\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `d:\oss-cad-suite\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

5.13.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~85 debug messages>

5.14. Executing OPT pass (performing simple optimizations).

5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Codificador.

5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Codificador'.
Removed a total of 0 cells.

5.14.3. Executing OPT_DFF pass (perform DFF optimizations).

5.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Codificador..

5.14.5. Finished fast OPT passes.

5.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port Codificador.dato_entrada using IBUF.
Mapping port Codificador.palabra using OBUF.
Mapping port Codificador.reloj using IBUF.

5.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Codificador..

5.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.18. Executing TECHMAP pass (map to technology primitives).

5.18.1. Executing Verilog-2005 frontend: d:\oss-cad-suite\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `d:\oss-cad-suite\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~23 debug messages>

5.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module Codificador.

5.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.21. Executing ABC pass (technology mapping using ABC).

5.21.1. Extracting gate netlist of module `\Codificador' to `<abc-temp-dir>/input.blif'..
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 4 outputs.

5.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        4
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.
Removed 0 unused cells and 10 unused wires.

5.22. Executing TECHMAP pass (map to technology primitives).

5.22.1. Executing Verilog-2005 frontend: d:\oss-cad-suite\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `d:\oss-cad-suite\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.22.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
No more expansions possible.
<suppressed ~40 debug messages>

5.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in Codificador.

5.24. Executing SETUNDEF pass (replace undef values with defined constants).

5.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 1 unused cells and 11 unused wires.

5.26. Executing AUTONAME pass.
Renamed 42 objects in module Codificador (6 iterations).
<suppressed ~24 debug messages>

5.27. Executing HIERARCHY pass (managing design hierarchy).

5.27.1. Analyzing design hierarchy..
Top module:  \Codificador

5.27.2. Analyzing design hierarchy..
Top module:  \Codificador
Removed 0 unused modules.

5.28. Printing statistics.

=== Codificador ===

   Number of wires:                 10
   Number of wire bits:             24
   Number of public wires:          10
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     IBUF                            5
     LUT3                            4
     OBUF                            8

5.29. Executing CHECK pass (checking for obvious problems).
Checking module Codificador...
Found and reported 0 problems.

5.30. Executing JSON backend.

End of script. Logfile hash: d48726eb17
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 14x opt_expr (0 sec), 1% 13x read_verilog (0 sec), ...
