{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500470892142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500470892148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 09:28:12 2017 " "Processing started: Wed Jul 19 09:28:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500470892148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470892148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blackjack -c blackjack " "Command: quartus_map --read_settings_files=on --write_settings_files=off blackjack -c blackjack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470892149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1500470892600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1500470892600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjack.v 5 5 " "Found 5 design units, including 5 entities, in source file blackjack.v" { { "Info" "ISGN_ENTITY_NAME" "1 blackjack " "Found entity 1: blackjack" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500470901502 ""} { "Info" "ISGN_ENTITY_NAME" "2 check_winner " "Found entity 2: check_winner" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500470901502 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_decoder " "Found entity 3: hex_decoder" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500470901502 ""} { "Info" "ISGN_ENTITY_NAME" "4 lfsr " "Found entity 4: lfsr" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500470901502 ""} { "Info" "ISGN_ENTITY_NAME" "5 ram32x4 " "Found entity 5: ram32x4" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500470901502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470901502 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock0 blackjack.v(12) " "Verilog HDL Implicit Net warning at blackjack.v(12): created implicit net for \"clock0\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500470901502 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock1 blackjack.v(13) " "Verilog HDL Implicit Net warning at blackjack.v(13): created implicit net for \"clock1\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500470901502 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_hs blackjack.v(14) " "Verilog HDL Implicit Net warning at blackjack.v(14): created implicit net for \"load_hs\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500470901503 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset blackjack.v(15) " "Verilog HDL Implicit Net warning at blackjack.v(15): created implicit net for \"reset\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500470901503 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable blackjack.v(16) " "Verilog HDL Implicit Net warning at blackjack.v(16): created implicit net for \"enable\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500470901503 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "blackjack.v(206) " "Verilog HDL Instantiation warning at blackjack.v(206): instance has no name" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 206 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1500470901503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blackjack " "Elaborating entity \"blackjack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500470901538 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p1_first4 blackjack.v(24) " "Verilog HDL or VHDL warning at blackjack.v(24): object \"p1_first4\" assigned a value but never read" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500470901539 "|blackjack"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p1_last4 blackjack.v(25) " "Verilog HDL or VHDL warning at blackjack.v(25): object \"p1_last4\" assigned a value but never read" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500470901539 "|blackjack"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "val blackjack.v(26) " "Verilog HDL or VHDL warning at blackjack.v(26): object \"val\" assigned a value but never read" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500470901539 "|blackjack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 blackjack.v(108) " "Verilog HDL assignment warning at blackjack.v(108): truncated value with size 32 to match size of target (8)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500470901540 "|blackjack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 blackjack.v(113) " "Verilog HDL assignment warning at blackjack.v(113): truncated value with size 32 to match size of target (8)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500470901540 "|blackjack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 blackjack.v(123) " "Verilog HDL assignment warning at blackjack.v(123): truncated value with size 32 to match size of target (8)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500470901540 "|blackjack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 blackjack.v(128) " "Verilog HDL assignment warning at blackjack.v(128): truncated value with size 32 to match size of target (8)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500470901540 "|blackjack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 blackjack.v(155) " "Verilog HDL assignment warning at blackjack.v(155): truncated value with size 32 to match size of target (8)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500470901540 "|blackjack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 blackjack.v(160) " "Verilog HDL assignment warning at blackjack.v(160): truncated value with size 32 to match size of target (8)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500470901541 "|blackjack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2_stop_reg blackjack.v(137) " "Verilog HDL Always Construct warning at blackjack.v(137): inferring latch(es) for variable \"p2_stop_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500470901541 "|blackjack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 blackjack.v(170) " "Verilog HDL assignment warning at blackjack.v(170): truncated value with size 8 to match size of target (5)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500470901541 "|blackjack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 blackjack.v(176) " "Verilog HDL assignment warning at blackjack.v(176): truncated value with size 8 to match size of target (5)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500470901541 "|blackjack"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "highscore blackjack.v(168) " "Verilog HDL Always Construct warning at blackjack.v(168): inferring latch(es) for variable \"highscore\", which holds its previous value in one or more paths through the always construct" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500470901541 "|blackjack"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..15\] blackjack.v(5) " "Output port \"LEDR\[17..15\]\" at blackjack.v(5) has no driver" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500470901542 "|blackjack"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[12..3\] blackjack.v(5) " "Output port \"LEDR\[12..3\]\" at blackjack.v(5) has no driver" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500470901542 "|blackjack"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] blackjack.v(5) " "Output port \"LEDR\[0\]\" at blackjack.v(5) has no driver" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500470901542 "|blackjack"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 blackjack.v(6) " "Output port \"HEX4\" at blackjack.v(6) has no driver" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500470901542 "|blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "highscore\[0\] blackjack.v(168) " "Inferred latch for \"highscore\[0\]\" at blackjack.v(168)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470901543 "|blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "highscore\[1\] blackjack.v(168) " "Inferred latch for \"highscore\[1\]\" at blackjack.v(168)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470901543 "|blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "highscore\[2\] blackjack.v(168) " "Inferred latch for \"highscore\[2\]\" at blackjack.v(168)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470901543 "|blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "highscore\[3\] blackjack.v(168) " "Inferred latch for \"highscore\[3\]\" at blackjack.v(168)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470901543 "|blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "highscore\[4\] blackjack.v(168) " "Inferred latch for \"highscore\[4\]\" at blackjack.v(168)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470901543 "|blackjack"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_stop_reg blackjack.v(137) " "Inferred latch for \"p2_stop_reg\" at blackjack.v(137)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470901543 "|blackjack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:one " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:one\"" {  } { { "blackjack.v" "one" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500470901555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_winner check_winner:comb_218 " "Elaborating entity \"check_winner\" for hierarchy \"check_winner:comb_218\"" {  } { { "blackjack.v" "comb_218" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500470901569 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_p1 blackjack.v(260) " "Verilog HDL Always Construct warning at blackjack.v(260): inferring latch(es) for variable \"out_p1\", which holds its previous value in one or more paths through the always construct" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 260 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500470901569 "|blackjack|check_winner:comb_218"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_p2 blackjack.v(260) " "Verilog HDL Always Construct warning at blackjack.v(260): inferring latch(es) for variable \"out_p2\", which holds its previous value in one or more paths through the always construct" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 260 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500470901569 "|blackjack|check_winner:comb_218"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_p2\[0\] blackjack.v(260) " "Inferred latch for \"out_p2\[0\]\" at blackjack.v(260)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470901570 "|blackjack|check_winner:comb_218"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_p1\[0\] blackjack.v(260) " "Inferred latch for \"out_p1\[0\]\" at blackjack.v(260)" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470901570 "|blackjack|check_winner:comb_218"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h1 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h1\"" {  } { { "blackjack.v" "h1" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500470901576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram32x4 ram32x4:r0 " "Elaborating entity \"ram32x4\" for hierarchy \"ram32x4:r0\"" {  } { { "blackjack.v" "r0" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500470901665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram32x4:r0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram32x4:r0\|altsyncram:altsyncram_component\"" {  } { { "blackjack.v" "altsyncram_component" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500470901725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram32x4:r0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram32x4:r0\|altsyncram:altsyncram_component\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 460 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500470901726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram32x4:r0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram32x4:r0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470901726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470901726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470901726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470901726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470901726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470901726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470901726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470901726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470901726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470901726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470901726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470901726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470901726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470901726 ""}  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 460 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500470901726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83g1 " "Found entity 1: altsyncram_83g1" {  } { { "db/altsyncram_83g1.tdf" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/db/altsyncram_83g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500470901763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470901763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_83g1 ram32x4:r0\|altsyncram:altsyncram_component\|altsyncram_83g1:auto_generated " "Elaborating entity \"altsyncram_83g1\" for hierarchy \"ram32x4:r0\|altsyncram:altsyncram_component\|altsyncram_83g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500470901763 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data_a altsyncram_component 5 4 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 5. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "blackjack.v" "altsyncram_component" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 460 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1500470901815 "|blackjack|ram32x4:r0|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_a altsyncram_component 5 4 " "Port \"q_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 5. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "blackjack.v" "altsyncram_component" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 460 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1500470901815 "|blackjack|ram32x4:r0|altsyncram:altsyncram_component"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "blackjack.v" "Mod0" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1500470902170 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1500470902170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500470902197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470902197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470902197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470902197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500470902197 ""}  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500470902197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uam " "Found entity 1: lpm_divide_uam" {  } { { "db/lpm_divide_uam.tdf" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/db/lpm_divide_uam.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500470902230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470902230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/db/sign_div_unsign_jlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500470902235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470902235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q6f " "Found entity 1: alt_u_div_q6f" {  } { { "db/alt_u_div_q6f.tdf" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/db/alt_u_div_q6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500470902244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470902244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500470902279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470902279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500470902314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470902314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "check_winner:comb_218\|out_p2\[0\] " "Latch check_winner:comb_218\|out_p2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500470902618 ""}  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500470902618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "check_winner:comb_218\|out_p1\[0\] " "Latch check_winner:comb_218\|out_p1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_stop_reg " "Ports D and ENA on the latch are fed by the same signal p1_stop_reg" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500470902618 ""}  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500470902618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "highscore\[0\] " "Latch highscore\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500470902618 ""}  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 168 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500470902618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "highscore\[1\] " "Latch highscore\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500470902618 ""}  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 168 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500470902618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "highscore\[2\] " "Latch highscore\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500470902618 ""}  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 168 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500470902618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "highscore\[3\] " "Latch highscore\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p2_score\[3\] " "Ports D and ENA on the latch are fed by the same signal p2_score\[3\]" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500470902618 ""}  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 168 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500470902618 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500470902677 "|blackjack|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1500470902677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1500470902756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500470903401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500470903401 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500470903460 "|blackjack|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500470903460 "|blackjack|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500470903460 "|blackjack|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500470903460 "|blackjack|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500470903460 "|blackjack|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500470903460 "|blackjack|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500470903460 "|blackjack|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "blackjack.v" "" { Text "C:/Users/Dharmik/Dropbox/blackjack/blackjack.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500470903460 "|blackjack|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1500470903460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "310 " "Implemented 310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500470903460 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500470903460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "217 " "Implemented 217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1500470903460 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1500470903460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500470903460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "645 " "Peak virtual memory: 645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500470903476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 09:28:23 2017 " "Processing ended: Wed Jul 19 09:28:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500470903476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500470903476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500470903476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500470903476 ""}
