<stg><name>ocnn6_assembly_line_8_layers</name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %conv1_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_bias

]]></Node>
<StgValue><ssdm name="conv1_bias_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights

]]></Node>
<StgValue><ssdm name="conv1_weights_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="64">
<![CDATA[
entry:16 %engine_initialized_copyout7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="64">
<![CDATA[
entry:17 %engine_initialized_copyout6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="64">
<![CDATA[
entry:18 %engine_initialized_copyout5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="64">
<![CDATA[
entry:19 %engine_initialized_copyout4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="64">
<![CDATA[
entry:20 %engine_initialized_copyout3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="64">
<![CDATA[
entry:21 %engine_initialized_copyout2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="64">
<![CDATA[
entry:22 %engine_initialized_copyout1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="64">
<![CDATA[
entry:23 %engine_initialized_copyout = alloca i64 1

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1085" op_0_bw="64">
<![CDATA[
entry:42 %layer_streams_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_streams_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1085" op_0_bw="64">
<![CDATA[
entry:45 %layer_streams_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_streams_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1085" op_0_bw="64">
<![CDATA[
entry:48 %layer_streams_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_streams_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1085" op_0_bw="64">
<![CDATA[
entry:51 %layer_streams_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_streams_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1085" op_0_bw="64">
<![CDATA[
entry:54 %layer_streams_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_streams_5"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1085" op_0_bw="64">
<![CDATA[
entry:57 %layer_streams_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_streams_6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1085" op_0_bw="64">
<![CDATA[
entry:60 %layer_streams_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer_streams_7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1">
<![CDATA[
entry:63 %call_ln359 = call void @ocnn6_streaming_layer_pipeline, i1085 %initial_stream, i1085 %layer_streams_1, i32 %gmem_weights1, i64 %conv1_weights_read, i32 %gmem_bias1, i64 %conv1_bias_read, i1 %engine_initialized_copyout7, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln359"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1">
<![CDATA[
entry:63 %call_ln359 = call void @ocnn6_streaming_layer_pipeline, i1085 %initial_stream, i1085 %layer_streams_1, i32 %gmem_weights1, i64 %conv1_weights_read, i32 %gmem_bias1, i64 %conv1_bias_read, i1 %engine_initialized_copyout7, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln359"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:64 %engine_initialized_copyout7_load = load i1 %engine_initialized_copyout7

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout7_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry:65 %store_ln366 = store i1 %engine_initialized_copyout7_load, i1 %engine_initialized

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %conv2_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_bias

]]></Node>
<StgValue><ssdm name="conv2_bias_read"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights

]]></Node>
<StgValue><ssdm name="conv2_weights_read"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
entry:66 %call_ln366 = call void @ocnn6_streaming_layer_pipeline.1, i1085 %layer_streams_1, i1085 %layer_streams_2, i32 %gmem_weights2, i64 %conv2_weights_read, i32 %gmem_bias2, i64 %conv2_bias_read, i1 %engine_initialized_copyout6, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln366"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
entry:66 %call_ln366 = call void @ocnn6_streaming_layer_pipeline.1, i1085 %layer_streams_1, i1085 %layer_streams_2, i32 %gmem_weights2, i64 %conv2_weights_read, i32 %gmem_bias2, i64 %conv2_bias_read, i1 %engine_initialized_copyout6, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln366"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:67 %engine_initialized_copyout6_load = load i1 %engine_initialized_copyout6

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout6_load"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry:68 %store_ln373 = store i1 %engine_initialized_copyout6_load, i1 %engine_initialized

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %conv3_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_bias

]]></Node>
<StgValue><ssdm name="conv3_bias_read"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights

]]></Node>
<StgValue><ssdm name="conv3_weights_read"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
entry:69 %call_ln373 = call void @ocnn6_streaming_layer_pipeline.2, i1085 %layer_streams_2, i1085 %layer_streams_3, i32 %gmem_weights3, i64 %conv3_weights_read, i32 %gmem_bias3, i64 %conv3_bias_read, i1 %engine_initialized_copyout5, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln373"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
entry:69 %call_ln373 = call void @ocnn6_streaming_layer_pipeline.2, i1085 %layer_streams_2, i1085 %layer_streams_3, i32 %gmem_weights3, i64 %conv3_weights_read, i32 %gmem_bias3, i64 %conv3_bias_read, i1 %engine_initialized_copyout5, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln373"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:70 %engine_initialized_copyout5_load = load i1 %engine_initialized_copyout5

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout5_load"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry:71 %store_ln380 = store i1 %engine_initialized_copyout5_load, i1 %engine_initialized

]]></Node>
<StgValue><ssdm name="store_ln380"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %conv4_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv4_bias

]]></Node>
<StgValue><ssdm name="conv4_bias_read"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %conv4_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv4_weights

]]></Node>
<StgValue><ssdm name="conv4_weights_read"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
entry:72 %call_ln380 = call void @ocnn6_streaming_layer_pipeline.3, i1085 %layer_streams_3, i1085 %layer_streams_4, i32 %gmem_weights4, i64 %conv4_weights_read, i32 %gmem_bias4, i64 %conv4_bias_read, i1 %engine_initialized_copyout4, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln380"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="61" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
entry:72 %call_ln380 = call void @ocnn6_streaming_layer_pipeline.3, i1085 %layer_streams_3, i1085 %layer_streams_4, i32 %gmem_weights4, i64 %conv4_weights_read, i32 %gmem_bias4, i64 %conv4_bias_read, i1 %engine_initialized_copyout4, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln380"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:73 %engine_initialized_copyout4_load = load i1 %engine_initialized_copyout4

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout4_load"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry:74 %store_ln387 = store i1 %engine_initialized_copyout4_load, i1 %engine_initialized

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="64" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %conv5_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv5_bias

]]></Node>
<StgValue><ssdm name="conv5_bias_read"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %conv5_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv5_weights

]]></Node>
<StgValue><ssdm name="conv5_weights_read"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
entry:75 %call_ln387 = call void @ocnn6_streaming_layer_pipeline.4, i1085 %layer_streams_4, i1085 %layer_streams_5, i32 %gmem_weights5, i64 %conv5_weights_read, i32 %gmem_bias5, i64 %conv5_bias_read, i1 %engine_initialized_copyout3, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln387"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="67" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
entry:75 %call_ln387 = call void @ocnn6_streaming_layer_pipeline.4, i1085 %layer_streams_4, i1085 %layer_streams_5, i32 %gmem_weights5, i64 %conv5_weights_read, i32 %gmem_bias5, i64 %conv5_bias_read, i1 %engine_initialized_copyout3, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln387"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="68" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:76 %engine_initialized_copyout3_load = load i1 %engine_initialized_copyout3

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout3_load"/></StgValue>
</operation>

<operation id="69" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry:77 %store_ln394 = store i1 %engine_initialized_copyout3_load, i1 %engine_initialized

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="70" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %conv6_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv6_bias

]]></Node>
<StgValue><ssdm name="conv6_bias_read"/></StgValue>
</operation>

<operation id="71" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %conv6_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv6_weights

]]></Node>
<StgValue><ssdm name="conv6_weights_read"/></StgValue>
</operation>

<operation id="72" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
entry:78 %call_ln394 = call void @ocnn6_streaming_layer_pipeline.5, i1085 %layer_streams_5, i1085 %layer_streams_6, i32 %gmem_weights6, i64 %conv6_weights_read, i32 %gmem_bias6, i64 %conv6_bias_read, i1 %engine_initialized_copyout2, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln394"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="73" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
entry:78 %call_ln394 = call void @ocnn6_streaming_layer_pipeline.5, i1085 %layer_streams_5, i1085 %layer_streams_6, i32 %gmem_weights6, i64 %conv6_weights_read, i32 %gmem_bias6, i64 %conv6_bias_read, i1 %engine_initialized_copyout2, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln394"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="74" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:79 %engine_initialized_copyout2_load = load i1 %engine_initialized_copyout2

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout2_load"/></StgValue>
</operation>

<operation id="75" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry:80 %store_ln401 = store i1 %engine_initialized_copyout2_load, i1 %engine_initialized

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="76" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %fc1_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fc1_bias

]]></Node>
<StgValue><ssdm name="fc1_bias_read"/></StgValue>
</operation>

<operation id="77" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %fc1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fc1_weights

]]></Node>
<StgValue><ssdm name="fc1_weights_read"/></StgValue>
</operation>

<operation id="78" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
entry:81 %call_ln401 = call void @ocnn6_streaming_layer_pipeline.6, i1085 %layer_streams_6, i1085 %layer_streams_7, i32 %gmem_weights7, i64 %fc1_weights_read, i32 %gmem_bias7, i64 %fc1_bias_read, i1 %engine_initialized_copyout1, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln401"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="79" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
entry:81 %call_ln401 = call void @ocnn6_streaming_layer_pipeline.6, i1085 %layer_streams_6, i1085 %layer_streams_7, i32 %gmem_weights7, i64 %fc1_weights_read, i32 %gmem_bias7, i64 %fc1_bias_read, i1 %engine_initialized_copyout1, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln401"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="80" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:82 %engine_initialized_copyout1_load = load i1 %engine_initialized_copyout1

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout1_load"/></StgValue>
</operation>

<operation id="81" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry:83 %store_ln408 = store i1 %engine_initialized_copyout1_load, i1 %engine_initialized

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="82" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %fc2_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fc2_bias

]]></Node>
<StgValue><ssdm name="fc2_bias_read"/></StgValue>
</operation>

<operation id="83" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %fc2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fc2_weights

]]></Node>
<StgValue><ssdm name="fc2_weights_read"/></StgValue>
</operation>

<operation id="84" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
entry:84 %call_ln408 = call void @ocnn6_streaming_layer_pipeline.7, i1085 %layer_streams_7, i1085 %layer_pipeline_streams_8, i32 %gmem_weights8, i64 %fc2_weights_read, i32 %gmem_bias8, i64 %fc2_bias_read, i1 %engine_initialized_copyout, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln408"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="85" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="0" op_106_bw="0" op_107_bw="0">
<![CDATA[
entry:84 %call_ln408 = call void @ocnn6_streaming_layer_pipeline.7, i1085 %layer_streams_7, i1085 %layer_pipeline_streams_8, i32 %gmem_weights8, i64 %fc2_weights_read, i32 %gmem_bias8, i64 %fc2_bias_read, i1 %engine_initialized_copyout, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a

]]></Node>
<StgValue><ssdm name="call_ln408"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="86" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %initial_stream, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights1, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 1296, void @empty_43, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights2, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 13824, void @empty_36, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights3, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 55296, void @empty_45, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights4, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 221184, void @empty_46, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights5, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 884736, void @empty_47, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights6, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 3538944, void @empty_44, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights7, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 65536, void @empty_49, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights8, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 5120, void @empty_25, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias1, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 16, void @empty_40, void @empty, void @empty_57, i32 16, i32 16, i32 16, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias2, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 32, void @empty_5, void @empty, void @empty_57, i32 16, i32 16, i32 32, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias3, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 64, void @empty_6, void @empty, void @empty_57, i32 16, i32 16, i32 64, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias4, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 128, void @empty_7, void @empty, void @empty_57, i32 16, i32 16, i32 128, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias5, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 256, void @empty_59, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias6, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 512, void @empty_39, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias7, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 128, void @empty_54, void @empty, void @empty_57, i32 16, i32 16, i32 128, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias8, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 40, void @empty_30, void @empty, void @empty_57, i32 16, i32 16, i32 32, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %layer_pipeline_streams_8, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1085" op_8_bw="1085">
<![CDATA[
entry:43 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @layer_streams_1_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i1085 %layer_streams_1, i1085 %layer_streams_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="105" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %layer_streams_1, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1085" op_8_bw="1085">
<![CDATA[
entry:46 %empty_301 = specchannel i32 @_ssdm_op_SpecChannel, void @layer_streams_2_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i1085 %layer_streams_2, i1085 %layer_streams_2

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="107" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %layer_streams_2, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1085" op_8_bw="1085">
<![CDATA[
entry:49 %empty_302 = specchannel i32 @_ssdm_op_SpecChannel, void @layer_streams_3_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i1085 %layer_streams_3, i1085 %layer_streams_3

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="109" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %layer_streams_3, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1085" op_8_bw="1085">
<![CDATA[
entry:52 %empty_303 = specchannel i32 @_ssdm_op_SpecChannel, void @layer_streams_4_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i1085 %layer_streams_4, i1085 %layer_streams_4

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="111" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %layer_streams_4, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1085" op_8_bw="1085">
<![CDATA[
entry:55 %empty_304 = specchannel i32 @_ssdm_op_SpecChannel, void @layer_streams_5_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i1085 %layer_streams_5, i1085 %layer_streams_5

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="113" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %layer_streams_5, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1085" op_8_bw="1085">
<![CDATA[
entry:58 %empty_305 = specchannel i32 @_ssdm_op_SpecChannel, void @layer_streams_6_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i1085 %layer_streams_6, i1085 %layer_streams_6

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="115" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %layer_streams_6, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1085" op_8_bw="1085">
<![CDATA[
entry:61 %empty_306 = specchannel i32 @_ssdm_op_SpecChannel, void @layer_streams_7_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i1085 %layer_streams_7, i1085 %layer_streams_7

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="117" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %layer_streams_7, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:85 %engine_initialized_copyout_load = load i1 %engine_initialized_copyout

]]></Node>
<StgValue><ssdm name="engine_initialized_copyout_load"/></StgValue>
</operation>

<operation id="119" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry:86 %store_ln413 = store i1 %engine_initialized_copyout_load, i1 %engine_initialized

]]></Node>
<StgValue><ssdm name="store_ln413"/></StgValue>
</operation>

<operation id="120" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0">
<![CDATA[
entry:87 %ret_ln413 = ret

]]></Node>
<StgValue><ssdm name="ret_ln413"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
