@W: MT686 :"c:/users/constantin/documents/vhdlsoundchip/designer/soundchip/synthesis.fdc":8:0:8:0|No path from master pin (-source) to source of clock FCCC_C0_0 
@W: MT530 :"c:\users\constantin\documents\vhdlsoundchip\hdl\data_receiver.vhd":43:8:43:9|Found inferred clock spi_slave|SPI_DONE_inferred_clock which controls 32 sequential elements including data_receiver_0.data[31:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\Constantin\Documents\VHDLSoundchip\synthesis\soundchip_cck.rpt" .
