{"vcs1":{"timestamp_begin":1743929315.312459629, "rt":6.28, "ut":5.97, "st":0.24}}
{"vcselab":{"timestamp_begin":1743929321.676588346, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1743929322.027518689, "rt":0.28, "ut":0.12, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1743929314.995025238}
{"VCS_COMP_START_TIME": 1743929314.995025238}
{"VCS_COMP_END_TIME": 1743929322.375631133}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 370868}}
{"vcselab": {"peak_mem": 174708}}
