 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Convnet_top
Version: R-2020.09-SP5
Date   : Sun Dec  5 06:28:20 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: control/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: conv_ctrl/mul/psum10_mul_9_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Convnet_top        280000                saed32hvt_ss0p95v125c
  control            ForQA                 saed32hvt_ss0p95v125c
  conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8
                     280000                saed32hvt_ss0p95v125c
  mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8
                     140000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  control/state_reg_1_/CLK (DFFSSRX2_HVT)               0.0000 #   0.0000 r
  control/state_reg_1_/QN (DFFSSRX2_HVT)                0.1721     0.1721 f
  control/U6/Y (INVX1_HVT)                              0.0414     0.2135 r
  control/U7/Y (AND2X1_HVT)                             0.0889     0.3024 r
  control/U19/Y (AND2X1_HVT)                            0.1129     0.4153 r
  control/conv2_en (control)                            0.0000     0.4153 r
  conv_ctrl/conv2_en (conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8)
                                                        0.0000     0.4153 r
  conv_ctrl/U2901/Y (AND2X1_HVT)                        0.1066     0.5219 r
  conv_ctrl/U2814/Y (OR3X2_HVT)                         0.1576     0.6796 r
  conv_ctrl/U2739/Y (INVX4_HVT)                         0.0618     0.7413 f
  conv_ctrl/U1839/Y (INVX4_HVT)                         0.0419     0.7832 r
  conv_ctrl/U1828/Y (INVX4_HVT)                         0.0491     0.8323 f
  conv_ctrl/U1814/Y (INVX4_HVT)                         0.0382     0.8706 r
  conv_ctrl/U305/Y (INVX4_HVT)                          0.0463     0.9168 f
  conv_ctrl/U2301/Y (INVX4_HVT)                         0.0660     0.9828 r
  conv_ctrl/U1066/Y (INVX1_HVT)                         0.0778     1.0606 f
  conv_ctrl/U664/Y (NAND2X0_HVT)                        0.0657     1.1263 r
  conv_ctrl/U663/Y (NAND3X0_HVT)                        0.0705     1.1968 f
  conv_ctrl/U1340/Y (OR4X1_HVT)                         0.2128     1.4096 f
  conv_ctrl/mul/map0[149] (mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8)
                                                        0.0000     1.4096 f
  conv_ctrl/mul/U5915/Y (INVX2_HVT)                     0.0431     1.4527 r
  conv_ctrl/mul/U11679/Y (INVX4_HVT)                    0.0461     1.4988 f
  conv_ctrl/mul/U266/Y (XNOR2X1_HVT)                    0.1577     1.6565 r
  conv_ctrl/mul/U18366/Y (OAI22X1_HVT)                  0.1272     1.7837 f
  conv_ctrl/mul/U25077/S (FADDX1_HVT)                   0.2080     1.9917 r
  conv_ctrl/mul/U25189/CO (FADDX1_HVT)                  0.1500     2.1417 r
  conv_ctrl/mul/U25182/CO (FADDX1_HVT)                  0.1488     2.2906 r
  conv_ctrl/mul/U25168/CO (FADDX1_HVT)                  0.1665     2.4571 r
  conv_ctrl/mul/U25118/CO (FADDX1_HVT)                  0.1489     2.6060 r
  conv_ctrl/mul/U25166/CO (FADDX1_HVT)                  0.1537     2.7597 r
  conv_ctrl/mul/U25120/S (FADDX1_HVT)                   0.2188     2.9785 f
  conv_ctrl/mul/U25165/S (FADDX1_HVT)                   0.2021     3.1806 r
  conv_ctrl/mul/U15966/Y (AND2X1_HVT)                   0.0832     3.2638 r
  conv_ctrl/mul/U15965/Y (AO21X1_HVT)                   0.1215     3.3853 r
  conv_ctrl/mul/U17175/Y (AO21X1_HVT)                   0.1188     3.5041 r
  conv_ctrl/mul/U11134/Y (AOI21X1_HVT)                  0.1354     3.6395 f
  conv_ctrl/mul/U17732/Y (OA21X1_HVT)                   0.0833     3.7229 f
  conv_ctrl/mul/U25629/Y (XNOR2X2_HVT)                  0.1256     3.8485 r
  conv_ctrl/mul/psum10_mul_9_reg_20_/D (DFFX1_HVT)      0.0000     3.8485 r
  data arrival time                                                3.8485

  clock clk (rise edge)                                 3.9400     3.9400
  clock network delay (ideal)                           0.0000     3.9400
  conv_ctrl/mul/psum10_mul_9_reg_20_/CLK (DFFX1_HVT)    0.0000     3.9400 r
  library setup time                                   -0.0915     3.8485
  data required time                                               3.8485
  --------------------------------------------------------------------------
  data required time                                               3.8485
  data arrival time                                               -3.8485
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000


1
