{
  "Top": "BinToBcd",
  "RtlTop": "BinToBcd",
  "RtlPrefix": "",
  "RtlSubPrefix": "BinToBcd_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "switch_input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "switch_input",
          "name": "switch_input",
          "usage": "data",
          "direction": "in"
        }]
    },
    "bcd_output_digit_1": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<4>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "bcd_output_digit_1",
          "name": "bcd_output_digit_1",
          "usage": "data",
          "direction": "out"
        }]
    },
    "bcd_output_digit_2": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_uint<4>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "bcd_output_digit_2",
          "name": "bcd_output_digit_2",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top BinToBcd -name BinToBcd"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "BinToBcd"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "50",
    "Uncertainty": "13.5",
    "IsCombinational": "1",
    "II": "1",
    "Latency": "0"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "BinToBcd",
    "Version": "1.0",
    "DisplayName": "Bintobcd",
    "Revision": "2112858925",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_BinToBcd_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/BinToBcd.cpp"],
    "Vhdl": [
      "impl\/vhdl\/BinToBcd_mul_8ns_10ns_17_1_1.vhd",
      "impl\/vhdl\/BinToBcd.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/BinToBcd_mul_8ns_10ns_17_1_1.v",
      "impl\/verilog\/BinToBcd.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/BinToBcd.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "switch_input": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"switch_input": "DATA"},
      "ports": ["switch_input"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "switch_input"
        }]
    },
    "bcd_output_digit_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"bcd_output_digit_1": "DATA"},
      "ports": ["bcd_output_digit_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "bcd_output_digit_1"
        }]
    },
    "bcd_output_digit_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"bcd_output_digit_2": "DATA"},
      "ports": ["bcd_output_digit_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "bcd_output_digit_2"
        }]
    }
  },
  "RtlPorts": {
    "switch_input": {
      "dir": "in",
      "width": "8"
    },
    "bcd_output_digit_1": {
      "dir": "out",
      "width": "4"
    },
    "bcd_output_digit_2": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "BinToBcd"},
    "Info": {"BinToBcd": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"BinToBcd": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "7.876"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "FF": "0",
          "AVAIL_FF": "126800",
          "UTIL_FF": "0",
          "LUT": "77",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-01-15 13:25:16 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
