
TestProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000088f8  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004088f8  004088f8  000188f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a58  20000000  00408900  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000041c  20000a58  00409358  00020a58  2**2
                  ALLOC
  4 .stack        00003004  20000e74  00409774  00020a58  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020a58  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020a86  2**0
                  CONTENTS, READONLY
  7 .debug_info   00021386  00000000  00000000  00020adf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004172  00000000  00000000  00041e65  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00009368  00000000  00000000  00045fd7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000010f0  00000000  00000000  0004f33f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000fd0  00000000  00000000  0005042f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001d231  00000000  00000000  000513ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00013934  00000000  00000000  0006e630  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006cc16  00000000  00000000  00081f64  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000051b4  00000000  00000000  000eeb7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	78 3e 00 20 85 4f 40 00 f5 4e 40 00 f5 4e 40 00     x>. .O@..N@..N@.
  400010:	f5 4e 40 00 f5 4e 40 00 f5 4e 40 00 00 00 00 00     .N@..N@..N@.....
	...
  40002c:	f5 4e 40 00 f5 4e 40 00 00 00 00 00 f5 4e 40 00     .N@..N@......N@.
  40003c:	f5 4e 40 00 f5 4e 40 00 f5 4e 40 00 f5 4e 40 00     .N@..N@..N@..N@.
  40004c:	f5 4e 40 00 f5 4e 40 00 f5 4e 40 00 f5 4e 40 00     .N@..N@..N@..N@.
  40005c:	f5 4e 40 00 f5 4e 40 00 71 1e 40 00 89 1e 40 00     .N@..N@.q.@...@.
  40006c:	a1 1e 40 00 b9 1e 40 00 d1 1e 40 00 ed 41 40 00     ..@...@...@..A@.
  40007c:	f5 4e 40 00 f5 4e 40 00 f5 4e 40 00 f5 4e 40 00     .N@..N@..N@..N@.
  40008c:	f5 4e 40 00 f5 4e 40 00 f5 4e 40 00 f5 4e 40 00     .N@..N@..N@..N@.
  40009c:	f5 4e 40 00 f5 4e 40 00 f5 4e 40 00 f5 4e 40 00     .N@..N@..N@..N@.
  4000ac:	f5 4e 40 00 f5 4e 40 00 f5 4e 40 00 0d 1d 40 00     .N@..N@..N@...@.
  4000bc:	25 1d 40 00 f5 4e 40 00 f5 4e 40 00 f5 4e 40 00     %.@..N@..N@..N@.
  4000cc:	15 21 40 00 f5 4e 40 00 f5 4e 40 00 f5 4e 40 00     .!@..N@..N@..N@.
  4000dc:	f5 4e 40 00 f5 4e 40 00 f5 4e 40 00 f5 4e 40 00     .N@..N@..N@..N@.
  4000ec:	f5 4e 40 00 f5 4e 40 00 f5 4e 40 00                 .N@..N@..N@.

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	20000a58 	.word	0x20000a58
  400114:	00000000 	.word	0x00000000
  400118:	00408900 	.word	0x00408900

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	00408900 	.word	0x00408900
  400158:	20000a5c 	.word	0x20000a5c
  40015c:	00408900 	.word	0x00408900
  400160:	00000000 	.word	0x00000000

00400164 <afec_ch_sanity_check>:
 * \param channel  AFEC channel number.
 *
 */
static inline void afec_ch_sanity_check(Afec *const afec,
		const enum afec_channel_num channel)
{
  400164:	b480      	push	{r7}
  400166:	b083      	sub	sp, #12
  400168:	af00      	add	r7, sp, #0
  40016a:	6078      	str	r0, [r7, #4]
  40016c:	460b      	mov	r3, r1
  40016e:	807b      	strh	r3, [r7, #2]
	#endif
	} else if (afec == AFEC1) {
		Assert(channel < NB_CH_AFE1);
	}
	UNUSED(channel);
}
  400170:	bf00      	nop
  400172:	370c      	adds	r7, #12
  400174:	46bd      	mov	sp, r7
  400176:	f85d 7b04 	ldr.w	r7, [sp], #4
  40017a:	4770      	bx	lr

0040017c <afec_set_trigger>:
 * \param trigger Conversion trigger.
 *
 */
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
  40017c:	b480      	push	{r7}
  40017e:	b085      	sub	sp, #20
  400180:	af00      	add	r7, sp, #0
  400182:	6078      	str	r0, [r7, #4]
  400184:	460b      	mov	r3, r1
  400186:	70fb      	strb	r3, [r7, #3]
	uint32_t reg;

	reg = afec->AFEC_MR;
  400188:	687b      	ldr	r3, [r7, #4]
  40018a:	685b      	ldr	r3, [r3, #4]
  40018c:	60fb      	str	r3, [r7, #12]

	if (trigger == AFEC_TRIG_FREERUN) {
  40018e:	78fb      	ldrb	r3, [r7, #3]
  400190:	2bff      	cmp	r3, #255	; 0xff
  400192:	d104      	bne.n	40019e <afec_set_trigger+0x22>
		reg |= AFEC_MR_FREERUN_ON;
  400194:	68fb      	ldr	r3, [r7, #12]
  400196:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40019a:	60fb      	str	r3, [r7, #12]
  40019c:	e007      	b.n	4001ae <afec_set_trigger+0x32>
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  40019e:	68fb      	ldr	r3, [r7, #12]
  4001a0:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
  4001a4:	60fb      	str	r3, [r7, #12]
		reg |= trigger;
  4001a6:	78fb      	ldrb	r3, [r7, #3]
  4001a8:	68fa      	ldr	r2, [r7, #12]
  4001aa:	4313      	orrs	r3, r2
  4001ac:	60fb      	str	r3, [r7, #12]
	}

	afec->AFEC_MR = reg;
  4001ae:	687b      	ldr	r3, [r7, #4]
  4001b0:	68fa      	ldr	r2, [r7, #12]
  4001b2:	605a      	str	r2, [r3, #4]
}
  4001b4:	bf00      	nop
  4001b6:	3714      	adds	r7, #20
  4001b8:	46bd      	mov	sp, r7
  4001ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001be:	4770      	bx	lr

004001c0 <afec_channel_enable>:
 * \param afec  Base address of the AFEC.
 * \param afec_ch AFEC channel number.
 */
static inline void afec_channel_enable(Afec *const afec,
		const enum afec_channel_num afec_ch)
{
  4001c0:	b580      	push	{r7, lr}
  4001c2:	b082      	sub	sp, #8
  4001c4:	af00      	add	r7, sp, #0
  4001c6:	6078      	str	r0, [r7, #4]
  4001c8:	460b      	mov	r3, r1
  4001ca:	807b      	strh	r3, [r7, #2]
	if (afec_ch != AFEC_CHANNEL_ALL) {
  4001cc:	887b      	ldrh	r3, [r7, #2]
  4001ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
  4001d2:	4293      	cmp	r3, r2
  4001d4:	d004      	beq.n	4001e0 <afec_channel_enable+0x20>
		afec_ch_sanity_check(afec, afec_ch);
  4001d6:	887b      	ldrh	r3, [r7, #2]
  4001d8:	4619      	mov	r1, r3
  4001da:	6878      	ldr	r0, [r7, #4]
  4001dc:	4b0a      	ldr	r3, [pc, #40]	; (400208 <afec_channel_enable+0x48>)
  4001de:	4798      	blx	r3
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  4001e0:	887b      	ldrh	r3, [r7, #2]
  4001e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
  4001e6:	4293      	cmp	r3, r2
  4001e8:	d005      	beq.n	4001f6 <afec_channel_enable+0x36>
  4001ea:	887b      	ldrh	r3, [r7, #2]
  4001ec:	2201      	movs	r2, #1
  4001ee:	fa02 f303 	lsl.w	r3, r2, r3
  4001f2:	461a      	mov	r2, r3
  4001f4:	e001      	b.n	4001fa <afec_channel_enable+0x3a>
  4001f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4001fa:	687b      	ldr	r3, [r7, #4]
  4001fc:	615a      	str	r2, [r3, #20]
}
  4001fe:	bf00      	nop
  400200:	3708      	adds	r7, #8
  400202:	46bd      	mov	sp, r7
  400204:	bd80      	pop	{r7, pc}
  400206:	bf00      	nop
  400208:	00400165 	.word	0x00400165

0040020c <afec_setup>:
#include "afec.h"




void afec_setup(){
  40020c:	b580      	push	{r7, lr}
  40020e:	b088      	sub	sp, #32
  400210:	af00      	add	r7, sp, #0
	pmc_set_writeprotect(0); // disable write protect of PMC registers
  400212:	2000      	movs	r0, #0
  400214:	4b0e      	ldr	r3, [pc, #56]	; (400250 <afec_setup+0x44>)
  400216:	4798      	blx	r3
	pmc_enable_periph_clk(ID_AFEC0); //peripheral ID of Analog Front End Controller 0 is 30
  400218:	201e      	movs	r0, #30
  40021a:	4b0e      	ldr	r3, [pc, #56]	; (400254 <afec_setup+0x48>)
  40021c:	4798      	blx	r3
	afec_enable(AFEC0);
  40021e:	480e      	ldr	r0, [pc, #56]	; (400258 <afec_setup+0x4c>)
  400220:	4b0e      	ldr	r3, [pc, #56]	; (40025c <afec_setup+0x50>)
  400222:	4798      	blx	r3
	struct afec_config afec_cfg; 
	afec_get_config_defaults(&afec_cfg); 
  400224:	1d3b      	adds	r3, r7, #4
  400226:	4618      	mov	r0, r3
  400228:	4b0d      	ldr	r3, [pc, #52]	; (400260 <afec_setup+0x54>)
  40022a:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg); 
  40022c:	1d3b      	adds	r3, r7, #4
  40022e:	4619      	mov	r1, r3
  400230:	4809      	ldr	r0, [pc, #36]	; (400258 <afec_setup+0x4c>)
  400232:	4b0c      	ldr	r3, [pc, #48]	; (400264 <afec_setup+0x58>)
  400234:	4798      	blx	r3
	afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  400236:	2100      	movs	r1, #0
  400238:	4807      	ldr	r0, [pc, #28]	; (400258 <afec_setup+0x4c>)
  40023a:	4b0b      	ldr	r3, [pc, #44]	; (400268 <afec_setup+0x5c>)
  40023c:	4798      	blx	r3
	afec_channel_enable(AFEC0, AFEC_CHANNEL_5); 
  40023e:	2105      	movs	r1, #5
  400240:	4805      	ldr	r0, [pc, #20]	; (400258 <afec_setup+0x4c>)
  400242:	4b0a      	ldr	r3, [pc, #40]	; (40026c <afec_setup+0x60>)
  400244:	4798      	blx	r3
}
  400246:	bf00      	nop
  400248:	3720      	adds	r7, #32
  40024a:	46bd      	mov	sp, r7
  40024c:	bd80      	pop	{r7, pc}
  40024e:	bf00      	nop
  400250:	00404e8d 	.word	0x00404e8d
  400254:	00404d85 	.word	0x00404d85
  400258:	400b0000 	.word	0x400b0000
  40025c:	00401d3d 	.word	0x00401d3d
  400260:	00401b05 	.word	0x00401b05
  400264:	00401b6d 	.word	0x00401b6d
  400268:	0040017d 	.word	0x0040017d
  40026c:	004001c1 	.word	0x004001c1

00400270 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400270:	b580      	push	{r7, lr}
  400272:	b084      	sub	sp, #16
  400274:	af00      	add	r7, sp, #0
  400276:	6078      	str	r0, [r7, #4]
  400278:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40027a:	2300      	movs	r3, #0
  40027c:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40027e:	687b      	ldr	r3, [r7, #4]
  400280:	4a1f      	ldr	r2, [pc, #124]	; (400300 <usart_serial_getchar+0x90>)
  400282:	4293      	cmp	r3, r2
  400284:	d107      	bne.n	400296 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  400286:	bf00      	nop
  400288:	6839      	ldr	r1, [r7, #0]
  40028a:	6878      	ldr	r0, [r7, #4]
  40028c:	4b1d      	ldr	r3, [pc, #116]	; (400304 <usart_serial_getchar+0x94>)
  40028e:	4798      	blx	r3
  400290:	4603      	mov	r3, r0
  400292:	2b00      	cmp	r3, #0
  400294:	d1f8      	bne.n	400288 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400296:	687b      	ldr	r3, [r7, #4]
  400298:	4a1b      	ldr	r2, [pc, #108]	; (400308 <usart_serial_getchar+0x98>)
  40029a:	4293      	cmp	r3, r2
  40029c:	d107      	bne.n	4002ae <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40029e:	bf00      	nop
  4002a0:	6839      	ldr	r1, [r7, #0]
  4002a2:	6878      	ldr	r0, [r7, #4]
  4002a4:	4b17      	ldr	r3, [pc, #92]	; (400304 <usart_serial_getchar+0x94>)
  4002a6:	4798      	blx	r3
  4002a8:	4603      	mov	r3, r0
  4002aa:	2b00      	cmp	r3, #0
  4002ac:	d1f8      	bne.n	4002a0 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002ae:	687b      	ldr	r3, [r7, #4]
  4002b0:	4a16      	ldr	r2, [pc, #88]	; (40030c <usart_serial_getchar+0x9c>)
  4002b2:	4293      	cmp	r3, r2
  4002b4:	d10d      	bne.n	4002d2 <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  4002b6:	bf00      	nop
  4002b8:	f107 030c 	add.w	r3, r7, #12
  4002bc:	4619      	mov	r1, r3
  4002be:	6878      	ldr	r0, [r7, #4]
  4002c0:	4b13      	ldr	r3, [pc, #76]	; (400310 <usart_serial_getchar+0xa0>)
  4002c2:	4798      	blx	r3
  4002c4:	4603      	mov	r3, r0
  4002c6:	2b00      	cmp	r3, #0
  4002c8:	d1f6      	bne.n	4002b8 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  4002ca:	68fb      	ldr	r3, [r7, #12]
  4002cc:	b2da      	uxtb	r2, r3
  4002ce:	683b      	ldr	r3, [r7, #0]
  4002d0:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4002d2:	687b      	ldr	r3, [r7, #4]
  4002d4:	4a0f      	ldr	r2, [pc, #60]	; (400314 <usart_serial_getchar+0xa4>)
  4002d6:	4293      	cmp	r3, r2
  4002d8:	d10d      	bne.n	4002f6 <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  4002da:	bf00      	nop
  4002dc:	f107 030c 	add.w	r3, r7, #12
  4002e0:	4619      	mov	r1, r3
  4002e2:	6878      	ldr	r0, [r7, #4]
  4002e4:	4b0a      	ldr	r3, [pc, #40]	; (400310 <usart_serial_getchar+0xa0>)
  4002e6:	4798      	blx	r3
  4002e8:	4603      	mov	r3, r0
  4002ea:	2b00      	cmp	r3, #0
  4002ec:	d1f6      	bne.n	4002dc <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  4002ee:	68fb      	ldr	r3, [r7, #12]
  4002f0:	b2da      	uxtb	r2, r3
  4002f2:	683b      	ldr	r3, [r7, #0]
  4002f4:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4002f6:	bf00      	nop
  4002f8:	3710      	adds	r7, #16
  4002fa:	46bd      	mov	sp, r7
  4002fc:	bd80      	pop	{r7, pc}
  4002fe:	bf00      	nop
  400300:	400e0600 	.word	0x400e0600
  400304:	00401f7b 	.word	0x00401f7b
  400308:	40060600 	.word	0x40060600
  40030c:	400a0000 	.word	0x400a0000
  400310:	00404197 	.word	0x00404197
  400314:	400a4000 	.word	0x400a4000

00400318 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b084      	sub	sp, #16
  40031c:	af00      	add	r7, sp, #0
  40031e:	60f8      	str	r0, [r7, #12]
  400320:	60b9      	str	r1, [r7, #8]
  400322:	607a      	str	r2, [r7, #4]
	while (len) {
  400324:	e009      	b.n	40033a <usart_serial_read_packet+0x22>
		usart_serial_getchar(usart, data);
  400326:	68b9      	ldr	r1, [r7, #8]
  400328:	68f8      	ldr	r0, [r7, #12]
  40032a:	4b08      	ldr	r3, [pc, #32]	; (40034c <usart_serial_read_packet+0x34>)
  40032c:	4798      	blx	r3
		len--;
  40032e:	687b      	ldr	r3, [r7, #4]
  400330:	3b01      	subs	r3, #1
  400332:	607b      	str	r3, [r7, #4]
		data++;
  400334:	68bb      	ldr	r3, [r7, #8]
  400336:	3301      	adds	r3, #1
  400338:	60bb      	str	r3, [r7, #8]
	while (len) {
  40033a:	687b      	ldr	r3, [r7, #4]
  40033c:	2b00      	cmp	r3, #0
  40033e:	d1f2      	bne.n	400326 <usart_serial_read_packet+0xe>
	}
	return STATUS_OK;
  400340:	2300      	movs	r3, #0
}
  400342:	4618      	mov	r0, r3
  400344:	3710      	adds	r7, #16
  400346:	46bd      	mov	sp, r7
  400348:	bd80      	pop	{r7, pc}
  40034a:	bf00      	nop
  40034c:	00400271 	.word	0x00400271

00400350 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400350:	b480      	push	{r7}
  400352:	b083      	sub	sp, #12
  400354:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400356:	f3ef 8310 	mrs	r3, PRIMASK
  40035a:	607b      	str	r3, [r7, #4]
  return(result);
  40035c:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40035e:	2b00      	cmp	r3, #0
  400360:	bf0c      	ite	eq
  400362:	2301      	moveq	r3, #1
  400364:	2300      	movne	r3, #0
  400366:	b2db      	uxtb	r3, r3
  400368:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  40036a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40036c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400370:	4b04      	ldr	r3, [pc, #16]	; (400384 <cpu_irq_save+0x34>)
  400372:	2200      	movs	r2, #0
  400374:	701a      	strb	r2, [r3, #0]
	return flags;
  400376:	683b      	ldr	r3, [r7, #0]
}
  400378:	4618      	mov	r0, r3
  40037a:	370c      	adds	r7, #12
  40037c:	46bd      	mov	sp, r7
  40037e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400382:	4770      	bx	lr
  400384:	200000a2 	.word	0x200000a2

00400388 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400388:	b480      	push	{r7}
  40038a:	b083      	sub	sp, #12
  40038c:	af00      	add	r7, sp, #0
  40038e:	6078      	str	r0, [r7, #4]
	return (flags);
  400390:	687b      	ldr	r3, [r7, #4]
  400392:	2b00      	cmp	r3, #0
  400394:	bf14      	ite	ne
  400396:	2301      	movne	r3, #1
  400398:	2300      	moveq	r3, #0
  40039a:	b2db      	uxtb	r3, r3
}
  40039c:	4618      	mov	r0, r3
  40039e:	370c      	adds	r7, #12
  4003a0:	46bd      	mov	sp, r7
  4003a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003a6:	4770      	bx	lr

004003a8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4003a8:	b580      	push	{r7, lr}
  4003aa:	b082      	sub	sp, #8
  4003ac:	af00      	add	r7, sp, #0
  4003ae:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4003b0:	6878      	ldr	r0, [r7, #4]
  4003b2:	4b07      	ldr	r3, [pc, #28]	; (4003d0 <cpu_irq_restore+0x28>)
  4003b4:	4798      	blx	r3
  4003b6:	4603      	mov	r3, r0
  4003b8:	2b00      	cmp	r3, #0
  4003ba:	d005      	beq.n	4003c8 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4003bc:	4b05      	ldr	r3, [pc, #20]	; (4003d4 <cpu_irq_restore+0x2c>)
  4003be:	2201      	movs	r2, #1
  4003c0:	701a      	strb	r2, [r3, #0]
  4003c2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4003c6:	b662      	cpsie	i
}
  4003c8:	bf00      	nop
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00400389 	.word	0x00400389
  4003d4:	200000a2 	.word	0x200000a2

004003d8 <udi_cdc_comm_enable>:
static volatile bool udi_cdc_tx_both_buf_to_send[UDI_CDC_PORT_NB];

//@}

bool udi_cdc_comm_enable(void)
{
  4003d8:	b480      	push	{r7}
  4003da:	b083      	sub	sp, #12
  4003dc:	af00      	add	r7, sp, #0
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
  4003de:	2300      	movs	r3, #0
  4003e0:	71bb      	strb	r3, [r7, #6]
	udi_cdc_nb_comm_enabled = 0;
  4003e2:	4b44      	ldr	r3, [pc, #272]	; (4004f4 <udi_cdc_comm_enable+0x11c>)
  4003e4:	2200      	movs	r2, #0
  4003e6:	701a      	strb	r2, [r3, #0]
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
  4003e8:	79bb      	ldrb	r3, [r7, #6]
  4003ea:	4a43      	ldr	r2, [pc, #268]	; (4004f8 <udi_cdc_comm_enable+0x120>)
  4003ec:	2100      	movs	r1, #0
  4003ee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	uid_cdc_state_msg[port].header.bmRequestType =
  4003f2:	79ba      	ldrb	r2, [r7, #6]
  4003f4:	4941      	ldr	r1, [pc, #260]	; (4004fc <udi_cdc_comm_enable+0x124>)
  4003f6:	4613      	mov	r3, r2
  4003f8:	009b      	lsls	r3, r3, #2
  4003fa:	4413      	add	r3, r2
  4003fc:	005b      	lsls	r3, r3, #1
  4003fe:	440b      	add	r3, r1
  400400:	22a1      	movs	r2, #161	; 0xa1
  400402:	701a      	strb	r2, [r3, #0]
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
  400404:	79ba      	ldrb	r2, [r7, #6]
  400406:	493d      	ldr	r1, [pc, #244]	; (4004fc <udi_cdc_comm_enable+0x124>)
  400408:	4613      	mov	r3, r2
  40040a:	009b      	lsls	r3, r3, #2
  40040c:	4413      	add	r3, r2
  40040e:	005b      	lsls	r3, r3, #1
  400410:	440b      	add	r3, r1
  400412:	3301      	adds	r3, #1
  400414:	2220      	movs	r2, #32
  400416:	701a      	strb	r2, [r3, #0]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
  400418:	79ba      	ldrb	r2, [r7, #6]
  40041a:	4938      	ldr	r1, [pc, #224]	; (4004fc <udi_cdc_comm_enable+0x124>)
  40041c:	4613      	mov	r3, r2
  40041e:	009b      	lsls	r3, r3, #2
  400420:	4413      	add	r3, r2
  400422:	005b      	lsls	r3, r3, #1
  400424:	440b      	add	r3, r1
  400426:	3302      	adds	r3, #2
  400428:	2200      	movs	r2, #0
  40042a:	801a      	strh	r2, [r3, #0]

	switch (port) {
  40042c:	79bb      	ldrb	r3, [r7, #6]
  40042e:	2b00      	cmp	r3, #0
  400430:	d102      	bne.n	400438 <udi_cdc_comm_enable+0x60>
#define UDI_CDC_PORT_TO_IFACE_COMM(index, unused) \
	case index: \
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_##index; \
		break;
	MREPEAT(UDI_CDC_PORT_NB, UDI_CDC_PORT_TO_IFACE_COMM, ~)
  400432:	2300      	movs	r3, #0
  400434:	71fb      	strb	r3, [r7, #7]
  400436:	e002      	b.n	40043e <udi_cdc_comm_enable+0x66>
#undef UDI_CDC_PORT_TO_IFACE_COMM
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
  400438:	2300      	movs	r3, #0
  40043a:	71fb      	strb	r3, [r7, #7]
		break;
  40043c:	bf00      	nop
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
  40043e:	79ba      	ldrb	r2, [r7, #6]
  400440:	79fb      	ldrb	r3, [r7, #7]
  400442:	b298      	uxth	r0, r3
  400444:	492d      	ldr	r1, [pc, #180]	; (4004fc <udi_cdc_comm_enable+0x124>)
  400446:	4613      	mov	r3, r2
  400448:	009b      	lsls	r3, r3, #2
  40044a:	4413      	add	r3, r2
  40044c:	005b      	lsls	r3, r3, #1
  40044e:	440b      	add	r3, r1
  400450:	3304      	adds	r3, #4
  400452:	4602      	mov	r2, r0
  400454:	801a      	strh	r2, [r3, #0]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
  400456:	79ba      	ldrb	r2, [r7, #6]
  400458:	4928      	ldr	r1, [pc, #160]	; (4004fc <udi_cdc_comm_enable+0x124>)
  40045a:	4613      	mov	r3, r2
  40045c:	009b      	lsls	r3, r3, #2
  40045e:	4413      	add	r3, r2
  400460:	005b      	lsls	r3, r3, #1
  400462:	440b      	add	r3, r1
  400464:	3306      	adds	r3, #6
  400466:	2202      	movs	r2, #2
  400468:	801a      	strh	r2, [r3, #0]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
  40046a:	79ba      	ldrb	r2, [r7, #6]
  40046c:	4923      	ldr	r1, [pc, #140]	; (4004fc <udi_cdc_comm_enable+0x124>)
  40046e:	4613      	mov	r3, r2
  400470:	009b      	lsls	r3, r3, #2
  400472:	4413      	add	r3, r2
  400474:	005b      	lsls	r3, r3, #1
  400476:	440b      	add	r3, r1
  400478:	3308      	adds	r3, #8
  40047a:	2200      	movs	r2, #0
  40047c:	801a      	strh	r2, [r3, #0]

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
  40047e:	79ba      	ldrb	r2, [r7, #6]
  400480:	491f      	ldr	r1, [pc, #124]	; (400500 <udi_cdc_comm_enable+0x128>)
  400482:	4613      	mov	r3, r2
  400484:	00db      	lsls	r3, r3, #3
  400486:	1a9b      	subs	r3, r3, r2
  400488:	440b      	add	r3, r1
  40048a:	2200      	movs	r2, #0
  40048c:	701a      	strb	r2, [r3, #0]
  40048e:	2200      	movs	r2, #0
  400490:	f062 023d 	orn	r2, r2, #61	; 0x3d
  400494:	705a      	strb	r2, [r3, #1]
  400496:	2200      	movs	r2, #0
  400498:	f042 0201 	orr.w	r2, r2, #1
  40049c:	709a      	strb	r2, [r3, #2]
  40049e:	2200      	movs	r2, #0
  4004a0:	70da      	strb	r2, [r3, #3]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
  4004a2:	79ba      	ldrb	r2, [r7, #6]
  4004a4:	4916      	ldr	r1, [pc, #88]	; (400500 <udi_cdc_comm_enable+0x128>)
  4004a6:	4613      	mov	r3, r2
  4004a8:	00db      	lsls	r3, r3, #3
  4004aa:	1a9b      	subs	r3, r3, r2
  4004ac:	440b      	add	r3, r1
  4004ae:	3304      	adds	r3, #4
  4004b0:	2200      	movs	r2, #0
  4004b2:	701a      	strb	r2, [r3, #0]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
  4004b4:	79ba      	ldrb	r2, [r7, #6]
  4004b6:	4912      	ldr	r1, [pc, #72]	; (400500 <udi_cdc_comm_enable+0x128>)
  4004b8:	4613      	mov	r3, r2
  4004ba:	00db      	lsls	r3, r3, #3
  4004bc:	1a9b      	subs	r3, r3, r2
  4004be:	440b      	add	r3, r1
  4004c0:	3305      	adds	r3, #5
  4004c2:	2200      	movs	r2, #0
  4004c4:	701a      	strb	r2, [r3, #0]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
  4004c6:	79ba      	ldrb	r2, [r7, #6]
  4004c8:	490d      	ldr	r1, [pc, #52]	; (400500 <udi_cdc_comm_enable+0x128>)
  4004ca:	4613      	mov	r3, r2
  4004cc:	00db      	lsls	r3, r3, #3
  4004ce:	1a9b      	subs	r3, r3, r2
  4004d0:	440b      	add	r3, r1
  4004d2:	3306      	adds	r3, #6
  4004d4:	2208      	movs	r2, #8
  4004d6:	701a      	strb	r2, [r3, #0]
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
		return false;
	}
	udi_cdc_nb_comm_enabled++;
  4004d8:	4b06      	ldr	r3, [pc, #24]	; (4004f4 <udi_cdc_comm_enable+0x11c>)
  4004da:	781b      	ldrb	r3, [r3, #0]
  4004dc:	b2db      	uxtb	r3, r3
  4004de:	3301      	adds	r3, #1
  4004e0:	b2da      	uxtb	r2, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <udi_cdc_comm_enable+0x11c>)
  4004e4:	701a      	strb	r2, [r3, #0]
	return true;
  4004e6:	2301      	movs	r3, #1
}
  4004e8:	4618      	mov	r0, r3
  4004ea:	370c      	adds	r7, #12
  4004ec:	46bd      	mov	sp, r7
  4004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004f2:	4770      	bx	lr
  4004f4:	20000a8a 	.word	0x20000a8a
  4004f8:	20000a7c 	.word	0x20000a7c
  4004fc:	20000a80 	.word	0x20000a80
  400500:	20000a74 	.word	0x20000a74

00400504 <udi_cdc_data_enable>:

bool udi_cdc_data_enable(void)
{
  400504:	b580      	push	{r7, lr}
  400506:	b082      	sub	sp, #8
  400508:	af00      	add	r7, sp, #0
	uint8_t port;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
  40050a:	2300      	movs	r3, #0
  40050c:	71fb      	strb	r3, [r7, #7]
	udi_cdc_nb_data_enabled = 0;
  40050e:	4b2d      	ldr	r3, [pc, #180]	; (4005c4 <udi_cdc_data_enable+0xc0>)
  400510:	2200      	movs	r2, #0
  400512:	701a      	strb	r2, [r3, #0]
	}
	port = udi_cdc_nb_data_enabled;
#endif

	// Initialize TX management
	udi_cdc_tx_trans_ongoing[port] = false;
  400514:	79fb      	ldrb	r3, [r7, #7]
  400516:	4a2c      	ldr	r2, [pc, #176]	; (4005c8 <udi_cdc_data_enable+0xc4>)
  400518:	2100      	movs	r1, #0
  40051a:	54d1      	strb	r1, [r2, r3]
	udi_cdc_tx_both_buf_to_send[port] = false;
  40051c:	79fb      	ldrb	r3, [r7, #7]
  40051e:	4a2b      	ldr	r2, [pc, #172]	; (4005cc <udi_cdc_data_enable+0xc8>)
  400520:	2100      	movs	r1, #0
  400522:	54d1      	strb	r1, [r2, r3]
	udi_cdc_tx_buf_sel[port] = 0;
  400524:	79fb      	ldrb	r3, [r7, #7]
  400526:	4a2a      	ldr	r2, [pc, #168]	; (4005d0 <udi_cdc_data_enable+0xcc>)
  400528:	2100      	movs	r1, #0
  40052a:	54d1      	strb	r1, [r2, r3]
	udi_cdc_tx_buf_nb[port][0] = 0;
  40052c:	79fb      	ldrb	r3, [r7, #7]
  40052e:	4a29      	ldr	r2, [pc, #164]	; (4005d4 <udi_cdc_data_enable+0xd0>)
  400530:	2100      	movs	r1, #0
  400532:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
	udi_cdc_tx_buf_nb[port][1] = 0;
  400536:	79fb      	ldrb	r3, [r7, #7]
  400538:	4a26      	ldr	r2, [pc, #152]	; (4005d4 <udi_cdc_data_enable+0xd0>)
  40053a:	009b      	lsls	r3, r3, #2
  40053c:	4413      	add	r3, r2
  40053e:	2200      	movs	r2, #0
  400540:	805a      	strh	r2, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
  400542:	79fb      	ldrb	r3, [r7, #7]
  400544:	4a24      	ldr	r2, [pc, #144]	; (4005d8 <udi_cdc_data_enable+0xd4>)
  400546:	2100      	movs	r1, #0
  400548:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	udi_cdc_tx_send(port);
  40054c:	79fb      	ldrb	r3, [r7, #7]
  40054e:	4618      	mov	r0, r3
  400550:	4b22      	ldr	r3, [pc, #136]	; (4005dc <udi_cdc_data_enable+0xd8>)
  400552:	4798      	blx	r3

	// Initialize RX management
	udi_cdc_rx_trans_ongoing[port] = false;
  400554:	79fb      	ldrb	r3, [r7, #7]
  400556:	4a22      	ldr	r2, [pc, #136]	; (4005e0 <udi_cdc_data_enable+0xdc>)
  400558:	2100      	movs	r1, #0
  40055a:	54d1      	strb	r1, [r2, r3]
	udi_cdc_rx_buf_sel[port] = 0;
  40055c:	79fb      	ldrb	r3, [r7, #7]
  40055e:	4a21      	ldr	r2, [pc, #132]	; (4005e4 <udi_cdc_data_enable+0xe0>)
  400560:	2100      	movs	r1, #0
  400562:	54d1      	strb	r1, [r2, r3]
	udi_cdc_rx_buf_nb[port][0] = 0;
  400564:	79fb      	ldrb	r3, [r7, #7]
  400566:	4a20      	ldr	r2, [pc, #128]	; (4005e8 <udi_cdc_data_enable+0xe4>)
  400568:	2100      	movs	r1, #0
  40056a:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
	udi_cdc_rx_buf_nb[port][1] = 0;
  40056e:	79fb      	ldrb	r3, [r7, #7]
  400570:	4a1d      	ldr	r2, [pc, #116]	; (4005e8 <udi_cdc_data_enable+0xe4>)
  400572:	009b      	lsls	r3, r3, #2
  400574:	4413      	add	r3, r2
  400576:	2200      	movs	r2, #0
  400578:	805a      	strh	r2, [r3, #2]
	udi_cdc_rx_pos[port] = 0;
  40057a:	79fb      	ldrb	r3, [r7, #7]
  40057c:	4a1b      	ldr	r2, [pc, #108]	; (4005ec <udi_cdc_data_enable+0xe8>)
  40057e:	2100      	movs	r1, #0
  400580:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	if (!udi_cdc_rx_start(port)) {
  400584:	79fb      	ldrb	r3, [r7, #7]
  400586:	4618      	mov	r0, r3
  400588:	4b19      	ldr	r3, [pc, #100]	; (4005f0 <udi_cdc_data_enable+0xec>)
  40058a:	4798      	blx	r3
  40058c:	4603      	mov	r3, r0
  40058e:	f083 0301 	eor.w	r3, r3, #1
  400592:	b2db      	uxtb	r3, r3
  400594:	2b00      	cmp	r3, #0
  400596:	d001      	beq.n	40059c <udi_cdc_data_enable+0x98>
		return false;
  400598:	2300      	movs	r3, #0
  40059a:	e00f      	b.n	4005bc <udi_cdc_data_enable+0xb8>
	}
	udi_cdc_nb_data_enabled++;
  40059c:	4b09      	ldr	r3, [pc, #36]	; (4005c4 <udi_cdc_data_enable+0xc0>)
  40059e:	781b      	ldrb	r3, [r3, #0]
  4005a0:	b2db      	uxtb	r3, r3
  4005a2:	3301      	adds	r3, #1
  4005a4:	b2da      	uxtb	r2, r3
  4005a6:	4b07      	ldr	r3, [pc, #28]	; (4005c4 <udi_cdc_data_enable+0xc0>)
  4005a8:	701a      	strb	r2, [r3, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
  4005aa:	4b06      	ldr	r3, [pc, #24]	; (4005c4 <udi_cdc_data_enable+0xc0>)
  4005ac:	781b      	ldrb	r3, [r3, #0]
  4005ae:	b2db      	uxtb	r3, r3
  4005b0:	2b01      	cmp	r3, #1
  4005b2:	d102      	bne.n	4005ba <udi_cdc_data_enable+0xb6>
		udi_cdc_data_running = true;
  4005b4:	4b0f      	ldr	r3, [pc, #60]	; (4005f4 <udi_cdc_data_enable+0xf0>)
  4005b6:	2201      	movs	r2, #1
  4005b8:	701a      	strb	r2, [r3, #0]
	}
	return true;
  4005ba:	2301      	movs	r3, #1
}
  4005bc:	4618      	mov	r0, r3
  4005be:	3708      	adds	r7, #8
  4005c0:	46bd      	mov	sp, r7
  4005c2:	bd80      	pop	{r7, pc}
  4005c4:	20000a8b 	.word	0x20000a8b
  4005c8:	20000bac 	.word	0x20000bac
  4005cc:	20000bb0 	.word	0x20000bb0
  4005d0:	20000ba4 	.word	0x20000ba4
  4005d4:	20000ba0 	.word	0x20000ba0
  4005d8:	20000ba8 	.word	0x20000ba8
  4005dc:	004009a5 	.word	0x004009a5
  4005e0:	20000b1c 	.word	0x20000b1c
  4005e4:	20000b14 	.word	0x20000b14
  4005e8:	20000b10 	.word	0x20000b10
  4005ec:	20000b18 	.word	0x20000b18
  4005f0:	00400795 	.word	0x00400795
  4005f4:	20000a8c 	.word	0x20000a8c

004005f8 <udi_cdc_comm_disable>:

void udi_cdc_comm_disable(void)
{
  4005f8:	b480      	push	{r7}
  4005fa:	af00      	add	r7, sp, #0
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
  4005fc:	4b05      	ldr	r3, [pc, #20]	; (400614 <udi_cdc_comm_disable+0x1c>)
  4005fe:	781b      	ldrb	r3, [r3, #0]
  400600:	b2db      	uxtb	r3, r3
  400602:	3b01      	subs	r3, #1
  400604:	b2da      	uxtb	r2, r3
  400606:	4b03      	ldr	r3, [pc, #12]	; (400614 <udi_cdc_comm_disable+0x1c>)
  400608:	701a      	strb	r2, [r3, #0]
}
  40060a:	bf00      	nop
  40060c:	46bd      	mov	sp, r7
  40060e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400612:	4770      	bx	lr
  400614:	20000a8a 	.word	0x20000a8a

00400618 <udi_cdc_data_disable>:

void udi_cdc_data_disable(void)
{
  400618:	b480      	push	{r7}
  40061a:	b083      	sub	sp, #12
  40061c:	af00      	add	r7, sp, #0
	uint8_t port;

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
  40061e:	4b09      	ldr	r3, [pc, #36]	; (400644 <udi_cdc_data_disable+0x2c>)
  400620:	781b      	ldrb	r3, [r3, #0]
  400622:	b2db      	uxtb	r3, r3
  400624:	3b01      	subs	r3, #1
  400626:	b2da      	uxtb	r2, r3
  400628:	4b06      	ldr	r3, [pc, #24]	; (400644 <udi_cdc_data_disable+0x2c>)
  40062a:	701a      	strb	r2, [r3, #0]
	port = udi_cdc_nb_data_enabled;
  40062c:	4b05      	ldr	r3, [pc, #20]	; (400644 <udi_cdc_data_disable+0x2c>)
  40062e:	781b      	ldrb	r3, [r3, #0]
  400630:	71fb      	strb	r3, [r7, #7]
	UDI_CDC_DISABLE_EXT(port);
	udi_cdc_data_running = false;
  400632:	4b05      	ldr	r3, [pc, #20]	; (400648 <udi_cdc_data_disable+0x30>)
  400634:	2200      	movs	r2, #0
  400636:	701a      	strb	r2, [r3, #0]
}
  400638:	bf00      	nop
  40063a:	370c      	adds	r7, #12
  40063c:	46bd      	mov	sp, r7
  40063e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400642:	4770      	bx	lr
  400644:	20000a8b 	.word	0x20000a8b
  400648:	20000a8c 	.word	0x20000a8c

0040064c <udi_cdc_comm_setup>:

bool udi_cdc_comm_setup(void)
{
  40064c:	b580      	push	{r7, lr}
  40064e:	b082      	sub	sp, #8
  400650:	af00      	add	r7, sp, #0
	uint8_t port = udi_cdc_setup_to_port();
  400652:	4b2a      	ldr	r3, [pc, #168]	; (4006fc <udi_cdc_comm_setup+0xb0>)
  400654:	4798      	blx	r3
  400656:	4603      	mov	r3, r0
  400658:	71fb      	strb	r3, [r7, #7]

	if (Udd_setup_is_in()) {
  40065a:	4b29      	ldr	r3, [pc, #164]	; (400700 <udi_cdc_comm_setup+0xb4>)
  40065c:	781b      	ldrb	r3, [r3, #0]
  40065e:	b25b      	sxtb	r3, r3
  400660:	2b00      	cmp	r3, #0
  400662:	da1c      	bge.n	40069e <udi_cdc_comm_setup+0x52>
		// GET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
  400664:	4b26      	ldr	r3, [pc, #152]	; (400700 <udi_cdc_comm_setup+0xb4>)
  400666:	781b      	ldrb	r3, [r3, #0]
  400668:	f003 0360 	and.w	r3, r3, #96	; 0x60
  40066c:	2b20      	cmp	r3, #32
  40066e:	d116      	bne.n	40069e <udi_cdc_comm_setup+0x52>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
  400670:	4b23      	ldr	r3, [pc, #140]	; (400700 <udi_cdc_comm_setup+0xb4>)
  400672:	785b      	ldrb	r3, [r3, #1]
  400674:	2b21      	cmp	r3, #33	; 0x21
  400676:	d112      	bne.n	40069e <udi_cdc_comm_setup+0x52>
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
  400678:	4b21      	ldr	r3, [pc, #132]	; (400700 <udi_cdc_comm_setup+0xb4>)
  40067a:	88db      	ldrh	r3, [r3, #6]
				if (sizeof(usb_cdc_line_coding_t) !=
  40067c:	2b07      	cmp	r3, #7
  40067e:	d001      	beq.n	400684 <udi_cdc_comm_setup+0x38>
					return false; // Error for USB host
  400680:	2300      	movs	r3, #0
  400682:	e037      	b.n	4006f4 <udi_cdc_comm_setup+0xa8>
				udd_g_ctrlreq.payload =
						(uint8_t *) &
						udi_cdc_line_coding[port];
  400684:	79fa      	ldrb	r2, [r7, #7]
						(uint8_t *) &
  400686:	4613      	mov	r3, r2
  400688:	00db      	lsls	r3, r3, #3
  40068a:	1a9b      	subs	r3, r3, r2
  40068c:	4a1d      	ldr	r2, [pc, #116]	; (400704 <udi_cdc_comm_setup+0xb8>)
  40068e:	4413      	add	r3, r2
				udd_g_ctrlreq.payload =
  400690:	4a1b      	ldr	r2, [pc, #108]	; (400700 <udi_cdc_comm_setup+0xb4>)
  400692:	6093      	str	r3, [r2, #8]
				udd_g_ctrlreq.payload_size =
  400694:	4b1a      	ldr	r3, [pc, #104]	; (400700 <udi_cdc_comm_setup+0xb4>)
  400696:	2207      	movs	r2, #7
  400698:	819a      	strh	r2, [r3, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
  40069a:	2301      	movs	r3, #1
  40069c:	e02a      	b.n	4006f4 <udi_cdc_comm_setup+0xa8>
			}
		}
	}
	if (Udd_setup_is_out()) {
  40069e:	4b18      	ldr	r3, [pc, #96]	; (400700 <udi_cdc_comm_setup+0xb4>)
  4006a0:	781b      	ldrb	r3, [r3, #0]
  4006a2:	b25b      	sxtb	r3, r3
  4006a4:	2b00      	cmp	r3, #0
  4006a6:	db24      	blt.n	4006f2 <udi_cdc_comm_setup+0xa6>
		// SET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
  4006a8:	4b15      	ldr	r3, [pc, #84]	; (400700 <udi_cdc_comm_setup+0xb4>)
  4006aa:	781b      	ldrb	r3, [r3, #0]
  4006ac:	f003 0360 	and.w	r3, r3, #96	; 0x60
  4006b0:	2b20      	cmp	r3, #32
  4006b2:	d11e      	bne.n	4006f2 <udi_cdc_comm_setup+0xa6>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
  4006b4:	4b12      	ldr	r3, [pc, #72]	; (400700 <udi_cdc_comm_setup+0xb4>)
  4006b6:	785b      	ldrb	r3, [r3, #1]
  4006b8:	2b20      	cmp	r3, #32
  4006ba:	d002      	beq.n	4006c2 <udi_cdc_comm_setup+0x76>
  4006bc:	2b22      	cmp	r3, #34	; 0x22
  4006be:	d016      	beq.n	4006ee <udi_cdc_comm_setup+0xa2>
  4006c0:	e017      	b.n	4006f2 <udi_cdc_comm_setup+0xa6>
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
  4006c2:	4b0f      	ldr	r3, [pc, #60]	; (400700 <udi_cdc_comm_setup+0xb4>)
  4006c4:	88db      	ldrh	r3, [r3, #6]
				if (sizeof(usb_cdc_line_coding_t) !=
  4006c6:	2b07      	cmp	r3, #7
  4006c8:	d001      	beq.n	4006ce <udi_cdc_comm_setup+0x82>
					return false; // Error for USB host
  4006ca:	2300      	movs	r3, #0
  4006cc:	e012      	b.n	4006f4 <udi_cdc_comm_setup+0xa8>
				udd_g_ctrlreq.callback =
  4006ce:	4b0c      	ldr	r3, [pc, #48]	; (400700 <udi_cdc_comm_setup+0xb4>)
  4006d0:	4a0d      	ldr	r2, [pc, #52]	; (400708 <udi_cdc_comm_setup+0xbc>)
  4006d2:	611a      	str	r2, [r3, #16]
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
						(uint8_t *) &
						udi_cdc_line_coding[port];
  4006d4:	79fa      	ldrb	r2, [r7, #7]
						(uint8_t *) &
  4006d6:	4613      	mov	r3, r2
  4006d8:	00db      	lsls	r3, r3, #3
  4006da:	1a9b      	subs	r3, r3, r2
  4006dc:	4a09      	ldr	r2, [pc, #36]	; (400704 <udi_cdc_comm_setup+0xb8>)
  4006de:	4413      	add	r3, r2
				udd_g_ctrlreq.payload =
  4006e0:	4a07      	ldr	r2, [pc, #28]	; (400700 <udi_cdc_comm_setup+0xb4>)
  4006e2:	6093      	str	r3, [r2, #8]
				udd_g_ctrlreq.payload_size =
  4006e4:	4b06      	ldr	r3, [pc, #24]	; (400700 <udi_cdc_comm_setup+0xb4>)
  4006e6:	2207      	movs	r2, #7
  4006e8:	819a      	strh	r2, [r3, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
  4006ea:	2301      	movs	r3, #1
  4006ec:	e002      	b.n	4006f4 <udi_cdc_comm_setup+0xa8>
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_DTE_PRESENT)));
				UDI_CDC_SET_RTS_EXT(port, (0 !=
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
  4006ee:	2301      	movs	r3, #1
  4006f0:	e000      	b.n	4006f4 <udi_cdc_comm_setup+0xa8>
			}
		}
	}
	return false;  // request Not supported
  4006f2:	2300      	movs	r3, #0
}
  4006f4:	4618      	mov	r0, r3
  4006f6:	3708      	adds	r7, #8
  4006f8:	46bd      	mov	sp, r7
  4006fa:	bd80      	pop	{r7, pc}
  4006fc:	00400749 	.word	0x00400749
  400700:	20000e34 	.word	0x20000e34
  400704:	20000a74 	.word	0x20000a74
  400708:	00400779 	.word	0x00400779

0040070c <udi_cdc_data_setup>:

bool udi_cdc_data_setup(void)
{
  40070c:	b480      	push	{r7}
  40070e:	af00      	add	r7, sp, #0
	return false;  // request Not supported
  400710:	2300      	movs	r3, #0
}
  400712:	4618      	mov	r0, r3
  400714:	46bd      	mov	sp, r7
  400716:	f85d 7b04 	ldr.w	r7, [sp], #4
  40071a:	4770      	bx	lr

0040071c <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
  40071c:	b480      	push	{r7}
  40071e:	af00      	add	r7, sp, #0
	return 0;      // CDC don't have multiple alternate setting
  400720:	2300      	movs	r3, #0
}
  400722:	4618      	mov	r0, r3
  400724:	46bd      	mov	sp, r7
  400726:	f85d 7b04 	ldr.w	r7, [sp], #4
  40072a:	4770      	bx	lr

0040072c <udi_cdc_data_sof_notify>:

void udi_cdc_data_sof_notify(void)
{
  40072c:	b580      	push	{r7, lr}
  40072e:	af00      	add	r7, sp, #0
	static uint8_t port_notify = 0;

	// A call of udi_cdc_data_sof_notify() is done for each port
	udi_cdc_tx_send(port_notify);
  400730:	4b03      	ldr	r3, [pc, #12]	; (400740 <udi_cdc_data_sof_notify+0x14>)
  400732:	781b      	ldrb	r3, [r3, #0]
  400734:	4618      	mov	r0, r3
  400736:	4b03      	ldr	r3, [pc, #12]	; (400744 <udi_cdc_data_sof_notify+0x18>)
  400738:	4798      	blx	r3
	port_notify++;
	if (port_notify >= UDI_CDC_PORT_NB) {
		port_notify = 0;
	}
#endif
}
  40073a:	bf00      	nop
  40073c:	bd80      	pop	{r7, pc}
  40073e:	bf00      	nop
  400740:	20000bb1 	.word	0x20000bb1
  400744:	004009a5 	.word	0x004009a5

00400748 <udi_cdc_setup_to_port>:

//-------------------------------------------------
//------- Internal routines to control serial line

static uint8_t udi_cdc_setup_to_port(void)
{
  400748:	b480      	push	{r7}
  40074a:	b083      	sub	sp, #12
  40074c:	af00      	add	r7, sp, #0
	uint8_t port;

	switch (udd_g_ctrlreq.req.wIndex & 0xFF) {
  40074e:	4b09      	ldr	r3, [pc, #36]	; (400774 <udi_cdc_setup_to_port+0x2c>)
  400750:	889b      	ldrh	r3, [r3, #4]
  400752:	b2db      	uxtb	r3, r3
  400754:	2b00      	cmp	r3, #0
  400756:	d102      	bne.n	40075e <udi_cdc_setup_to_port+0x16>
#define UDI_CDC_IFACE_COMM_TO_PORT(iface, unused) \
	case UDI_CDC_COMM_IFACE_NUMBER_##iface: \
		port = iface; \
		break;
	MREPEAT(UDI_CDC_PORT_NB, UDI_CDC_IFACE_COMM_TO_PORT, ~)
  400758:	2300      	movs	r3, #0
  40075a:	71fb      	strb	r3, [r7, #7]
  40075c:	e002      	b.n	400764 <udi_cdc_setup_to_port+0x1c>
#undef UDI_CDC_IFACE_COMM_TO_PORT
	default:
		port = 0;
  40075e:	2300      	movs	r3, #0
  400760:	71fb      	strb	r3, [r7, #7]
		break;
  400762:	bf00      	nop
	}
	return port;
  400764:	79fb      	ldrb	r3, [r7, #7]
}
  400766:	4618      	mov	r0, r3
  400768:	370c      	adds	r7, #12
  40076a:	46bd      	mov	sp, r7
  40076c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400770:	4770      	bx	lr
  400772:	bf00      	nop
  400774:	20000e34 	.word	0x20000e34

00400778 <udi_cdc_line_coding_received>:

static void udi_cdc_line_coding_received(void)
{
  400778:	b580      	push	{r7, lr}
  40077a:	b082      	sub	sp, #8
  40077c:	af00      	add	r7, sp, #0
	uint8_t port = udi_cdc_setup_to_port();
  40077e:	4b04      	ldr	r3, [pc, #16]	; (400790 <udi_cdc_line_coding_received+0x18>)
  400780:	4798      	blx	r3
  400782:	4603      	mov	r3, r0
  400784:	71fb      	strb	r3, [r7, #7]
	UNUSED(port);

	UDI_CDC_SET_CODING_EXT(port, (&udi_cdc_line_coding[port]));
}
  400786:	bf00      	nop
  400788:	3708      	adds	r7, #8
  40078a:	46bd      	mov	sp, r7
  40078c:	bd80      	pop	{r7, pc}
  40078e:	bf00      	nop
  400790:	00400749 	.word	0x00400749

00400794 <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(uint8_t port)
{
  400794:	b590      	push	{r4, r7, lr}
  400796:	b089      	sub	sp, #36	; 0x24
  400798:	af02      	add	r7, sp, #8
  40079a:	4603      	mov	r3, r0
  40079c:	71fb      	strb	r3, [r7, #7]
	irqflags_t flags;
	uint8_t buf_sel_trans;
	udd_ep_id_t ep;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
  40079e:	2300      	movs	r3, #0
  4007a0:	71fb      	strb	r3, [r7, #7]
#endif

	flags = cpu_irq_save();
  4007a2:	4b2b      	ldr	r3, [pc, #172]	; (400850 <udi_cdc_rx_start+0xbc>)
  4007a4:	4798      	blx	r3
  4007a6:	6138      	str	r0, [r7, #16]
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
  4007a8:	79fb      	ldrb	r3, [r7, #7]
  4007aa:	4a2a      	ldr	r2, [pc, #168]	; (400854 <udi_cdc_rx_start+0xc0>)
  4007ac:	5cd3      	ldrb	r3, [r2, r3]
  4007ae:	73fb      	strb	r3, [r7, #15]
	if (udi_cdc_rx_trans_ongoing[port] ||
  4007b0:	79fb      	ldrb	r3, [r7, #7]
  4007b2:	4a29      	ldr	r2, [pc, #164]	; (400858 <udi_cdc_rx_start+0xc4>)
  4007b4:	5cd3      	ldrb	r3, [r2, r3]
  4007b6:	b2db      	uxtb	r3, r3
  4007b8:	2b00      	cmp	r3, #0
  4007ba:	d10e      	bne.n	4007da <udi_cdc_rx_start+0x46>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
  4007bc:	79fb      	ldrb	r3, [r7, #7]
  4007be:	4a27      	ldr	r2, [pc, #156]	; (40085c <udi_cdc_rx_start+0xc8>)
  4007c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  4007c4:	b29a      	uxth	r2, r3
  4007c6:	79f9      	ldrb	r1, [r7, #7]
  4007c8:	7bfb      	ldrb	r3, [r7, #15]
  4007ca:	4825      	ldr	r0, [pc, #148]	; (400860 <udi_cdc_rx_start+0xcc>)
  4007cc:	0049      	lsls	r1, r1, #1
  4007ce:	440b      	add	r3, r1
  4007d0:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
  4007d4:	b29b      	uxth	r3, r3
	if (udi_cdc_rx_trans_ongoing[port] ||
  4007d6:	429a      	cmp	r2, r3
  4007d8:	d204      	bcs.n	4007e4 <udi_cdc_rx_start+0x50>
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
  4007da:	6938      	ldr	r0, [r7, #16]
  4007dc:	4b21      	ldr	r3, [pc, #132]	; (400864 <udi_cdc_rx_start+0xd0>)
  4007de:	4798      	blx	r3
		return false;
  4007e0:	2300      	movs	r3, #0
  4007e2:	e031      	b.n	400848 <udi_cdc_rx_start+0xb4>
	}

	// Change current buffer
	udi_cdc_rx_pos[port] = 0;
  4007e4:	79fb      	ldrb	r3, [r7, #7]
  4007e6:	4a1d      	ldr	r2, [pc, #116]	; (40085c <udi_cdc_rx_start+0xc8>)
  4007e8:	2100      	movs	r1, #0
  4007ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
  4007ee:	79fb      	ldrb	r3, [r7, #7]
  4007f0:	7bfa      	ldrb	r2, [r7, #15]
  4007f2:	2a00      	cmp	r2, #0
  4007f4:	bf0c      	ite	eq
  4007f6:	2201      	moveq	r2, #1
  4007f8:	2200      	movne	r2, #0
  4007fa:	b2d2      	uxtb	r2, r2
  4007fc:	4611      	mov	r1, r2
  4007fe:	4a15      	ldr	r2, [pc, #84]	; (400854 <udi_cdc_rx_start+0xc0>)
  400800:	54d1      	strb	r1, [r2, r3]

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing[port] = true;
  400802:	79fb      	ldrb	r3, [r7, #7]
  400804:	4a14      	ldr	r2, [pc, #80]	; (400858 <udi_cdc_rx_start+0xc4>)
  400806:	2101      	movs	r1, #1
  400808:	54d1      	strb	r1, [r2, r3]
	cpu_irq_restore(flags);
  40080a:	6938      	ldr	r0, [r7, #16]
  40080c:	4b15      	ldr	r3, [pc, #84]	; (400864 <udi_cdc_rx_start+0xd0>)
  40080e:	4798      	blx	r3

	if (udi_cdc_multi_is_rx_ready(port)) {
  400810:	79fb      	ldrb	r3, [r7, #7]
  400812:	4618      	mov	r0, r3
  400814:	4b14      	ldr	r3, [pc, #80]	; (400868 <udi_cdc_rx_start+0xd4>)
  400816:	4798      	blx	r3
		UDI_CDC_RX_NOTIFY(port);
	}
	// Send the buffer with enable of short packet
	switch (port) {
  400818:	79fb      	ldrb	r3, [r7, #7]
  40081a:	2b00      	cmp	r3, #0
  40081c:	d102      	bne.n	400824 <udi_cdc_rx_start+0x90>
#define UDI_CDC_PORT_TO_DATA_EP_OUT(index, unused) \
	case index: \
		ep = UDI_CDC_DATA_EP_OUT_##index; \
		break;
	MREPEAT(UDI_CDC_PORT_NB, UDI_CDC_PORT_TO_DATA_EP_OUT, ~)
  40081e:	2302      	movs	r3, #2
  400820:	75fb      	strb	r3, [r7, #23]
  400822:	e002      	b.n	40082a <udi_cdc_rx_start+0x96>
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
  400824:	2302      	movs	r3, #2
  400826:	75fb      	strb	r3, [r7, #23]
		break;
  400828:	bf00      	nop
	}
	return udd_ep_run(ep,
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
  40082a:	79fa      	ldrb	r2, [r7, #7]
  40082c:	7bfb      	ldrb	r3, [r7, #15]
  40082e:	0052      	lsls	r2, r2, #1
  400830:	4413      	add	r3, r2
  400832:	019b      	lsls	r3, r3, #6
  400834:	4a0d      	ldr	r2, [pc, #52]	; (40086c <udi_cdc_rx_start+0xd8>)
  400836:	441a      	add	r2, r3
	return udd_ep_run(ep,
  400838:	7df8      	ldrb	r0, [r7, #23]
  40083a:	4b0d      	ldr	r3, [pc, #52]	; (400870 <udi_cdc_rx_start+0xdc>)
  40083c:	9300      	str	r3, [sp, #0]
  40083e:	2340      	movs	r3, #64	; 0x40
  400840:	2101      	movs	r1, #1
  400842:	4c0c      	ldr	r4, [pc, #48]	; (400874 <udi_cdc_rx_start+0xe0>)
  400844:	47a0      	blx	r4
  400846:	4603      	mov	r3, r0
			UDI_CDC_RX_BUFFERS,
			udi_cdc_data_received);
}
  400848:	4618      	mov	r0, r3
  40084a:	371c      	adds	r7, #28
  40084c:	46bd      	mov	sp, r7
  40084e:	bd90      	pop	{r4, r7, pc}
  400850:	00400351 	.word	0x00400351
  400854:	20000b14 	.word	0x20000b14
  400858:	20000b1c 	.word	0x20000b1c
  40085c:	20000b18 	.word	0x20000b18
  400860:	20000b10 	.word	0x20000b10
  400864:	004003a9 	.word	0x004003a9
  400868:	00400bdd 	.word	0x00400bdd
  40086c:	20000a90 	.word	0x20000a90
  400870:	00400879 	.word	0x00400879
  400874:	004028cd 	.word	0x004028cd

00400878 <udi_cdc_data_received>:


static void udi_cdc_data_received(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
  400878:	b590      	push	{r4, r7, lr}
  40087a:	b087      	sub	sp, #28
  40087c:	af02      	add	r7, sp, #8
  40087e:	4603      	mov	r3, r0
  400880:	6039      	str	r1, [r7, #0]
  400882:	71fb      	strb	r3, [r7, #7]
  400884:	4613      	mov	r3, r2
  400886:	71bb      	strb	r3, [r7, #6]
	uint8_t buf_sel_trans;
	uint8_t port;

	switch (ep) {
  400888:	79bb      	ldrb	r3, [r7, #6]
  40088a:	2b02      	cmp	r3, #2
  40088c:	d102      	bne.n	400894 <udi_cdc_data_received+0x1c>
#define UDI_CDC_DATA_EP_OUT_TO_PORT(index, unused) \
	case UDI_CDC_DATA_EP_OUT_##index: \
		port = index; \
		break;
	MREPEAT(UDI_CDC_PORT_NB, UDI_CDC_DATA_EP_OUT_TO_PORT, ~)
  40088e:	2300      	movs	r3, #0
  400890:	73fb      	strb	r3, [r7, #15]
  400892:	e002      	b.n	40089a <udi_cdc_data_received+0x22>
#undef UDI_CDC_DATA_EP_OUT_TO_PORT
	default:
		port = 0;
  400894:	2300      	movs	r3, #0
  400896:	73fb      	strb	r3, [r7, #15]
		break;
  400898:	bf00      	nop
	}

	if (UDD_EP_TRANSFER_OK != status) {
  40089a:	79fb      	ldrb	r3, [r7, #7]
  40089c:	2b00      	cmp	r3, #0
  40089e:	d12e      	bne.n	4008fe <udi_cdc_data_received+0x86>
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
  4008a0:	7bfb      	ldrb	r3, [r7, #15]
  4008a2:	4a19      	ldr	r2, [pc, #100]	; (400908 <udi_cdc_data_received+0x90>)
  4008a4:	5cd3      	ldrb	r3, [r2, r3]
  4008a6:	b2db      	uxtb	r3, r3
  4008a8:	2b00      	cmp	r3, #0
  4008aa:	bf0c      	ite	eq
  4008ac:	2301      	moveq	r3, #1
  4008ae:	2300      	movne	r3, #0
  4008b0:	b2db      	uxtb	r3, r3
  4008b2:	73bb      	strb	r3, [r7, #14]
	if (!n) {
  4008b4:	683b      	ldr	r3, [r7, #0]
  4008b6:	2b00      	cmp	r3, #0
  4008b8:	d10e      	bne.n	4008d8 <udi_cdc_data_received+0x60>
		udd_ep_run( ep,
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
  4008ba:	7bfa      	ldrb	r2, [r7, #15]
  4008bc:	7bbb      	ldrb	r3, [r7, #14]
  4008be:	0052      	lsls	r2, r2, #1
  4008c0:	4413      	add	r3, r2
  4008c2:	019b      	lsls	r3, r3, #6
  4008c4:	4a11      	ldr	r2, [pc, #68]	; (40090c <udi_cdc_data_received+0x94>)
  4008c6:	441a      	add	r2, r3
		udd_ep_run( ep,
  4008c8:	79b8      	ldrb	r0, [r7, #6]
  4008ca:	4b11      	ldr	r3, [pc, #68]	; (400910 <udi_cdc_data_received+0x98>)
  4008cc:	9300      	str	r3, [sp, #0]
  4008ce:	2340      	movs	r3, #64	; 0x40
  4008d0:	2101      	movs	r1, #1
  4008d2:	4c10      	ldr	r4, [pc, #64]	; (400914 <udi_cdc_data_received+0x9c>)
  4008d4:	47a0      	blx	r4
				UDI_CDC_RX_BUFFERS,
				udi_cdc_data_received);
		return;
  4008d6:	e013      	b.n	400900 <udi_cdc_data_received+0x88>
	}
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
  4008d8:	7bfa      	ldrb	r2, [r7, #15]
  4008da:	7bbb      	ldrb	r3, [r7, #14]
  4008dc:	6839      	ldr	r1, [r7, #0]
  4008de:	b288      	uxth	r0, r1
  4008e0:	490d      	ldr	r1, [pc, #52]	; (400918 <udi_cdc_data_received+0xa0>)
  4008e2:	0052      	lsls	r2, r2, #1
  4008e4:	4413      	add	r3, r2
  4008e6:	4602      	mov	r2, r0
  4008e8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	udi_cdc_rx_trans_ongoing[port] = false;
  4008ec:	7bfb      	ldrb	r3, [r7, #15]
  4008ee:	4a0b      	ldr	r2, [pc, #44]	; (40091c <udi_cdc_data_received+0xa4>)
  4008f0:	2100      	movs	r1, #0
  4008f2:	54d1      	strb	r1, [r2, r3]
	udi_cdc_rx_start(port);
  4008f4:	7bfb      	ldrb	r3, [r7, #15]
  4008f6:	4618      	mov	r0, r3
  4008f8:	4b09      	ldr	r3, [pc, #36]	; (400920 <udi_cdc_data_received+0xa8>)
  4008fa:	4798      	blx	r3
  4008fc:	e000      	b.n	400900 <udi_cdc_data_received+0x88>
		return;
  4008fe:	bf00      	nop
}
  400900:	3714      	adds	r7, #20
  400902:	46bd      	mov	sp, r7
  400904:	bd90      	pop	{r4, r7, pc}
  400906:	bf00      	nop
  400908:	20000b14 	.word	0x20000b14
  40090c:	20000a90 	.word	0x20000a90
  400910:	00400879 	.word	0x00400879
  400914:	004028cd 	.word	0x004028cd
  400918:	20000b10 	.word	0x20000b10
  40091c:	20000b1c 	.word	0x20000b1c
  400920:	00400795 	.word	0x00400795

00400924 <udi_cdc_data_sent>:


static void udi_cdc_data_sent(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
  400924:	b580      	push	{r7, lr}
  400926:	b084      	sub	sp, #16
  400928:	af00      	add	r7, sp, #0
  40092a:	4603      	mov	r3, r0
  40092c:	6039      	str	r1, [r7, #0]
  40092e:	71fb      	strb	r3, [r7, #7]
  400930:	4613      	mov	r3, r2
  400932:	71bb      	strb	r3, [r7, #6]
	uint8_t port;
	UNUSED(n);

	switch (ep) {
  400934:	79bb      	ldrb	r3, [r7, #6]
  400936:	2b81      	cmp	r3, #129	; 0x81
  400938:	d102      	bne.n	400940 <udi_cdc_data_sent+0x1c>
#define UDI_CDC_DATA_EP_IN_TO_PORT(index, unused) \
	case UDI_CDC_DATA_EP_IN_##index: \
		port = index; \
		break;
	MREPEAT(UDI_CDC_PORT_NB, UDI_CDC_DATA_EP_IN_TO_PORT, ~)
  40093a:	2300      	movs	r3, #0
  40093c:	73fb      	strb	r3, [r7, #15]
  40093e:	e002      	b.n	400946 <udi_cdc_data_sent+0x22>
#undef UDI_CDC_DATA_EP_IN_TO_PORT
	default:
		port = 0;
  400940:	2300      	movs	r3, #0
  400942:	73fb      	strb	r3, [r7, #15]
		break;
  400944:	bf00      	nop
	}

	if (UDD_EP_TRANSFER_OK != status) {
  400946:	79fb      	ldrb	r3, [r7, #7]
  400948:	2b00      	cmp	r3, #0
  40094a:	d11d      	bne.n	400988 <udi_cdc_data_sent+0x64>
		// Abort transfer
		return;
	}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
  40094c:	7bfb      	ldrb	r3, [r7, #15]
  40094e:	7bfa      	ldrb	r2, [r7, #15]
  400950:	490f      	ldr	r1, [pc, #60]	; (400990 <udi_cdc_data_sent+0x6c>)
  400952:	5c8a      	ldrb	r2, [r1, r2]
  400954:	b2d2      	uxtb	r2, r2
  400956:	2a00      	cmp	r2, #0
  400958:	bf0c      	ite	eq
  40095a:	2201      	moveq	r2, #1
  40095c:	2200      	movne	r2, #0
  40095e:	b2d2      	uxtb	r2, r2
  400960:	4611      	mov	r1, r2
  400962:	4a0c      	ldr	r2, [pc, #48]	; (400994 <udi_cdc_data_sent+0x70>)
  400964:	005b      	lsls	r3, r3, #1
  400966:	440b      	add	r3, r1
  400968:	2100      	movs	r1, #0
  40096a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	udi_cdc_tx_both_buf_to_send[port] = false;
  40096e:	7bfb      	ldrb	r3, [r7, #15]
  400970:	4a09      	ldr	r2, [pc, #36]	; (400998 <udi_cdc_data_sent+0x74>)
  400972:	2100      	movs	r1, #0
  400974:	54d1      	strb	r1, [r2, r3]
	udi_cdc_tx_trans_ongoing[port] = false;
  400976:	7bfb      	ldrb	r3, [r7, #15]
  400978:	4a08      	ldr	r2, [pc, #32]	; (40099c <udi_cdc_data_sent+0x78>)
  40097a:	2100      	movs	r1, #0
  40097c:	54d1      	strb	r1, [r2, r3]

	if (n != 0) {
		UDI_CDC_TX_EMPTY_NOTIFY(port);
	}
	udi_cdc_tx_send(port);
  40097e:	7bfb      	ldrb	r3, [r7, #15]
  400980:	4618      	mov	r0, r3
  400982:	4b07      	ldr	r3, [pc, #28]	; (4009a0 <udi_cdc_data_sent+0x7c>)
  400984:	4798      	blx	r3
  400986:	e000      	b.n	40098a <udi_cdc_data_sent+0x66>
		return;
  400988:	bf00      	nop
}
  40098a:	3710      	adds	r7, #16
  40098c:	46bd      	mov	sp, r7
  40098e:	bd80      	pop	{r7, pc}
  400990:	20000ba4 	.word	0x20000ba4
  400994:	20000ba0 	.word	0x20000ba0
  400998:	20000bb0 	.word	0x20000bb0
  40099c:	20000bac 	.word	0x20000bac
  4009a0:	004009a5 	.word	0x004009a5

004009a4 <udi_cdc_tx_send>:


static void udi_cdc_tx_send(uint8_t port)
{
  4009a4:	b590      	push	{r4, r7, lr}
  4009a6:	b089      	sub	sp, #36	; 0x24
  4009a8:	af02      	add	r7, sp, #8
  4009aa:	4603      	mov	r3, r0
  4009ac:	71fb      	strb	r3, [r7, #7]
	bool b_short_packet;
	udd_ep_id_t ep;
	static uint16_t sof_zlp_counter = 0;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
  4009ae:	2300      	movs	r3, #0
  4009b0:	71fb      	strb	r3, [r7, #7]
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
  4009b2:	79fb      	ldrb	r3, [r7, #7]
  4009b4:	4a62      	ldr	r2, [pc, #392]	; (400b40 <udi_cdc_tx_send+0x19c>)
  4009b6:	5cd3      	ldrb	r3, [r2, r3]
  4009b8:	b2db      	uxtb	r3, r3
  4009ba:	2b00      	cmp	r3, #0
  4009bc:	f040 80ba 	bne.w	400b34 <udi_cdc_tx_send+0x190>
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
  4009c0:	4b60      	ldr	r3, [pc, #384]	; (400b44 <udi_cdc_tx_send+0x1a0>)
  4009c2:	4798      	blx	r3
  4009c4:	4603      	mov	r3, r0
  4009c6:	2b00      	cmp	r3, #0
  4009c8:	d009      	beq.n	4009de <udi_cdc_tx_send+0x3a>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
  4009ca:	79fb      	ldrb	r3, [r7, #7]
  4009cc:	4a5e      	ldr	r2, [pc, #376]	; (400b48 <udi_cdc_tx_send+0x1a4>)
  4009ce:	f832 4013 	ldrh.w	r4, [r2, r3, lsl #1]
  4009d2:	4b5e      	ldr	r3, [pc, #376]	; (400b4c <udi_cdc_tx_send+0x1a8>)
  4009d4:	4798      	blx	r3
  4009d6:	4603      	mov	r3, r0
  4009d8:	429c      	cmp	r4, r3
  4009da:	d10a      	bne.n	4009f2 <udi_cdc_tx_send+0x4e>
			return; // Wait next SOF to send next data
  4009dc:	e0ad      	b.n	400b3a <udi_cdc_tx_send+0x196>
		}
	}else{
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
  4009de:	79fb      	ldrb	r3, [r7, #7]
  4009e0:	4a59      	ldr	r2, [pc, #356]	; (400b48 <udi_cdc_tx_send+0x1a4>)
  4009e2:	f832 4013 	ldrh.w	r4, [r2, r3, lsl #1]
  4009e6:	4b5a      	ldr	r3, [pc, #360]	; (400b50 <udi_cdc_tx_send+0x1ac>)
  4009e8:	4798      	blx	r3
  4009ea:	4603      	mov	r3, r0
  4009ec:	429c      	cmp	r4, r3
  4009ee:	f000 80a3 	beq.w	400b38 <udi_cdc_tx_send+0x194>
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
  4009f2:	4b58      	ldr	r3, [pc, #352]	; (400b54 <udi_cdc_tx_send+0x1b0>)
  4009f4:	4798      	blx	r3
  4009f6:	6138      	str	r0, [r7, #16]
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
  4009f8:	79fb      	ldrb	r3, [r7, #7]
  4009fa:	4a57      	ldr	r2, [pc, #348]	; (400b58 <udi_cdc_tx_send+0x1b4>)
  4009fc:	5cd3      	ldrb	r3, [r2, r3]
  4009fe:	75fb      	strb	r3, [r7, #23]
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
  400a00:	79fa      	ldrb	r2, [r7, #7]
  400a02:	7dfb      	ldrb	r3, [r7, #23]
  400a04:	4955      	ldr	r1, [pc, #340]	; (400b5c <udi_cdc_tx_send+0x1b8>)
  400a06:	0052      	lsls	r2, r2, #1
  400a08:	4413      	add	r3, r2
  400a0a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
  400a0e:	2b00      	cmp	r3, #0
  400a10:	d11f      	bne.n	400a52 <udi_cdc_tx_send+0xae>
		sof_zlp_counter++;
  400a12:	4b53      	ldr	r3, [pc, #332]	; (400b60 <udi_cdc_tx_send+0x1bc>)
  400a14:	881b      	ldrh	r3, [r3, #0]
  400a16:	3301      	adds	r3, #1
  400a18:	b29a      	uxth	r2, r3
  400a1a:	4b51      	ldr	r3, [pc, #324]	; (400b60 <udi_cdc_tx_send+0x1bc>)
  400a1c:	801a      	strh	r2, [r3, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
  400a1e:	4b49      	ldr	r3, [pc, #292]	; (400b44 <udi_cdc_tx_send+0x1a0>)
  400a20:	4798      	blx	r3
  400a22:	4603      	mov	r3, r0
  400a24:	f083 0301 	eor.w	r3, r3, #1
  400a28:	b2db      	uxtb	r3, r3
  400a2a:	2b00      	cmp	r3, #0
  400a2c:	d003      	beq.n	400a36 <udi_cdc_tx_send+0x92>
  400a2e:	4b4c      	ldr	r3, [pc, #304]	; (400b60 <udi_cdc_tx_send+0x1bc>)
  400a30:	881b      	ldrh	r3, [r3, #0]
  400a32:	2b63      	cmp	r3, #99	; 0x63
  400a34:	d909      	bls.n	400a4a <udi_cdc_tx_send+0xa6>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
  400a36:	4b43      	ldr	r3, [pc, #268]	; (400b44 <udi_cdc_tx_send+0x1a0>)
  400a38:	4798      	blx	r3
  400a3a:	4603      	mov	r3, r0
  400a3c:	2b00      	cmp	r3, #0
  400a3e:	d008      	beq.n	400a52 <udi_cdc_tx_send+0xae>
  400a40:	4b47      	ldr	r3, [pc, #284]	; (400b60 <udi_cdc_tx_send+0x1bc>)
  400a42:	881b      	ldrh	r3, [r3, #0]
  400a44:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
  400a48:	d203      	bcs.n	400a52 <udi_cdc_tx_send+0xae>
			cpu_irq_restore(flags);
  400a4a:	6938      	ldr	r0, [r7, #16]
  400a4c:	4b45      	ldr	r3, [pc, #276]	; (400b64 <udi_cdc_tx_send+0x1c0>)
  400a4e:	4798      	blx	r3
			return;
  400a50:	e073      	b.n	400b3a <udi_cdc_tx_send+0x196>
		}
	}
	sof_zlp_counter = 0;
  400a52:	4b43      	ldr	r3, [pc, #268]	; (400b60 <udi_cdc_tx_send+0x1bc>)
  400a54:	2200      	movs	r2, #0
  400a56:	801a      	strh	r2, [r3, #0]

	if (!udi_cdc_tx_both_buf_to_send[port]) {
  400a58:	79fb      	ldrb	r3, [r7, #7]
  400a5a:	4a43      	ldr	r2, [pc, #268]	; (400b68 <udi_cdc_tx_send+0x1c4>)
  400a5c:	5cd3      	ldrb	r3, [r2, r3]
  400a5e:	b2db      	uxtb	r3, r3
  400a60:	f083 0301 	eor.w	r3, r3, #1
  400a64:	b2db      	uxtb	r3, r3
  400a66:	2b00      	cmp	r3, #0
  400a68:	d00a      	beq.n	400a80 <udi_cdc_tx_send+0xdc>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
  400a6a:	79fb      	ldrb	r3, [r7, #7]
  400a6c:	7dfa      	ldrb	r2, [r7, #23]
  400a6e:	2a00      	cmp	r2, #0
  400a70:	bf0c      	ite	eq
  400a72:	2201      	moveq	r2, #1
  400a74:	2200      	movne	r2, #0
  400a76:	b2d2      	uxtb	r2, r2
  400a78:	4611      	mov	r1, r2
  400a7a:	4a37      	ldr	r2, [pc, #220]	; (400b58 <udi_cdc_tx_send+0x1b4>)
  400a7c:	54d1      	strb	r1, [r2, r3]
  400a7e:	e006      	b.n	400a8e <udi_cdc_tx_send+0xea>
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
  400a80:	7dfb      	ldrb	r3, [r7, #23]
  400a82:	2b00      	cmp	r3, #0
  400a84:	bf0c      	ite	eq
  400a86:	2301      	moveq	r3, #1
  400a88:	2300      	movne	r3, #0
  400a8a:	b2db      	uxtb	r3, r3
  400a8c:	75fb      	strb	r3, [r7, #23]
	}
	udi_cdc_tx_trans_ongoing[port] = true;
  400a8e:	79fb      	ldrb	r3, [r7, #7]
  400a90:	4a2b      	ldr	r2, [pc, #172]	; (400b40 <udi_cdc_tx_send+0x19c>)
  400a92:	2101      	movs	r1, #1
  400a94:	54d1      	strb	r1, [r2, r3]
	cpu_irq_restore(flags);
  400a96:	6938      	ldr	r0, [r7, #16]
  400a98:	4b32      	ldr	r3, [pc, #200]	; (400b64 <udi_cdc_tx_send+0x1c0>)
  400a9a:	4798      	blx	r3

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
  400a9c:	79fa      	ldrb	r2, [r7, #7]
  400a9e:	7dfb      	ldrb	r3, [r7, #23]
  400aa0:	492e      	ldr	r1, [pc, #184]	; (400b5c <udi_cdc_tx_send+0x1b8>)
  400aa2:	0052      	lsls	r2, r2, #1
  400aa4:	4413      	add	r3, r2
  400aa6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
  400aaa:	2b40      	cmp	r3, #64	; 0x40
  400aac:	bf14      	ite	ne
  400aae:	2301      	movne	r3, #1
  400ab0:	2300      	moveq	r3, #0
  400ab2:	73fb      	strb	r3, [r7, #15]
	if (b_short_packet) {
  400ab4:	7bfb      	ldrb	r3, [r7, #15]
  400ab6:	2b00      	cmp	r3, #0
  400ab8:	d016      	beq.n	400ae8 <udi_cdc_tx_send+0x144>
		if (udd_is_high_speed()) {
  400aba:	4b22      	ldr	r3, [pc, #136]	; (400b44 <udi_cdc_tx_send+0x1a0>)
  400abc:	4798      	blx	r3
  400abe:	4603      	mov	r3, r0
  400ac0:	2b00      	cmp	r3, #0
  400ac2:	d008      	beq.n	400ad6 <udi_cdc_tx_send+0x132>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
  400ac4:	79fc      	ldrb	r4, [r7, #7]
  400ac6:	4b21      	ldr	r3, [pc, #132]	; (400b4c <udi_cdc_tx_send+0x1a8>)
  400ac8:	4798      	blx	r3
  400aca:	4603      	mov	r3, r0
  400acc:	461a      	mov	r2, r3
  400ace:	4b1e      	ldr	r3, [pc, #120]	; (400b48 <udi_cdc_tx_send+0x1a4>)
  400ad0:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
  400ad4:	e00d      	b.n	400af2 <udi_cdc_tx_send+0x14e>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
  400ad6:	79fc      	ldrb	r4, [r7, #7]
  400ad8:	4b1d      	ldr	r3, [pc, #116]	; (400b50 <udi_cdc_tx_send+0x1ac>)
  400ada:	4798      	blx	r3
  400adc:	4603      	mov	r3, r0
  400ade:	461a      	mov	r2, r3
  400ae0:	4b19      	ldr	r3, [pc, #100]	; (400b48 <udi_cdc_tx_send+0x1a4>)
  400ae2:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
  400ae6:	e004      	b.n	400af2 <udi_cdc_tx_send+0x14e>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
  400ae8:	79fb      	ldrb	r3, [r7, #7]
  400aea:	4a17      	ldr	r2, [pc, #92]	; (400b48 <udi_cdc_tx_send+0x1a4>)
  400aec:	2100      	movs	r1, #0
  400aee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	}

	// Send the buffer with enable of short packet
	switch (port) {
  400af2:	79fb      	ldrb	r3, [r7, #7]
  400af4:	2b00      	cmp	r3, #0
  400af6:	d102      	bne.n	400afe <udi_cdc_tx_send+0x15a>
#define UDI_CDC_PORT_TO_DATA_EP_IN(index, unused) \
	case index: \
		ep = UDI_CDC_DATA_EP_IN_##index; \
		break;
	MREPEAT(UDI_CDC_PORT_NB, UDI_CDC_PORT_TO_DATA_EP_IN, ~)
  400af8:	2381      	movs	r3, #129	; 0x81
  400afa:	75bb      	strb	r3, [r7, #22]
  400afc:	e002      	b.n	400b04 <udi_cdc_tx_send+0x160>
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
  400afe:	2381      	movs	r3, #129	; 0x81
  400b00:	75bb      	strb	r3, [r7, #22]
		break;
  400b02:	bf00      	nop
	}
	udd_ep_run( ep,
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
  400b04:	79fa      	ldrb	r2, [r7, #7]
  400b06:	7dfb      	ldrb	r3, [r7, #23]
  400b08:	0052      	lsls	r2, r2, #1
  400b0a:	4413      	add	r3, r2
  400b0c:	019b      	lsls	r3, r3, #6
  400b0e:	4a17      	ldr	r2, [pc, #92]	; (400b6c <udi_cdc_tx_send+0x1c8>)
  400b10:	189c      	adds	r4, r3, r2
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
  400b12:	79fa      	ldrb	r2, [r7, #7]
  400b14:	7dfb      	ldrb	r3, [r7, #23]
  400b16:	4911      	ldr	r1, [pc, #68]	; (400b5c <udi_cdc_tx_send+0x1b8>)
  400b18:	0052      	lsls	r2, r2, #1
  400b1a:	4413      	add	r3, r2
  400b1c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
	udd_ep_run( ep,
  400b20:	461a      	mov	r2, r3
  400b22:	7bf9      	ldrb	r1, [r7, #15]
  400b24:	7db8      	ldrb	r0, [r7, #22]
  400b26:	4b12      	ldr	r3, [pc, #72]	; (400b70 <udi_cdc_tx_send+0x1cc>)
  400b28:	9300      	str	r3, [sp, #0]
  400b2a:	4613      	mov	r3, r2
  400b2c:	4622      	mov	r2, r4
  400b2e:	4c11      	ldr	r4, [pc, #68]	; (400b74 <udi_cdc_tx_send+0x1d0>)
  400b30:	47a0      	blx	r4
  400b32:	e002      	b.n	400b3a <udi_cdc_tx_send+0x196>
		return; // Already on going or wait next SOF to send next data
  400b34:	bf00      	nop
  400b36:	e000      	b.n	400b3a <udi_cdc_tx_send+0x196>
			return; // Wait next SOF to send next data
  400b38:	bf00      	nop
			udi_cdc_data_sent);
}
  400b3a:	371c      	adds	r7, #28
  400b3c:	46bd      	mov	sp, r7
  400b3e:	bd90      	pop	{r4, r7, pc}
  400b40:	20000bac 	.word	0x20000bac
  400b44:	004022dd 	.word	0x004022dd
  400b48:	20000ba8 	.word	0x20000ba8
  400b4c:	004023a1 	.word	0x004023a1
  400b50:	00402381 	.word	0x00402381
  400b54:	00400351 	.word	0x00400351
  400b58:	20000ba4 	.word	0x20000ba4
  400b5c:	20000ba0 	.word	0x20000ba0
  400b60:	20000bb2 	.word	0x20000bb2
  400b64:	004003a9 	.word	0x004003a9
  400b68:	20000bb0 	.word	0x20000bb0
  400b6c:	20000b20 	.word	0x20000b20
  400b70:	00400925 	.word	0x00400925
  400b74:	004028cd 	.word	0x004028cd

00400b78 <udi_cdc_multi_get_nb_received_data>:
{
	udi_cdc_ctrl_state_change(port, true, CDC_SERIAL_STATE_OVERRUN);
}

iram_size_t udi_cdc_multi_get_nb_received_data(uint8_t port)
{
  400b78:	b580      	push	{r7, lr}
  400b7a:	b086      	sub	sp, #24
  400b7c:	af00      	add	r7, sp, #0
  400b7e:	4603      	mov	r3, r0
  400b80:	71fb      	strb	r3, [r7, #7]
	irqflags_t flags;
	uint16_t pos;
	iram_size_t nb_received;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
  400b82:	2300      	movs	r3, #0
  400b84:	71fb      	strb	r3, [r7, #7]
#endif
	flags = cpu_irq_save();
  400b86:	4b10      	ldr	r3, [pc, #64]	; (400bc8 <udi_cdc_multi_get_nb_received_data+0x50>)
  400b88:	4798      	blx	r3
  400b8a:	6178      	str	r0, [r7, #20]
	pos = udi_cdc_rx_pos[port];
  400b8c:	79fb      	ldrb	r3, [r7, #7]
  400b8e:	4a0f      	ldr	r2, [pc, #60]	; (400bcc <udi_cdc_multi_get_nb_received_data+0x54>)
  400b90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  400b94:	827b      	strh	r3, [r7, #18]
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
  400b96:	79fb      	ldrb	r3, [r7, #7]
  400b98:	79fa      	ldrb	r2, [r7, #7]
  400b9a:	490d      	ldr	r1, [pc, #52]	; (400bd0 <udi_cdc_multi_get_nb_received_data+0x58>)
  400b9c:	5c8a      	ldrb	r2, [r1, r2]
  400b9e:	b2d2      	uxtb	r2, r2
  400ba0:	4611      	mov	r1, r2
  400ba2:	4a0c      	ldr	r2, [pc, #48]	; (400bd4 <udi_cdc_multi_get_nb_received_data+0x5c>)
  400ba4:	005b      	lsls	r3, r3, #1
  400ba6:	440b      	add	r3, r1
  400ba8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  400bac:	b29b      	uxth	r3, r3
  400bae:	461a      	mov	r2, r3
  400bb0:	8a7b      	ldrh	r3, [r7, #18]
  400bb2:	1ad3      	subs	r3, r2, r3
  400bb4:	60fb      	str	r3, [r7, #12]
	cpu_irq_restore(flags);
  400bb6:	6978      	ldr	r0, [r7, #20]
  400bb8:	4b07      	ldr	r3, [pc, #28]	; (400bd8 <udi_cdc_multi_get_nb_received_data+0x60>)
  400bba:	4798      	blx	r3
	return nb_received;
  400bbc:	68fb      	ldr	r3, [r7, #12]
}
  400bbe:	4618      	mov	r0, r3
  400bc0:	3718      	adds	r7, #24
  400bc2:	46bd      	mov	sp, r7
  400bc4:	bd80      	pop	{r7, pc}
  400bc6:	bf00      	nop
  400bc8:	00400351 	.word	0x00400351
  400bcc:	20000b18 	.word	0x20000b18
  400bd0:	20000b14 	.word	0x20000b14
  400bd4:	20000b10 	.word	0x20000b10
  400bd8:	004003a9 	.word	0x004003a9

00400bdc <udi_cdc_multi_is_rx_ready>:
{
	return udi_cdc_multi_get_nb_received_data(0);
}

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
  400bdc:	b580      	push	{r7, lr}
  400bde:	b082      	sub	sp, #8
  400be0:	af00      	add	r7, sp, #0
  400be2:	4603      	mov	r3, r0
  400be4:	71fb      	strb	r3, [r7, #7]
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
  400be6:	79fb      	ldrb	r3, [r7, #7]
  400be8:	4618      	mov	r0, r3
  400bea:	4b06      	ldr	r3, [pc, #24]	; (400c04 <udi_cdc_multi_is_rx_ready+0x28>)
  400bec:	4798      	blx	r3
  400bee:	4603      	mov	r3, r0
  400bf0:	2b00      	cmp	r3, #0
  400bf2:	bf14      	ite	ne
  400bf4:	2301      	movne	r3, #1
  400bf6:	2300      	moveq	r3, #0
  400bf8:	b2db      	uxtb	r3, r3
}
  400bfa:	4618      	mov	r0, r3
  400bfc:	3708      	adds	r7, #8
  400bfe:	46bd      	mov	sp, r7
  400c00:	bd80      	pop	{r7, pc}
  400c02:	bf00      	nop
  400c04:	00400b79 	.word	0x00400b79

00400c08 <udc_get_eof_conf>:
 * \brief Returns a value to check the end of USB Configuration descriptor
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
  400c08:	b480      	push	{r7}
  400c0a:	af00      	add	r7, sp, #0
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
  400c0c:	4b06      	ldr	r3, [pc, #24]	; (400c28 <udc_get_eof_conf+0x20>)
  400c0e:	681b      	ldr	r3, [r3, #0]
  400c10:	681b      	ldr	r3, [r3, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
  400c12:	4a05      	ldr	r2, [pc, #20]	; (400c28 <udc_get_eof_conf+0x20>)
  400c14:	6812      	ldr	r2, [r2, #0]
  400c16:	6812      	ldr	r2, [r2, #0]
  400c18:	8852      	ldrh	r2, [r2, #2]
  400c1a:	b292      	uxth	r2, r2
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
  400c1c:	4413      	add	r3, r2
}
  400c1e:	4618      	mov	r0, r3
  400c20:	46bd      	mov	sp, r7
  400c22:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c26:	4770      	bx	lr
  400c28:	20000bc0 	.word	0x20000bc0

00400c2c <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
  400c2c:	b580      	push	{r7, lr}
  400c2e:	b084      	sub	sp, #16
  400c30:	af00      	add	r7, sp, #0
  400c32:	6078      	str	r0, [r7, #4]
  400c34:	460b      	mov	r3, r1
  400c36:	70fb      	strb	r3, [r7, #3]
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
  400c38:	4b12      	ldr	r3, [pc, #72]	; (400c84 <udc_next_desc_in_iface+0x58>)
  400c3a:	4798      	blx	r3
  400c3c:	60f8      	str	r0, [r7, #12]
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
  400c3e:	687b      	ldr	r3, [r7, #4]
  400c40:	781b      	ldrb	r3, [r3, #0]
  400c42:	461a      	mov	r2, r3
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
  400c44:	687b      	ldr	r3, [r7, #4]
  400c46:	4413      	add	r3, r2
  400c48:	607b      	str	r3, [r7, #4]
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
  400c4a:	e010      	b.n	400c6e <udc_next_desc_in_iface+0x42>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
  400c4c:	687b      	ldr	r3, [r7, #4]
  400c4e:	785b      	ldrb	r3, [r3, #1]
  400c50:	2b04      	cmp	r3, #4
  400c52:	d011      	beq.n	400c78 <udc_next_desc_in_iface+0x4c>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
  400c54:	687b      	ldr	r3, [r7, #4]
  400c56:	785b      	ldrb	r3, [r3, #1]
  400c58:	78fa      	ldrb	r2, [r7, #3]
  400c5a:	429a      	cmp	r2, r3
  400c5c:	d101      	bne.n	400c62 <udc_next_desc_in_iface+0x36>
			return desc; // Specific descriptor found
  400c5e:	687b      	ldr	r3, [r7, #4]
  400c60:	e00c      	b.n	400c7c <udc_next_desc_in_iface+0x50>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
  400c62:	687b      	ldr	r3, [r7, #4]
  400c64:	781b      	ldrb	r3, [r3, #0]
  400c66:	461a      	mov	r2, r3
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
  400c68:	687b      	ldr	r3, [r7, #4]
  400c6a:	4413      	add	r3, r2
  400c6c:	607b      	str	r3, [r7, #4]
	while (ptr_eof_desc > desc) {
  400c6e:	68fa      	ldr	r2, [r7, #12]
  400c70:	687b      	ldr	r3, [r7, #4]
  400c72:	429a      	cmp	r2, r3
  400c74:	d8ea      	bhi.n	400c4c <udc_next_desc_in_iface+0x20>
  400c76:	e000      	b.n	400c7a <udc_next_desc_in_iface+0x4e>
			break; // End of global interface descriptor
  400c78:	bf00      	nop
	}
	return NULL; // No specific descriptor found
  400c7a:	2300      	movs	r3, #0
}
  400c7c:	4618      	mov	r0, r3
  400c7e:	3710      	adds	r7, #16
  400c80:	46bd      	mov	sp, r7
  400c82:	bd80      	pop	{r7, pc}
  400c84:	00400c09 	.word	0x00400c09

00400c88 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
  400c88:	b580      	push	{r7, lr}
  400c8a:	b084      	sub	sp, #16
  400c8c:	af00      	add	r7, sp, #0
  400c8e:	4603      	mov	r3, r0
  400c90:	460a      	mov	r2, r1
  400c92:	71fb      	strb	r3, [r7, #7]
  400c94:	4613      	mov	r3, r2
  400c96:	71bb      	strb	r3, [r7, #6]
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
  400c98:	4b1e      	ldr	r3, [pc, #120]	; (400d14 <udc_update_iface_desc+0x8c>)
  400c9a:	781b      	ldrb	r3, [r3, #0]
  400c9c:	2b00      	cmp	r3, #0
  400c9e:	d101      	bne.n	400ca4 <udc_update_iface_desc+0x1c>
		return false;
  400ca0:	2300      	movs	r3, #0
  400ca2:	e032      	b.n	400d0a <udc_update_iface_desc+0x82>
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  400ca4:	4b1c      	ldr	r3, [pc, #112]	; (400d18 <udc_update_iface_desc+0x90>)
  400ca6:	681b      	ldr	r3, [r3, #0]
  400ca8:	681b      	ldr	r3, [r3, #0]
  400caa:	791b      	ldrb	r3, [r3, #4]
  400cac:	79fa      	ldrb	r2, [r7, #7]
  400cae:	429a      	cmp	r2, r3
  400cb0:	d301      	bcc.n	400cb6 <udc_update_iface_desc+0x2e>
		return false;
  400cb2:	2300      	movs	r3, #0
  400cb4:	e029      	b.n	400d0a <udc_update_iface_desc+0x82>
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;
  400cb6:	4b18      	ldr	r3, [pc, #96]	; (400d18 <udc_update_iface_desc+0x90>)
  400cb8:	681b      	ldr	r3, [r3, #0]
  400cba:	681b      	ldr	r3, [r3, #0]
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
  400cbc:	4a17      	ldr	r2, [pc, #92]	; (400d1c <udc_update_iface_desc+0x94>)
  400cbe:	6013      	str	r3, [r2, #0]

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
  400cc0:	4b17      	ldr	r3, [pc, #92]	; (400d20 <udc_update_iface_desc+0x98>)
  400cc2:	4798      	blx	r3
  400cc4:	60f8      	str	r0, [r7, #12]
	while (ptr_end_desc >
  400cc6:	e01a      	b.n	400cfe <udc_update_iface_desc+0x76>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
  400cc8:	4b14      	ldr	r3, [pc, #80]	; (400d1c <udc_update_iface_desc+0x94>)
  400cca:	681b      	ldr	r3, [r3, #0]
  400ccc:	785b      	ldrb	r3, [r3, #1]
  400cce:	2b04      	cmp	r3, #4
  400cd0:	d10d      	bne.n	400cee <udc_update_iface_desc+0x66>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
  400cd2:	4b12      	ldr	r3, [pc, #72]	; (400d1c <udc_update_iface_desc+0x94>)
  400cd4:	681b      	ldr	r3, [r3, #0]
  400cd6:	789b      	ldrb	r3, [r3, #2]
  400cd8:	79fa      	ldrb	r2, [r7, #7]
  400cda:	429a      	cmp	r2, r3
  400cdc:	d107      	bne.n	400cee <udc_update_iface_desc+0x66>
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
  400cde:	4b0f      	ldr	r3, [pc, #60]	; (400d1c <udc_update_iface_desc+0x94>)
  400ce0:	681b      	ldr	r3, [r3, #0]
  400ce2:	78db      	ldrb	r3, [r3, #3]
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
  400ce4:	79ba      	ldrb	r2, [r7, #6]
  400ce6:	429a      	cmp	r2, r3
  400ce8:	d101      	bne.n	400cee <udc_update_iface_desc+0x66>
				return true; // Interface found
  400cea:	2301      	movs	r3, #1
  400cec:	e00d      	b.n	400d0a <udc_update_iface_desc+0x82>
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
  400cee:	4b0b      	ldr	r3, [pc, #44]	; (400d1c <udc_update_iface_desc+0x94>)
  400cf0:	681b      	ldr	r3, [r3, #0]
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
  400cf2:	4a0a      	ldr	r2, [pc, #40]	; (400d1c <udc_update_iface_desc+0x94>)
  400cf4:	6812      	ldr	r2, [r2, #0]
  400cf6:	7812      	ldrb	r2, [r2, #0]
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
  400cf8:	4413      	add	r3, r2
  400cfa:	4a08      	ldr	r2, [pc, #32]	; (400d1c <udc_update_iface_desc+0x94>)
  400cfc:	6013      	str	r3, [r2, #0]
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
  400cfe:	4b07      	ldr	r3, [pc, #28]	; (400d1c <udc_update_iface_desc+0x94>)
  400d00:	681b      	ldr	r3, [r3, #0]
	while (ptr_end_desc >
  400d02:	68fa      	ldr	r2, [r7, #12]
  400d04:	429a      	cmp	r2, r3
  400d06:	d8df      	bhi.n	400cc8 <udc_update_iface_desc+0x40>
	}
	return false; // Interface not found
  400d08:	2300      	movs	r3, #0
}
  400d0a:	4618      	mov	r0, r3
  400d0c:	3710      	adds	r7, #16
  400d0e:	46bd      	mov	sp, r7
  400d10:	bd80      	pop	{r7, pc}
  400d12:	bf00      	nop
  400d14:	20000bbc 	.word	0x20000bbc
  400d18:	20000bc0 	.word	0x20000bc0
  400d1c:	20000bc4 	.word	0x20000bc4
  400d20:	00400c09 	.word	0x00400c09

00400d24 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
  400d24:	b580      	push	{r7, lr}
  400d26:	b084      	sub	sp, #16
  400d28:	af00      	add	r7, sp, #0
  400d2a:	4603      	mov	r3, r0
  400d2c:	71fb      	strb	r3, [r7, #7]
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
  400d2e:	79fb      	ldrb	r3, [r7, #7]
  400d30:	2100      	movs	r1, #0
  400d32:	4618      	mov	r0, r3
  400d34:	4b1e      	ldr	r3, [pc, #120]	; (400db0 <udc_iface_disable+0x8c>)
  400d36:	4798      	blx	r3
  400d38:	4603      	mov	r3, r0
  400d3a:	f083 0301 	eor.w	r3, r3, #1
  400d3e:	b2db      	uxtb	r3, r3
  400d40:	2b00      	cmp	r3, #0
  400d42:	d001      	beq.n	400d48 <udc_iface_disable+0x24>
		return false;
  400d44:	2300      	movs	r3, #0
  400d46:	e02f      	b.n	400da8 <udc_iface_disable+0x84>
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  400d48:	4b1a      	ldr	r3, [pc, #104]	; (400db4 <udc_iface_disable+0x90>)
  400d4a:	681b      	ldr	r3, [r3, #0]
  400d4c:	685a      	ldr	r2, [r3, #4]
  400d4e:	79fb      	ldrb	r3, [r7, #7]
  400d50:	009b      	lsls	r3, r3, #2
  400d52:	4413      	add	r3, r2
  400d54:	681b      	ldr	r3, [r3, #0]
  400d56:	60bb      	str	r3, [r7, #8]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400d58:	68bb      	ldr	r3, [r7, #8]
  400d5a:	68db      	ldr	r3, [r3, #12]
  400d5c:	4798      	blx	r3
  400d5e:	4603      	mov	r3, r0
  400d60:	461a      	mov	r2, r3
  400d62:	79fb      	ldrb	r3, [r7, #7]
  400d64:	4611      	mov	r1, r2
  400d66:	4618      	mov	r0, r3
  400d68:	4b11      	ldr	r3, [pc, #68]	; (400db0 <udc_iface_disable+0x8c>)
  400d6a:	4798      	blx	r3
  400d6c:	4603      	mov	r3, r0
  400d6e:	f083 0301 	eor.w	r3, r3, #1
  400d72:	b2db      	uxtb	r3, r3
  400d74:	2b00      	cmp	r3, #0
  400d76:	d001      	beq.n	400d7c <udc_iface_disable+0x58>
		return false;
  400d78:	2300      	movs	r3, #0
  400d7a:	e015      	b.n	400da8 <udc_iface_disable+0x84>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
  400d7c:	4b0e      	ldr	r3, [pc, #56]	; (400db8 <udc_iface_disable+0x94>)
  400d7e:	681b      	ldr	r3, [r3, #0]
  400d80:	60fb      	str	r3, [r7, #12]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400d82:	2105      	movs	r1, #5
  400d84:	68f8      	ldr	r0, [r7, #12]
  400d86:	4b0d      	ldr	r3, [pc, #52]	; (400dbc <udc_iface_disable+0x98>)
  400d88:	4798      	blx	r3
  400d8a:	60f8      	str	r0, [r7, #12]
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
  400d8c:	68fb      	ldr	r3, [r7, #12]
  400d8e:	2b00      	cmp	r3, #0
  400d90:	d005      	beq.n	400d9e <udc_iface_disable+0x7a>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
  400d92:	68fb      	ldr	r3, [r7, #12]
  400d94:	789b      	ldrb	r3, [r3, #2]
  400d96:	4618      	mov	r0, r3
  400d98:	4b09      	ldr	r3, [pc, #36]	; (400dc0 <udc_iface_disable+0x9c>)
  400d9a:	4798      	blx	r3
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400d9c:	e7f1      	b.n	400d82 <udc_iface_disable+0x5e>
				break;
  400d9e:	bf00      	nop
		}
	}
#endif

	// Disable interface
	udi_api->disable();
  400da0:	68bb      	ldr	r3, [r7, #8]
  400da2:	685b      	ldr	r3, [r3, #4]
  400da4:	4798      	blx	r3
	return true;
  400da6:	2301      	movs	r3, #1
}
  400da8:	4618      	mov	r0, r3
  400daa:	3710      	adds	r7, #16
  400dac:	46bd      	mov	sp, r7
  400dae:	bd80      	pop	{r7, pc}
  400db0:	00400c89 	.word	0x00400c89
  400db4:	20000bc0 	.word	0x20000bc0
  400db8:	20000bc4 	.word	0x20000bc4
  400dbc:	00400c2d 	.word	0x00400c2d
  400dc0:	004025c9 	.word	0x004025c9

00400dc4 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
  400dc4:	b580      	push	{r7, lr}
  400dc6:	b084      	sub	sp, #16
  400dc8:	af00      	add	r7, sp, #0
  400dca:	4603      	mov	r3, r0
  400dcc:	460a      	mov	r2, r1
  400dce:	71fb      	strb	r3, [r7, #7]
  400dd0:	4613      	mov	r3, r2
  400dd2:	71bb      	strb	r3, [r7, #6]
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
  400dd4:	79ba      	ldrb	r2, [r7, #6]
  400dd6:	79fb      	ldrb	r3, [r7, #7]
  400dd8:	4611      	mov	r1, r2
  400dda:	4618      	mov	r0, r3
  400ddc:	4b1a      	ldr	r3, [pc, #104]	; (400e48 <udc_iface_enable+0x84>)
  400dde:	4798      	blx	r3
  400de0:	4603      	mov	r3, r0
  400de2:	f083 0301 	eor.w	r3, r3, #1
  400de6:	b2db      	uxtb	r3, r3
  400de8:	2b00      	cmp	r3, #0
  400dea:	d001      	beq.n	400df0 <udc_iface_enable+0x2c>
		return false;
  400dec:	2300      	movs	r3, #0
  400dee:	e027      	b.n	400e40 <udc_iface_enable+0x7c>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
  400df0:	4b16      	ldr	r3, [pc, #88]	; (400e4c <udc_iface_enable+0x88>)
  400df2:	681b      	ldr	r3, [r3, #0]
  400df4:	60fb      	str	r3, [r7, #12]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400df6:	2105      	movs	r1, #5
  400df8:	68f8      	ldr	r0, [r7, #12]
  400dfa:	4b15      	ldr	r3, [pc, #84]	; (400e50 <udc_iface_enable+0x8c>)
  400dfc:	4798      	blx	r3
  400dfe:	60f8      	str	r0, [r7, #12]
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
  400e00:	68fb      	ldr	r3, [r7, #12]
  400e02:	2b00      	cmp	r3, #0
  400e04:	d011      	beq.n	400e2a <udc_iface_enable+0x66>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
  400e06:	68fb      	ldr	r3, [r7, #12]
  400e08:	7898      	ldrb	r0, [r3, #2]
  400e0a:	68fb      	ldr	r3, [r7, #12]
  400e0c:	78d9      	ldrb	r1, [r3, #3]
  400e0e:	68fb      	ldr	r3, [r7, #12]
  400e10:	889b      	ldrh	r3, [r3, #4]
  400e12:	b29b      	uxth	r3, r3
  400e14:	461a      	mov	r2, r3
  400e16:	4b0f      	ldr	r3, [pc, #60]	; (400e54 <udc_iface_enable+0x90>)
  400e18:	4798      	blx	r3
  400e1a:	4603      	mov	r3, r0
  400e1c:	f083 0301 	eor.w	r3, r3, #1
  400e20:	b2db      	uxtb	r3, r3
  400e22:	2b00      	cmp	r3, #0
  400e24:	d0e7      	beq.n	400df6 <udc_iface_enable+0x32>
				ep_desc->bmAttributes,
				le16_to_cpu
				(ep_desc->wMaxPacketSize))) {
			return false;
  400e26:	2300      	movs	r3, #0
  400e28:	e00a      	b.n	400e40 <udc_iface_enable+0x7c>
			break;
  400e2a:	bf00      	nop
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
  400e2c:	4b0a      	ldr	r3, [pc, #40]	; (400e58 <udc_iface_enable+0x94>)
  400e2e:	681b      	ldr	r3, [r3, #0]
  400e30:	685a      	ldr	r2, [r3, #4]
  400e32:	79fb      	ldrb	r3, [r7, #7]
  400e34:	009b      	lsls	r3, r3, #2
  400e36:	4413      	add	r3, r2
  400e38:	681b      	ldr	r3, [r3, #0]
  400e3a:	681b      	ldr	r3, [r3, #0]
  400e3c:	4798      	blx	r3
  400e3e:	4603      	mov	r3, r0
}
  400e40:	4618      	mov	r0, r3
  400e42:	3710      	adds	r7, #16
  400e44:	46bd      	mov	sp, r7
  400e46:	bd80      	pop	{r7, pc}
  400e48:	00400c89 	.word	0x00400c89
  400e4c:	20000bc4 	.word	0x20000bc4
  400e50:	00400c2d 	.word	0x00400c2d
  400e54:	004023d9 	.word	0x004023d9
  400e58:	20000bc0 	.word	0x20000bc0

00400e5c <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
  400e5c:	b580      	push	{r7, lr}
  400e5e:	b082      	sub	sp, #8
  400e60:	af00      	add	r7, sp, #0
	uint8_t iface_num;

	if (udc_num_configuration) {
  400e62:	4b0f      	ldr	r3, [pc, #60]	; (400ea0 <udc_reset+0x44>)
  400e64:	781b      	ldrb	r3, [r3, #0]
  400e66:	2b00      	cmp	r3, #0
  400e68:	d010      	beq.n	400e8c <udc_reset+0x30>
		for (iface_num = 0;
  400e6a:	2300      	movs	r3, #0
  400e6c:	71fb      	strb	r3, [r7, #7]
  400e6e:	e006      	b.n	400e7e <udc_reset+0x22>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
  400e70:	79fb      	ldrb	r3, [r7, #7]
  400e72:	4618      	mov	r0, r3
  400e74:	4b0b      	ldr	r3, [pc, #44]	; (400ea4 <udc_reset+0x48>)
  400e76:	4798      	blx	r3
				iface_num++) {
  400e78:	79fb      	ldrb	r3, [r7, #7]
  400e7a:	3301      	adds	r3, #1
  400e7c:	71fb      	strb	r3, [r7, #7]
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400e7e:	4b0a      	ldr	r3, [pc, #40]	; (400ea8 <udc_reset+0x4c>)
  400e80:	681b      	ldr	r3, [r3, #0]
  400e82:	681b      	ldr	r3, [r3, #0]
  400e84:	791b      	ldrb	r3, [r3, #4]
		for (iface_num = 0;
  400e86:	79fa      	ldrb	r2, [r7, #7]
  400e88:	429a      	cmp	r2, r3
  400e8a:	d3f1      	bcc.n	400e70 <udc_reset+0x14>
		}
	}
	udc_num_configuration = 0;
  400e8c:	4b04      	ldr	r3, [pc, #16]	; (400ea0 <udc_reset+0x44>)
  400e8e:	2200      	movs	r2, #0
  400e90:	701a      	strb	r2, [r3, #0]
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
  400e92:	4b06      	ldr	r3, [pc, #24]	; (400eac <udc_reset+0x50>)
  400e94:	2201      	movs	r2, #1
  400e96:	801a      	strh	r2, [r3, #0]
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
  400e98:	bf00      	nop
  400e9a:	3708      	adds	r7, #8
  400e9c:	46bd      	mov	sp, r7
  400e9e:	bd80      	pop	{r7, pc}
  400ea0:	20000bbc 	.word	0x20000bbc
  400ea4:	00400d25 	.word	0x00400d25
  400ea8:	20000bc0 	.word	0x20000bc0
  400eac:	20000bb4 	.word	0x20000bb4

00400eb0 <udc_sof_notify>:

void udc_sof_notify(void)
{
  400eb0:	b580      	push	{r7, lr}
  400eb2:	b082      	sub	sp, #8
  400eb4:	af00      	add	r7, sp, #0
	uint8_t iface_num;

	if (udc_num_configuration) {
  400eb6:	4b14      	ldr	r3, [pc, #80]	; (400f08 <udc_sof_notify+0x58>)
  400eb8:	781b      	ldrb	r3, [r3, #0]
  400eba:	2b00      	cmp	r3, #0
  400ebc:	d01f      	beq.n	400efe <udc_sof_notify+0x4e>
		for (iface_num = 0;
  400ebe:	2300      	movs	r3, #0
  400ec0:	71fb      	strb	r3, [r7, #7]
  400ec2:	e015      	b.n	400ef0 <udc_sof_notify+0x40>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
  400ec4:	4b11      	ldr	r3, [pc, #68]	; (400f0c <udc_sof_notify+0x5c>)
  400ec6:	681b      	ldr	r3, [r3, #0]
  400ec8:	685a      	ldr	r2, [r3, #4]
  400eca:	79fb      	ldrb	r3, [r7, #7]
  400ecc:	009b      	lsls	r3, r3, #2
  400ece:	4413      	add	r3, r2
  400ed0:	681b      	ldr	r3, [r3, #0]
  400ed2:	691b      	ldr	r3, [r3, #16]
  400ed4:	2b00      	cmp	r3, #0
  400ed6:	d008      	beq.n	400eea <udc_sof_notify+0x3a>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
  400ed8:	4b0c      	ldr	r3, [pc, #48]	; (400f0c <udc_sof_notify+0x5c>)
  400eda:	681b      	ldr	r3, [r3, #0]
  400edc:	685a      	ldr	r2, [r3, #4]
  400ede:	79fb      	ldrb	r3, [r7, #7]
  400ee0:	009b      	lsls	r3, r3, #2
  400ee2:	4413      	add	r3, r2
  400ee4:	681b      	ldr	r3, [r3, #0]
  400ee6:	691b      	ldr	r3, [r3, #16]
  400ee8:	4798      	blx	r3
				iface_num++) {
  400eea:	79fb      	ldrb	r3, [r7, #7]
  400eec:	3301      	adds	r3, #1
  400eee:	71fb      	strb	r3, [r7, #7]
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400ef0:	4b06      	ldr	r3, [pc, #24]	; (400f0c <udc_sof_notify+0x5c>)
  400ef2:	681b      	ldr	r3, [r3, #0]
  400ef4:	681b      	ldr	r3, [r3, #0]
  400ef6:	791b      	ldrb	r3, [r3, #4]
		for (iface_num = 0;
  400ef8:	79fa      	ldrb	r2, [r7, #7]
  400efa:	429a      	cmp	r2, r3
  400efc:	d3e2      	bcc.n	400ec4 <udc_sof_notify+0x14>
			}
		}
	}
}
  400efe:	bf00      	nop
  400f00:	3708      	adds	r7, #8
  400f02:	46bd      	mov	sp, r7
  400f04:	bd80      	pop	{r7, pc}
  400f06:	bf00      	nop
  400f08:	20000bbc 	.word	0x20000bbc
  400f0c:	20000bc0 	.word	0x20000bc0

00400f10 <udc_req_std_dev_get_status>:
 * \brief Standard device request to get device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
  400f10:	b580      	push	{r7, lr}
  400f12:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
  400f14:	4b06      	ldr	r3, [pc, #24]	; (400f30 <udc_req_std_dev_get_status+0x20>)
  400f16:	88db      	ldrh	r3, [r3, #6]
  400f18:	2b02      	cmp	r3, #2
  400f1a:	d001      	beq.n	400f20 <udc_req_std_dev_get_status+0x10>
		return false;
  400f1c:	2300      	movs	r3, #0
  400f1e:	e004      	b.n	400f2a <udc_req_std_dev_get_status+0x1a>
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
  400f20:	2102      	movs	r1, #2
  400f22:	4804      	ldr	r0, [pc, #16]	; (400f34 <udc_req_std_dev_get_status+0x24>)
  400f24:	4b04      	ldr	r3, [pc, #16]	; (400f38 <udc_req_std_dev_get_status+0x28>)
  400f26:	4798      	blx	r3
			sizeof(udc_device_status));
	return true;
  400f28:	2301      	movs	r3, #1
}
  400f2a:	4618      	mov	r0, r3
  400f2c:	bd80      	pop	{r7, pc}
  400f2e:	bf00      	nop
  400f30:	20000e34 	.word	0x20000e34
  400f34:	20000bb4 	.word	0x20000bb4
  400f38:	004023b1 	.word	0x004023b1

00400f3c <udc_req_std_ep_get_status>:
 * \brief Standard endpoint request to get endpoint status
 *
 * \return true if success
 */
static bool udc_req_std_ep_get_status(void)
{
  400f3c:	b580      	push	{r7, lr}
  400f3e:	af00      	add	r7, sp, #0
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
  400f40:	4b0b      	ldr	r3, [pc, #44]	; (400f70 <udc_req_std_ep_get_status+0x34>)
  400f42:	88db      	ldrh	r3, [r3, #6]
  400f44:	2b02      	cmp	r3, #2
  400f46:	d001      	beq.n	400f4c <udc_req_std_ep_get_status+0x10>
		return false;
  400f48:	2300      	movs	r3, #0
  400f4a:	e00e      	b.n	400f6a <udc_req_std_ep_get_status+0x2e>
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
  400f4c:	4b08      	ldr	r3, [pc, #32]	; (400f70 <udc_req_std_ep_get_status+0x34>)
  400f4e:	889b      	ldrh	r3, [r3, #4]
  400f50:	b2db      	uxtb	r3, r3
  400f52:	4618      	mov	r0, r3
  400f54:	4b07      	ldr	r3, [pc, #28]	; (400f74 <udc_req_std_ep_get_status+0x38>)
  400f56:	4798      	blx	r3
  400f58:	4603      	mov	r3, r0
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;
  400f5a:	b29a      	uxth	r2, r3
	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
  400f5c:	4b06      	ldr	r3, [pc, #24]	; (400f78 <udc_req_std_ep_get_status+0x3c>)
  400f5e:	801a      	strh	r2, [r3, #0]

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
  400f60:	2102      	movs	r1, #2
  400f62:	4805      	ldr	r0, [pc, #20]	; (400f78 <udc_req_std_ep_get_status+0x3c>)
  400f64:	4b05      	ldr	r3, [pc, #20]	; (400f7c <udc_req_std_ep_get_status+0x40>)
  400f66:	4798      	blx	r3
			sizeof(udc_ep_status));
	return true;
  400f68:	2301      	movs	r3, #1
}
  400f6a:	4618      	mov	r0, r3
  400f6c:	bd80      	pop	{r7, pc}
  400f6e:	bf00      	nop
  400f70:	20000e34 	.word	0x20000e34
  400f74:	00402639 	.word	0x00402639
  400f78:	20000bc8 	.word	0x20000bc8
  400f7c:	004023b1 	.word	0x004023b1

00400f80 <udc_req_std_dev_clear_feature>:
 * \brief Standard device request to change device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
  400f80:	b480      	push	{r7}
  400f82:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
  400f84:	4b0c      	ldr	r3, [pc, #48]	; (400fb8 <udc_req_std_dev_clear_feature+0x38>)
  400f86:	88db      	ldrh	r3, [r3, #6]
  400f88:	2b00      	cmp	r3, #0
  400f8a:	d001      	beq.n	400f90 <udc_req_std_dev_clear_feature+0x10>
		return false;
  400f8c:	2300      	movs	r3, #0
  400f8e:	e00d      	b.n	400fac <udc_req_std_dev_clear_feature+0x2c>
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
  400f90:	4b09      	ldr	r3, [pc, #36]	; (400fb8 <udc_req_std_dev_clear_feature+0x38>)
  400f92:	885b      	ldrh	r3, [r3, #2]
  400f94:	2b01      	cmp	r3, #1
  400f96:	d108      	bne.n	400faa <udc_req_std_dev_clear_feature+0x2a>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
  400f98:	4b08      	ldr	r3, [pc, #32]	; (400fbc <udc_req_std_dev_clear_feature+0x3c>)
  400f9a:	881b      	ldrh	r3, [r3, #0]
  400f9c:	f023 0302 	bic.w	r3, r3, #2
  400fa0:	b29a      	uxth	r2, r3
  400fa2:	4b06      	ldr	r3, [pc, #24]	; (400fbc <udc_req_std_dev_clear_feature+0x3c>)
  400fa4:	801a      	strh	r2, [r3, #0]
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
  400fa6:	2301      	movs	r3, #1
  400fa8:	e000      	b.n	400fac <udc_req_std_dev_clear_feature+0x2c>
	}
	return false;
  400faa:	2300      	movs	r3, #0
}
  400fac:	4618      	mov	r0, r3
  400fae:	46bd      	mov	sp, r7
  400fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fb4:	4770      	bx	lr
  400fb6:	bf00      	nop
  400fb8:	20000e34 	.word	0x20000e34
  400fbc:	20000bb4 	.word	0x20000bb4

00400fc0 <udc_req_std_ep_clear_feature>:
 * \brief Standard endpoint request to clear endpoint feature
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
  400fc0:	b580      	push	{r7, lr}
  400fc2:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
  400fc4:	4b0a      	ldr	r3, [pc, #40]	; (400ff0 <udc_req_std_ep_clear_feature+0x30>)
  400fc6:	88db      	ldrh	r3, [r3, #6]
  400fc8:	2b00      	cmp	r3, #0
  400fca:	d001      	beq.n	400fd0 <udc_req_std_ep_clear_feature+0x10>
		return false;
  400fcc:	2300      	movs	r3, #0
  400fce:	e00c      	b.n	400fea <udc_req_std_ep_clear_feature+0x2a>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
  400fd0:	4b07      	ldr	r3, [pc, #28]	; (400ff0 <udc_req_std_ep_clear_feature+0x30>)
  400fd2:	885b      	ldrh	r3, [r3, #2]
  400fd4:	2b00      	cmp	r3, #0
  400fd6:	d107      	bne.n	400fe8 <udc_req_std_ep_clear_feature+0x28>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
  400fd8:	4b05      	ldr	r3, [pc, #20]	; (400ff0 <udc_req_std_ep_clear_feature+0x30>)
  400fda:	889b      	ldrh	r3, [r3, #4]
  400fdc:	b2db      	uxtb	r3, r3
  400fde:	4618      	mov	r0, r3
  400fe0:	4b04      	ldr	r3, [pc, #16]	; (400ff4 <udc_req_std_ep_clear_feature+0x34>)
  400fe2:	4798      	blx	r3
  400fe4:	4603      	mov	r3, r0
  400fe6:	e000      	b.n	400fea <udc_req_std_ep_clear_feature+0x2a>
	}
	return false;
  400fe8:	2300      	movs	r3, #0
}
  400fea:	4618      	mov	r0, r3
  400fec:	bd80      	pop	{r7, pc}
  400fee:	bf00      	nop
  400ff0:	20000e34 	.word	0x20000e34
  400ff4:	004027a1 	.word	0x004027a1

00400ff8 <udc_req_std_dev_set_feature>:
 * \brief Standard device request to set a feature
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
  400ff8:	b480      	push	{r7}
  400ffa:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
  400ffc:	4b09      	ldr	r3, [pc, #36]	; (401024 <udc_req_std_dev_set_feature+0x2c>)
  400ffe:	88db      	ldrh	r3, [r3, #6]
  401000:	2b00      	cmp	r3, #0
  401002:	d001      	beq.n	401008 <udc_req_std_dev_set_feature+0x10>
		return false;
  401004:	2300      	movs	r3, #0
  401006:	e007      	b.n	401018 <udc_req_std_dev_set_feature+0x20>
	}

	switch (udd_g_ctrlreq.req.wValue) {
  401008:	4b06      	ldr	r3, [pc, #24]	; (401024 <udc_req_std_dev_set_feature+0x2c>)
  40100a:	885b      	ldrh	r3, [r3, #2]
  40100c:	2b01      	cmp	r3, #1
  40100e:	d002      	beq.n	401016 <udc_req_std_dev_set_feature+0x1e>
			break;
		}
		break;
#endif
	default:
		break;
  401010:	bf00      	nop
	}
	return false;
  401012:	2300      	movs	r3, #0
  401014:	e000      	b.n	401018 <udc_req_std_dev_set_feature+0x20>
		return false;
  401016:	2300      	movs	r3, #0
}
  401018:	4618      	mov	r0, r3
  40101a:	46bd      	mov	sp, r7
  40101c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401020:	4770      	bx	lr
  401022:	bf00      	nop
  401024:	20000e34 	.word	0x20000e34

00401028 <udc_req_std_ep_set_feature>:
 *
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
  401028:	b580      	push	{r7, lr}
  40102a:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
  40102c:	4b0d      	ldr	r3, [pc, #52]	; (401064 <udc_req_std_ep_set_feature+0x3c>)
  40102e:	88db      	ldrh	r3, [r3, #6]
  401030:	2b00      	cmp	r3, #0
  401032:	d001      	beq.n	401038 <udc_req_std_ep_set_feature+0x10>
		return false;
  401034:	2300      	movs	r3, #0
  401036:	e012      	b.n	40105e <udc_req_std_ep_set_feature+0x36>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
  401038:	4b0a      	ldr	r3, [pc, #40]	; (401064 <udc_req_std_ep_set_feature+0x3c>)
  40103a:	885b      	ldrh	r3, [r3, #2]
  40103c:	2b00      	cmp	r3, #0
  40103e:	d10d      	bne.n	40105c <udc_req_std_ep_set_feature+0x34>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
  401040:	4b08      	ldr	r3, [pc, #32]	; (401064 <udc_req_std_ep_set_feature+0x3c>)
  401042:	889b      	ldrh	r3, [r3, #4]
  401044:	b2db      	uxtb	r3, r3
  401046:	4618      	mov	r0, r3
  401048:	4b07      	ldr	r3, [pc, #28]	; (401068 <udc_req_std_ep_set_feature+0x40>)
  40104a:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
  40104c:	4b05      	ldr	r3, [pc, #20]	; (401064 <udc_req_std_ep_set_feature+0x3c>)
  40104e:	889b      	ldrh	r3, [r3, #4]
  401050:	b2db      	uxtb	r3, r3
  401052:	4618      	mov	r0, r3
  401054:	4b05      	ldr	r3, [pc, #20]	; (40106c <udc_req_std_ep_set_feature+0x44>)
  401056:	4798      	blx	r3
  401058:	4603      	mov	r3, r0
  40105a:	e000      	b.n	40105e <udc_req_std_ep_set_feature+0x36>
	}
	return false;
  40105c:	2300      	movs	r3, #0
}
  40105e:	4618      	mov	r0, r3
  401060:	bd80      	pop	{r7, pc}
  401062:	bf00      	nop
  401064:	20000e34 	.word	0x20000e34
  401068:	00402a25 	.word	0x00402a25
  40106c:	004026ad 	.word	0x004026ad

00401070 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
  401070:	b580      	push	{r7, lr}
  401072:	af00      	add	r7, sp, #0
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
  401074:	4b05      	ldr	r3, [pc, #20]	; (40108c <udc_valid_address+0x1c>)
  401076:	885b      	ldrh	r3, [r3, #2]
  401078:	b2db      	uxtb	r3, r3
  40107a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  40107e:	b2db      	uxtb	r3, r3
  401080:	4618      	mov	r0, r3
  401082:	4b03      	ldr	r3, [pc, #12]	; (401090 <udc_valid_address+0x20>)
  401084:	4798      	blx	r3
}
  401086:	bf00      	nop
  401088:	bd80      	pop	{r7, pc}
  40108a:	bf00      	nop
  40108c:	20000e34 	.word	0x20000e34
  401090:	004022ed 	.word	0x004022ed

00401094 <udc_req_std_dev_set_address>:
 * \brief Standard device request to set device address
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
  401094:	b480      	push	{r7}
  401096:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
  401098:	4b07      	ldr	r3, [pc, #28]	; (4010b8 <udc_req_std_dev_set_address+0x24>)
  40109a:	88db      	ldrh	r3, [r3, #6]
  40109c:	2b00      	cmp	r3, #0
  40109e:	d001      	beq.n	4010a4 <udc_req_std_dev_set_address+0x10>
		return false;
  4010a0:	2300      	movs	r3, #0
  4010a2:	e003      	b.n	4010ac <udc_req_std_dev_set_address+0x18>
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
  4010a4:	4b04      	ldr	r3, [pc, #16]	; (4010b8 <udc_req_std_dev_set_address+0x24>)
  4010a6:	4a05      	ldr	r2, [pc, #20]	; (4010bc <udc_req_std_dev_set_address+0x28>)
  4010a8:	611a      	str	r2, [r3, #16]
	return true;
  4010aa:	2301      	movs	r3, #1
}
  4010ac:	4618      	mov	r0, r3
  4010ae:	46bd      	mov	sp, r7
  4010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010b4:	4770      	bx	lr
  4010b6:	bf00      	nop
  4010b8:	20000e34 	.word	0x20000e34
  4010bc:	00401071 	.word	0x00401071

004010c0 <udc_req_std_dev_get_str_desc>:
 * \brief Standard device request to get device string descriptor
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_str_desc(void)
{
  4010c0:	b580      	push	{r7, lr}
  4010c2:	b082      	sub	sp, #8
  4010c4:	af00      	add	r7, sp, #0
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;
  4010c6:	2300      	movs	r3, #0
  4010c8:	71bb      	strb	r3, [r7, #6]

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
  4010ca:	4b1c      	ldr	r3, [pc, #112]	; (40113c <udc_req_std_dev_get_str_desc+0x7c>)
  4010cc:	885b      	ldrh	r3, [r3, #2]
  4010ce:	b2db      	uxtb	r3, r3
  4010d0:	2b00      	cmp	r3, #0
  4010d2:	d108      	bne.n	4010e6 <udc_req_std_dev_get_str_desc+0x26>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
  4010d4:	2104      	movs	r1, #4
  4010d6:	481a      	ldr	r0, [pc, #104]	; (401140 <udc_req_std_dev_get_str_desc+0x80>)
  4010d8:	4b1a      	ldr	r3, [pc, #104]	; (401144 <udc_req_std_dev_get_str_desc+0x84>)
  4010da:	4798      	blx	r3
				sizeof(udc_string_desc_languageid));
		break;
  4010dc:	bf00      	nop
		}
#endif
		return false;
	}

	if (str_length) {
  4010de:	79bb      	ldrb	r3, [r7, #6]
  4010e0:	2b00      	cmp	r3, #0
  4010e2:	d025      	beq.n	401130 <udc_req_std_dev_get_str_desc+0x70>
  4010e4:	e001      	b.n	4010ea <udc_req_std_dev_get_str_desc+0x2a>
		return false;
  4010e6:	2300      	movs	r3, #0
  4010e8:	e023      	b.n	401132 <udc_req_std_dev_get_str_desc+0x72>
		for(i = 0; i < str_length; i++) {
  4010ea:	2300      	movs	r3, #0
  4010ec:	71fb      	strb	r3, [r7, #7]
  4010ee:	e00d      	b.n	40110c <udc_req_std_dev_get_str_desc+0x4c>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
  4010f0:	79fb      	ldrb	r3, [r7, #7]
  4010f2:	79fa      	ldrb	r2, [r7, #7]
  4010f4:	6839      	ldr	r1, [r7, #0]
  4010f6:	440a      	add	r2, r1
  4010f8:	7812      	ldrb	r2, [r2, #0]
  4010fa:	b291      	uxth	r1, r2
  4010fc:	4a12      	ldr	r2, [pc, #72]	; (401148 <udc_req_std_dev_get_str_desc+0x88>)
  4010fe:	005b      	lsls	r3, r3, #1
  401100:	4413      	add	r3, r2
  401102:	460a      	mov	r2, r1
  401104:	805a      	strh	r2, [r3, #2]
		for(i = 0; i < str_length; i++) {
  401106:	79fb      	ldrb	r3, [r7, #7]
  401108:	3301      	adds	r3, #1
  40110a:	71fb      	strb	r3, [r7, #7]
  40110c:	79fa      	ldrb	r2, [r7, #7]
  40110e:	79bb      	ldrb	r3, [r7, #6]
  401110:	429a      	cmp	r2, r3
  401112:	d3ed      	bcc.n	4010f0 <udc_req_std_dev_get_str_desc+0x30>
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
  401114:	79bb      	ldrb	r3, [r7, #6]
  401116:	3301      	adds	r3, #1
  401118:	b2db      	uxtb	r3, r3
  40111a:	005b      	lsls	r3, r3, #1
  40111c:	b2da      	uxtb	r2, r3
  40111e:	4b0a      	ldr	r3, [pc, #40]	; (401148 <udc_req_std_dev_get_str_desc+0x88>)
  401120:	701a      	strb	r2, [r3, #0]
		udd_set_setup_payload(
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
  401122:	4b09      	ldr	r3, [pc, #36]	; (401148 <udc_req_std_dev_get_str_desc+0x88>)
  401124:	781b      	ldrb	r3, [r3, #0]
		udd_set_setup_payload(
  401126:	b29b      	uxth	r3, r3
  401128:	4619      	mov	r1, r3
  40112a:	4807      	ldr	r0, [pc, #28]	; (401148 <udc_req_std_dev_get_str_desc+0x88>)
  40112c:	4b05      	ldr	r3, [pc, #20]	; (401144 <udc_req_std_dev_get_str_desc+0x84>)
  40112e:	4798      	blx	r3
	}

	return true;
  401130:	2301      	movs	r3, #1
}
  401132:	4618      	mov	r0, r3
  401134:	3708      	adds	r7, #8
  401136:	46bd      	mov	sp, r7
  401138:	bd80      	pop	{r7, pc}
  40113a:	bf00      	nop
  40113c:	20000e34 	.word	0x20000e34
  401140:	2000009c 	.word	0x2000009c
  401144:	004023b1 	.word	0x004023b1
  401148:	200000a0 	.word	0x200000a0

0040114c <udc_req_std_dev_get_descriptor>:
 * \brief Standard device request to get descriptors about USB device
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_descriptor(void)
{
  40114c:	b580      	push	{r7, lr}
  40114e:	b082      	sub	sp, #8
  401150:	af00      	add	r7, sp, #0
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
  401152:	4b41      	ldr	r3, [pc, #260]	; (401258 <udc_req_std_dev_get_descriptor+0x10c>)
  401154:	885b      	ldrh	r3, [r3, #2]
  401156:	71fb      	strb	r3, [r7, #7]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
  401158:	4b3f      	ldr	r3, [pc, #252]	; (401258 <udc_req_std_dev_get_descriptor+0x10c>)
  40115a:	885b      	ldrh	r3, [r3, #2]
  40115c:	0a1b      	lsrs	r3, r3, #8
  40115e:	b29b      	uxth	r3, r3
  401160:	b2db      	uxtb	r3, r3
  401162:	3b01      	subs	r3, #1
  401164:	2b0e      	cmp	r3, #14
  401166:	d865      	bhi.n	401234 <udc_req_std_dev_get_descriptor+0xe8>
  401168:	a201      	add	r2, pc, #4	; (adr r2, 401170 <udc_req_std_dev_get_descriptor+0x24>)
  40116a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40116e:	bf00      	nop
  401170:	004011ad 	.word	0x004011ad
  401174:	004011c3 	.word	0x004011c3
  401178:	00401221 	.word	0x00401221
  40117c:	00401235 	.word	0x00401235
  401180:	00401235 	.word	0x00401235
  401184:	00401235 	.word	0x00401235
  401188:	00401235 	.word	0x00401235
  40118c:	00401235 	.word	0x00401235
  401190:	00401235 	.word	0x00401235
  401194:	00401235 	.word	0x00401235
  401198:	00401235 	.word	0x00401235
  40119c:	00401235 	.word	0x00401235
  4011a0:	00401235 	.word	0x00401235
  4011a4:	00401235 	.word	0x00401235
  4011a8:	004011ff 	.word	0x004011ff
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
  4011ac:	4b2b      	ldr	r3, [pc, #172]	; (40125c <udc_req_std_dev_get_descriptor+0x110>)
  4011ae:	681a      	ldr	r2, [r3, #0]
				udc_config.confdev_lsfs->bLength);
  4011b0:	4b2a      	ldr	r3, [pc, #168]	; (40125c <udc_req_std_dev_get_descriptor+0x110>)
  4011b2:	681b      	ldr	r3, [r3, #0]
  4011b4:	781b      	ldrb	r3, [r3, #0]
			udd_set_setup_payload(
  4011b6:	b29b      	uxth	r3, r3
  4011b8:	4619      	mov	r1, r3
  4011ba:	4610      	mov	r0, r2
  4011bc:	4b28      	ldr	r3, [pc, #160]	; (401260 <udc_req_std_dev_get_descriptor+0x114>)
  4011be:	4798      	blx	r3
		}
		break;
  4011c0:	e03b      	b.n	40123a <udc_req_std_dev_get_descriptor+0xee>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
  4011c2:	4b26      	ldr	r3, [pc, #152]	; (40125c <udc_req_std_dev_get_descriptor+0x110>)
  4011c4:	681b      	ldr	r3, [r3, #0]
  4011c6:	7c5b      	ldrb	r3, [r3, #17]
  4011c8:	79fa      	ldrb	r2, [r7, #7]
  4011ca:	429a      	cmp	r2, r3
  4011cc:	d301      	bcc.n	4011d2 <udc_req_std_dev_get_descriptor+0x86>
					bNumConfigurations) {
				return false;
  4011ce:	2300      	movs	r3, #0
  4011d0:	e03e      	b.n	401250 <udc_req_std_dev_get_descriptor+0x104>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
  4011d2:	4b22      	ldr	r3, [pc, #136]	; (40125c <udc_req_std_dev_get_descriptor+0x110>)
  4011d4:	685a      	ldr	r2, [r3, #4]
  4011d6:	79fb      	ldrb	r3, [r7, #7]
  4011d8:	00db      	lsls	r3, r3, #3
  4011da:	4413      	add	r3, r2
  4011dc:	6818      	ldr	r0, [r3, #0]
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
  4011de:	4b1f      	ldr	r3, [pc, #124]	; (40125c <udc_req_std_dev_get_descriptor+0x110>)
  4011e0:	685a      	ldr	r2, [r3, #4]
  4011e2:	79fb      	ldrb	r3, [r7, #7]
  4011e4:	00db      	lsls	r3, r3, #3
  4011e6:	4413      	add	r3, r2
  4011e8:	681b      	ldr	r3, [r3, #0]
			udd_set_setup_payload(
  4011ea:	885b      	ldrh	r3, [r3, #2]
  4011ec:	b29b      	uxth	r3, r3
  4011ee:	4619      	mov	r1, r3
  4011f0:	4b1b      	ldr	r3, [pc, #108]	; (401260 <udc_req_std_dev_get_descriptor+0x114>)
  4011f2:	4798      	blx	r3
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
  4011f4:	4b18      	ldr	r3, [pc, #96]	; (401258 <udc_req_std_dev_get_descriptor+0x10c>)
  4011f6:	689b      	ldr	r3, [r3, #8]
  4011f8:	2202      	movs	r2, #2
  4011fa:	705a      	strb	r2, [r3, #1]
				USB_DT_CONFIGURATION;
		break;
  4011fc:	e01d      	b.n	40123a <udc_req_std_dev_get_descriptor+0xee>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
  4011fe:	4b17      	ldr	r3, [pc, #92]	; (40125c <udc_req_std_dev_get_descriptor+0x110>)
  401200:	689b      	ldr	r3, [r3, #8]
  401202:	2b00      	cmp	r3, #0
  401204:	d101      	bne.n	40120a <udc_req_std_dev_get_descriptor+0xbe>
			return false;
  401206:	2300      	movs	r3, #0
  401208:	e022      	b.n	401250 <udc_req_std_dev_get_descriptor+0x104>
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
  40120a:	4b14      	ldr	r3, [pc, #80]	; (40125c <udc_req_std_dev_get_descriptor+0x110>)
  40120c:	689a      	ldr	r2, [r3, #8]
				udc_config.conf_bos->wTotalLength);
  40120e:	4b13      	ldr	r3, [pc, #76]	; (40125c <udc_req_std_dev_get_descriptor+0x110>)
  401210:	689b      	ldr	r3, [r3, #8]
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
  401212:	885b      	ldrh	r3, [r3, #2]
  401214:	b29b      	uxth	r3, r3
  401216:	4619      	mov	r1, r3
  401218:	4610      	mov	r0, r2
  40121a:	4b11      	ldr	r3, [pc, #68]	; (401260 <udc_req_std_dev_get_descriptor+0x114>)
  40121c:	4798      	blx	r3
		break;
  40121e:	e00c      	b.n	40123a <udc_req_std_dev_get_descriptor+0xee>

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
  401220:	4b10      	ldr	r3, [pc, #64]	; (401264 <udc_req_std_dev_get_descriptor+0x118>)
  401222:	4798      	blx	r3
  401224:	4603      	mov	r3, r0
  401226:	f083 0301 	eor.w	r3, r3, #1
  40122a:	b2db      	uxtb	r3, r3
  40122c:	2b00      	cmp	r3, #0
  40122e:	d003      	beq.n	401238 <udc_req_std_dev_get_descriptor+0xec>
			return false;
  401230:	2300      	movs	r3, #0
  401232:	e00d      	b.n	401250 <udc_req_std_dev_get_descriptor+0x104>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
  401234:	2300      	movs	r3, #0
  401236:	e00b      	b.n	401250 <udc_req_std_dev_get_descriptor+0x104>
		break;
  401238:	bf00      	nop
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
  40123a:	4b07      	ldr	r3, [pc, #28]	; (401258 <udc_req_std_dev_get_descriptor+0x10c>)
  40123c:	88da      	ldrh	r2, [r3, #6]
  40123e:	4b06      	ldr	r3, [pc, #24]	; (401258 <udc_req_std_dev_get_descriptor+0x10c>)
  401240:	899b      	ldrh	r3, [r3, #12]
  401242:	429a      	cmp	r2, r3
  401244:	d203      	bcs.n	40124e <udc_req_std_dev_get_descriptor+0x102>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
  401246:	4b04      	ldr	r3, [pc, #16]	; (401258 <udc_req_std_dev_get_descriptor+0x10c>)
  401248:	88da      	ldrh	r2, [r3, #6]
  40124a:	4b03      	ldr	r3, [pc, #12]	; (401258 <udc_req_std_dev_get_descriptor+0x10c>)
  40124c:	819a      	strh	r2, [r3, #12]
	}
	return true;
  40124e:	2301      	movs	r3, #1
}
  401250:	4618      	mov	r0, r3
  401252:	3708      	adds	r7, #8
  401254:	46bd      	mov	sp, r7
  401256:	bd80      	pop	{r7, pc}
  401258:	20000e34 	.word	0x20000e34
  40125c:	20000090 	.word	0x20000090
  401260:	004023b1 	.word	0x004023b1
  401264:	004010c1 	.word	0x004010c1

00401268 <udc_req_std_dev_get_configuration>:
 * \brief Standard device request to get configuration number
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
  401268:	b580      	push	{r7, lr}
  40126a:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength != 1) {
  40126c:	4b06      	ldr	r3, [pc, #24]	; (401288 <udc_req_std_dev_get_configuration+0x20>)
  40126e:	88db      	ldrh	r3, [r3, #6]
  401270:	2b01      	cmp	r3, #1
  401272:	d001      	beq.n	401278 <udc_req_std_dev_get_configuration+0x10>
		return false;
  401274:	2300      	movs	r3, #0
  401276:	e004      	b.n	401282 <udc_req_std_dev_get_configuration+0x1a>
	}

	udd_set_setup_payload(&udc_num_configuration,1);
  401278:	2101      	movs	r1, #1
  40127a:	4804      	ldr	r0, [pc, #16]	; (40128c <udc_req_std_dev_get_configuration+0x24>)
  40127c:	4b04      	ldr	r3, [pc, #16]	; (401290 <udc_req_std_dev_get_configuration+0x28>)
  40127e:	4798      	blx	r3
	return true;
  401280:	2301      	movs	r3, #1
}
  401282:	4618      	mov	r0, r3
  401284:	bd80      	pop	{r7, pc}
  401286:	bf00      	nop
  401288:	20000e34 	.word	0x20000e34
  40128c:	20000bbc 	.word	0x20000bbc
  401290:	004023b1 	.word	0x004023b1

00401294 <udc_req_std_dev_set_configuration>:
 * \brief Standard device request to enable a configuration
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_configuration(void)
{
  401294:	b580      	push	{r7, lr}
  401296:	b082      	sub	sp, #8
  401298:	af00      	add	r7, sp, #0
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
  40129a:	4b27      	ldr	r3, [pc, #156]	; (401338 <udc_req_std_dev_set_configuration+0xa4>)
  40129c:	88db      	ldrh	r3, [r3, #6]
  40129e:	2b00      	cmp	r3, #0
  4012a0:	d001      	beq.n	4012a6 <udc_req_std_dev_set_configuration+0x12>
		return false;
  4012a2:	2300      	movs	r3, #0
  4012a4:	e043      	b.n	40132e <udc_req_std_dev_set_configuration+0x9a>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
  4012a6:	4b25      	ldr	r3, [pc, #148]	; (40133c <udc_req_std_dev_set_configuration+0xa8>)
  4012a8:	4798      	blx	r3
  4012aa:	4603      	mov	r3, r0
  4012ac:	2b00      	cmp	r3, #0
  4012ae:	d101      	bne.n	4012b4 <udc_req_std_dev_set_configuration+0x20>
		return false;
  4012b0:	2300      	movs	r3, #0
  4012b2:	e03c      	b.n	40132e <udc_req_std_dev_set_configuration+0x9a>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
  4012b4:	4b20      	ldr	r3, [pc, #128]	; (401338 <udc_req_std_dev_set_configuration+0xa4>)
  4012b6:	885b      	ldrh	r3, [r3, #2]
  4012b8:	b2db      	uxtb	r3, r3
				udc_config.confdev_lsfs->bNumConfigurations) {
  4012ba:	4a21      	ldr	r2, [pc, #132]	; (401340 <udc_req_std_dev_set_configuration+0xac>)
  4012bc:	6812      	ldr	r2, [r2, #0]
  4012be:	7c52      	ldrb	r2, [r2, #17]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
  4012c0:	4293      	cmp	r3, r2
  4012c2:	dd01      	ble.n	4012c8 <udc_req_std_dev_set_configuration+0x34>
			return false;
  4012c4:	2300      	movs	r3, #0
  4012c6:	e032      	b.n	40132e <udc_req_std_dev_set_configuration+0x9a>
		}
	}

	// Reset current configuration
	udc_reset();
  4012c8:	4b1e      	ldr	r3, [pc, #120]	; (401344 <udc_req_std_dev_set_configuration+0xb0>)
  4012ca:	4798      	blx	r3

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
  4012cc:	4b1a      	ldr	r3, [pc, #104]	; (401338 <udc_req_std_dev_set_configuration+0xa4>)
  4012ce:	885b      	ldrh	r3, [r3, #2]
  4012d0:	b2da      	uxtb	r2, r3
  4012d2:	4b1d      	ldr	r3, [pc, #116]	; (401348 <udc_req_std_dev_set_configuration+0xb4>)
  4012d4:	701a      	strb	r2, [r3, #0]
	if (udc_num_configuration == 0) {
  4012d6:	4b1c      	ldr	r3, [pc, #112]	; (401348 <udc_req_std_dev_set_configuration+0xb4>)
  4012d8:	781b      	ldrb	r3, [r3, #0]
  4012da:	2b00      	cmp	r3, #0
  4012dc:	d101      	bne.n	4012e2 <udc_req_std_dev_set_configuration+0x4e>
		return true; // Default empty configuration requested
  4012de:	2301      	movs	r3, #1
  4012e0:	e025      	b.n	40132e <udc_req_std_dev_set_configuration+0x9a>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
  4012e2:	4b17      	ldr	r3, [pc, #92]	; (401340 <udc_req_std_dev_set_configuration+0xac>)
  4012e4:	685a      	ldr	r2, [r3, #4]
  4012e6:	4b18      	ldr	r3, [pc, #96]	; (401348 <udc_req_std_dev_set_configuration+0xb4>)
  4012e8:	781b      	ldrb	r3, [r3, #0]
  4012ea:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
  4012ee:	3b01      	subs	r3, #1
  4012f0:	00db      	lsls	r3, r3, #3
  4012f2:	4413      	add	r3, r2
  4012f4:	4a15      	ldr	r2, [pc, #84]	; (40134c <udc_req_std_dev_set_configuration+0xb8>)
  4012f6:	6013      	str	r3, [r2, #0]
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4012f8:	2300      	movs	r3, #0
  4012fa:	71fb      	strb	r3, [r7, #7]
  4012fc:	e00f      	b.n	40131e <udc_req_std_dev_set_configuration+0x8a>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
  4012fe:	79fb      	ldrb	r3, [r7, #7]
  401300:	2100      	movs	r1, #0
  401302:	4618      	mov	r0, r3
  401304:	4b12      	ldr	r3, [pc, #72]	; (401350 <udc_req_std_dev_set_configuration+0xbc>)
  401306:	4798      	blx	r3
  401308:	4603      	mov	r3, r0
  40130a:	f083 0301 	eor.w	r3, r3, #1
  40130e:	b2db      	uxtb	r3, r3
  401310:	2b00      	cmp	r3, #0
  401312:	d001      	beq.n	401318 <udc_req_std_dev_set_configuration+0x84>
			return false;
  401314:	2300      	movs	r3, #0
  401316:	e00a      	b.n	40132e <udc_req_std_dev_set_configuration+0x9a>
			iface_num++) {
  401318:	79fb      	ldrb	r3, [r7, #7]
  40131a:	3301      	adds	r3, #1
  40131c:	71fb      	strb	r3, [r7, #7]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  40131e:	4b0b      	ldr	r3, [pc, #44]	; (40134c <udc_req_std_dev_set_configuration+0xb8>)
  401320:	681b      	ldr	r3, [r3, #0]
  401322:	681b      	ldr	r3, [r3, #0]
  401324:	791b      	ldrb	r3, [r3, #4]
  401326:	79fa      	ldrb	r2, [r7, #7]
  401328:	429a      	cmp	r2, r3
  40132a:	d3e8      	bcc.n	4012fe <udc_req_std_dev_set_configuration+0x6a>
		}
	}
	return true;
  40132c:	2301      	movs	r3, #1
}
  40132e:	4618      	mov	r0, r3
  401330:	3708      	adds	r7, #8
  401332:	46bd      	mov	sp, r7
  401334:	bd80      	pop	{r7, pc}
  401336:	bf00      	nop
  401338:	20000e34 	.word	0x20000e34
  40133c:	00402351 	.word	0x00402351
  401340:	20000090 	.word	0x20000090
  401344:	00400e5d 	.word	0x00400e5d
  401348:	20000bbc 	.word	0x20000bbc
  40134c:	20000bc0 	.word	0x20000bc0
  401350:	00400dc5 	.word	0x00400dc5

00401354 <udc_req_std_iface_get_setting>:
 * to get the alternate setting number of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_get_setting(void)
{
  401354:	b580      	push	{r7, lr}
  401356:	b082      	sub	sp, #8
  401358:	af00      	add	r7, sp, #0
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
  40135a:	4b1e      	ldr	r3, [pc, #120]	; (4013d4 <udc_req_std_iface_get_setting+0x80>)
  40135c:	88db      	ldrh	r3, [r3, #6]
  40135e:	2b01      	cmp	r3, #1
  401360:	d001      	beq.n	401366 <udc_req_std_iface_get_setting+0x12>
		return false; // Error in request
  401362:	2300      	movs	r3, #0
  401364:	e032      	b.n	4013cc <udc_req_std_iface_get_setting+0x78>
	}
	if (!udc_num_configuration) {
  401366:	4b1c      	ldr	r3, [pc, #112]	; (4013d8 <udc_req_std_iface_get_setting+0x84>)
  401368:	781b      	ldrb	r3, [r3, #0]
  40136a:	2b00      	cmp	r3, #0
  40136c:	d101      	bne.n	401372 <udc_req_std_iface_get_setting+0x1e>
		return false; // The device is not is configured state yet
  40136e:	2300      	movs	r3, #0
  401370:	e02c      	b.n	4013cc <udc_req_std_iface_get_setting+0x78>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  401372:	4b18      	ldr	r3, [pc, #96]	; (4013d4 <udc_req_std_iface_get_setting+0x80>)
  401374:	889b      	ldrh	r3, [r3, #4]
  401376:	71fb      	strb	r3, [r7, #7]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  401378:	4b18      	ldr	r3, [pc, #96]	; (4013dc <udc_req_std_iface_get_setting+0x88>)
  40137a:	681b      	ldr	r3, [r3, #0]
  40137c:	681b      	ldr	r3, [r3, #0]
  40137e:	791b      	ldrb	r3, [r3, #4]
  401380:	79fa      	ldrb	r2, [r7, #7]
  401382:	429a      	cmp	r2, r3
  401384:	d301      	bcc.n	40138a <udc_req_std_iface_get_setting+0x36>
		return false;
  401386:	2300      	movs	r3, #0
  401388:	e020      	b.n	4013cc <udc_req_std_iface_get_setting+0x78>
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
  40138a:	79fb      	ldrb	r3, [r7, #7]
  40138c:	2100      	movs	r1, #0
  40138e:	4618      	mov	r0, r3
  401390:	4b13      	ldr	r3, [pc, #76]	; (4013e0 <udc_req_std_iface_get_setting+0x8c>)
  401392:	4798      	blx	r3
  401394:	4603      	mov	r3, r0
  401396:	f083 0301 	eor.w	r3, r3, #1
  40139a:	b2db      	uxtb	r3, r3
  40139c:	2b00      	cmp	r3, #0
  40139e:	d001      	beq.n	4013a4 <udc_req_std_iface_get_setting+0x50>
		return false;
  4013a0:	2300      	movs	r3, #0
  4013a2:	e013      	b.n	4013cc <udc_req_std_iface_get_setting+0x78>
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  4013a4:	4b0d      	ldr	r3, [pc, #52]	; (4013dc <udc_req_std_iface_get_setting+0x88>)
  4013a6:	681b      	ldr	r3, [r3, #0]
  4013a8:	685a      	ldr	r2, [r3, #4]
  4013aa:	79fb      	ldrb	r3, [r7, #7]
  4013ac:	009b      	lsls	r3, r3, #2
  4013ae:	4413      	add	r3, r2
  4013b0:	681b      	ldr	r3, [r3, #0]
  4013b2:	603b      	str	r3, [r7, #0]
	udc_iface_setting = udi_api->getsetting();
  4013b4:	683b      	ldr	r3, [r7, #0]
  4013b6:	68db      	ldr	r3, [r3, #12]
  4013b8:	4798      	blx	r3
  4013ba:	4603      	mov	r3, r0
  4013bc:	461a      	mov	r2, r3
  4013be:	4b09      	ldr	r3, [pc, #36]	; (4013e4 <udc_req_std_iface_get_setting+0x90>)
  4013c0:	701a      	strb	r2, [r3, #0]

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
  4013c2:	2101      	movs	r1, #1
  4013c4:	4807      	ldr	r0, [pc, #28]	; (4013e4 <udc_req_std_iface_get_setting+0x90>)
  4013c6:	4b08      	ldr	r3, [pc, #32]	; (4013e8 <udc_req_std_iface_get_setting+0x94>)
  4013c8:	4798      	blx	r3
	return true;
  4013ca:	2301      	movs	r3, #1
}
  4013cc:	4618      	mov	r0, r3
  4013ce:	3708      	adds	r7, #8
  4013d0:	46bd      	mov	sp, r7
  4013d2:	bd80      	pop	{r7, pc}
  4013d4:	20000e34 	.word	0x20000e34
  4013d8:	20000bbc 	.word	0x20000bbc
  4013dc:	20000bc0 	.word	0x20000bc0
  4013e0:	00400c89 	.word	0x00400c89
  4013e4:	20000bb8 	.word	0x20000bb8
  4013e8:	004023b1 	.word	0x004023b1

004013ec <udc_req_std_iface_set_setting>:
 * to set an alternate setting of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_set_setting(void)
{
  4013ec:	b580      	push	{r7, lr}
  4013ee:	b082      	sub	sp, #8
  4013f0:	af00      	add	r7, sp, #0
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
  4013f2:	4b14      	ldr	r3, [pc, #80]	; (401444 <udc_req_std_iface_set_setting+0x58>)
  4013f4:	88db      	ldrh	r3, [r3, #6]
  4013f6:	2b00      	cmp	r3, #0
  4013f8:	d001      	beq.n	4013fe <udc_req_std_iface_set_setting+0x12>
		return false; // Error in request
  4013fa:	2300      	movs	r3, #0
  4013fc:	e01e      	b.n	40143c <udc_req_std_iface_set_setting+0x50>
	}
	if (!udc_num_configuration) {
  4013fe:	4b12      	ldr	r3, [pc, #72]	; (401448 <udc_req_std_iface_set_setting+0x5c>)
  401400:	781b      	ldrb	r3, [r3, #0]
  401402:	2b00      	cmp	r3, #0
  401404:	d101      	bne.n	40140a <udc_req_std_iface_set_setting+0x1e>
		return false; // The device is not is configured state yet
  401406:	2300      	movs	r3, #0
  401408:	e018      	b.n	40143c <udc_req_std_iface_set_setting+0x50>
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  40140a:	4b0e      	ldr	r3, [pc, #56]	; (401444 <udc_req_std_iface_set_setting+0x58>)
  40140c:	889b      	ldrh	r3, [r3, #4]
  40140e:	71fb      	strb	r3, [r7, #7]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
  401410:	4b0c      	ldr	r3, [pc, #48]	; (401444 <udc_req_std_iface_set_setting+0x58>)
  401412:	885b      	ldrh	r3, [r3, #2]
  401414:	71bb      	strb	r3, [r7, #6]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
  401416:	79fb      	ldrb	r3, [r7, #7]
  401418:	4618      	mov	r0, r3
  40141a:	4b0c      	ldr	r3, [pc, #48]	; (40144c <udc_req_std_iface_set_setting+0x60>)
  40141c:	4798      	blx	r3
  40141e:	4603      	mov	r3, r0
  401420:	f083 0301 	eor.w	r3, r3, #1
  401424:	b2db      	uxtb	r3, r3
  401426:	2b00      	cmp	r3, #0
  401428:	d001      	beq.n	40142e <udc_req_std_iface_set_setting+0x42>
		return false;
  40142a:	2300      	movs	r3, #0
  40142c:	e006      	b.n	40143c <udc_req_std_iface_set_setting+0x50>
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
  40142e:	79ba      	ldrb	r2, [r7, #6]
  401430:	79fb      	ldrb	r3, [r7, #7]
  401432:	4611      	mov	r1, r2
  401434:	4618      	mov	r0, r3
  401436:	4b06      	ldr	r3, [pc, #24]	; (401450 <udc_req_std_iface_set_setting+0x64>)
  401438:	4798      	blx	r3
  40143a:	4603      	mov	r3, r0
}
  40143c:	4618      	mov	r0, r3
  40143e:	3708      	adds	r7, #8
  401440:	46bd      	mov	sp, r7
  401442:	bd80      	pop	{r7, pc}
  401444:	20000e34 	.word	0x20000e34
  401448:	20000bbc 	.word	0x20000bbc
  40144c:	00400d25 	.word	0x00400d25
  401450:	00400dc5 	.word	0x00400dc5

00401454 <udc_reqstd>:
 * \brief Main routine to manage the standard USB SETUP request
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
  401454:	b580      	push	{r7, lr}
  401456:	af00      	add	r7, sp, #0
	if (Udd_setup_is_in()) {
  401458:	4b4d      	ldr	r3, [pc, #308]	; (401590 <udc_reqstd+0x13c>)
  40145a:	781b      	ldrb	r3, [r3, #0]
  40145c:	b25b      	sxtb	r3, r3
  40145e:	2b00      	cmp	r3, #0
  401460:	da3e      	bge.n	4014e0 <udc_reqstd+0x8c>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
  401462:	4b4b      	ldr	r3, [pc, #300]	; (401590 <udc_reqstd+0x13c>)
  401464:	88db      	ldrh	r3, [r3, #6]
  401466:	2b00      	cmp	r3, #0
  401468:	d101      	bne.n	40146e <udc_reqstd+0x1a>
			return false; // Error for USB host
  40146a:	2300      	movs	r3, #0
  40146c:	e08e      	b.n	40158c <udc_reqstd+0x138>
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
  40146e:	4b48      	ldr	r3, [pc, #288]	; (401590 <udc_reqstd+0x13c>)
  401470:	781b      	ldrb	r3, [r3, #0]
  401472:	f003 031f 	and.w	r3, r3, #31
  401476:	2b00      	cmp	r3, #0
  401478:	d114      	bne.n	4014a4 <udc_reqstd+0x50>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
  40147a:	4b45      	ldr	r3, [pc, #276]	; (401590 <udc_reqstd+0x13c>)
  40147c:	785b      	ldrb	r3, [r3, #1]
  40147e:	2b06      	cmp	r3, #6
  401480:	d008      	beq.n	401494 <udc_reqstd+0x40>
  401482:	2b08      	cmp	r3, #8
  401484:	d00a      	beq.n	40149c <udc_reqstd+0x48>
  401486:	2b00      	cmp	r3, #0
  401488:	d000      	beq.n	40148c <udc_reqstd+0x38>
			case USB_REQ_GET_DESCRIPTOR:
				return udc_req_std_dev_get_descriptor();
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
			default:
				break;
  40148a:	e00b      	b.n	4014a4 <udc_reqstd+0x50>
				return udc_req_std_dev_get_status();
  40148c:	4b41      	ldr	r3, [pc, #260]	; (401594 <udc_reqstd+0x140>)
  40148e:	4798      	blx	r3
  401490:	4603      	mov	r3, r0
  401492:	e07b      	b.n	40158c <udc_reqstd+0x138>
				return udc_req_std_dev_get_descriptor();
  401494:	4b40      	ldr	r3, [pc, #256]	; (401598 <udc_reqstd+0x144>)
  401496:	4798      	blx	r3
  401498:	4603      	mov	r3, r0
  40149a:	e077      	b.n	40158c <udc_reqstd+0x138>
				return udc_req_std_dev_get_configuration();
  40149c:	4b3f      	ldr	r3, [pc, #252]	; (40159c <udc_reqstd+0x148>)
  40149e:	4798      	blx	r3
  4014a0:	4603      	mov	r3, r0
  4014a2:	e073      	b.n	40158c <udc_reqstd+0x138>
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
  4014a4:	4b3a      	ldr	r3, [pc, #232]	; (401590 <udc_reqstd+0x13c>)
  4014a6:	781b      	ldrb	r3, [r3, #0]
  4014a8:	f003 031f 	and.w	r3, r3, #31
  4014ac:	2b01      	cmp	r3, #1
  4014ae:	d108      	bne.n	4014c2 <udc_reqstd+0x6e>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
  4014b0:	4b37      	ldr	r3, [pc, #220]	; (401590 <udc_reqstd+0x13c>)
  4014b2:	785b      	ldrb	r3, [r3, #1]
  4014b4:	2b0a      	cmp	r3, #10
  4014b6:	d000      	beq.n	4014ba <udc_reqstd+0x66>
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
			default:
				break;
  4014b8:	e003      	b.n	4014c2 <udc_reqstd+0x6e>
				return udc_req_std_iface_get_setting();
  4014ba:	4b39      	ldr	r3, [pc, #228]	; (4015a0 <udc_reqstd+0x14c>)
  4014bc:	4798      	blx	r3
  4014be:	4603      	mov	r3, r0
  4014c0:	e064      	b.n	40158c <udc_reqstd+0x138>
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
  4014c2:	4b33      	ldr	r3, [pc, #204]	; (401590 <udc_reqstd+0x13c>)
  4014c4:	781b      	ldrb	r3, [r3, #0]
  4014c6:	f003 031f 	and.w	r3, r3, #31
  4014ca:	2b02      	cmp	r3, #2
  4014cc:	d15d      	bne.n	40158a <udc_reqstd+0x136>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
  4014ce:	4b30      	ldr	r3, [pc, #192]	; (401590 <udc_reqstd+0x13c>)
  4014d0:	785b      	ldrb	r3, [r3, #1]
  4014d2:	2b00      	cmp	r3, #0
  4014d4:	d000      	beq.n	4014d8 <udc_reqstd+0x84>
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
			default:
				break;
  4014d6:	e058      	b.n	40158a <udc_reqstd+0x136>
				return udc_req_std_ep_get_status();
  4014d8:	4b32      	ldr	r3, [pc, #200]	; (4015a4 <udc_reqstd+0x150>)
  4014da:	4798      	blx	r3
  4014dc:	4603      	mov	r3, r0
  4014de:	e055      	b.n	40158c <udc_reqstd+0x138>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
  4014e0:	4b2b      	ldr	r3, [pc, #172]	; (401590 <udc_reqstd+0x13c>)
  4014e2:	781b      	ldrb	r3, [r3, #0]
  4014e4:	f003 031f 	and.w	r3, r3, #31
  4014e8:	2b00      	cmp	r3, #0
  4014ea:	d12a      	bne.n	401542 <udc_reqstd+0xee>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
  4014ec:	4b28      	ldr	r3, [pc, #160]	; (401590 <udc_reqstd+0x13c>)
  4014ee:	785b      	ldrb	r3, [r3, #1]
  4014f0:	3b01      	subs	r3, #1
  4014f2:	2b08      	cmp	r3, #8
  4014f4:	d824      	bhi.n	401540 <udc_reqstd+0xec>
  4014f6:	a201      	add	r2, pc, #4	; (adr r2, 4014fc <udc_reqstd+0xa8>)
  4014f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4014fc:	00401529 	.word	0x00401529
  401500:	00401541 	.word	0x00401541
  401504:	00401531 	.word	0x00401531
  401508:	00401541 	.word	0x00401541
  40150c:	00401521 	.word	0x00401521
  401510:	00401541 	.word	0x00401541
  401514:	00401541 	.word	0x00401541
  401518:	00401541 	.word	0x00401541
  40151c:	00401539 	.word	0x00401539
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
  401520:	4b21      	ldr	r3, [pc, #132]	; (4015a8 <udc_reqstd+0x154>)
  401522:	4798      	blx	r3
  401524:	4603      	mov	r3, r0
  401526:	e031      	b.n	40158c <udc_reqstd+0x138>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
  401528:	4b20      	ldr	r3, [pc, #128]	; (4015ac <udc_reqstd+0x158>)
  40152a:	4798      	blx	r3
  40152c:	4603      	mov	r3, r0
  40152e:	e02d      	b.n	40158c <udc_reqstd+0x138>
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
  401530:	4b1f      	ldr	r3, [pc, #124]	; (4015b0 <udc_reqstd+0x15c>)
  401532:	4798      	blx	r3
  401534:	4603      	mov	r3, r0
  401536:	e029      	b.n	40158c <udc_reqstd+0x138>
			case USB_REQ_SET_CONFIGURATION:
				return udc_req_std_dev_set_configuration();
  401538:	4b1e      	ldr	r3, [pc, #120]	; (4015b4 <udc_reqstd+0x160>)
  40153a:	4798      	blx	r3
  40153c:	4603      	mov	r3, r0
  40153e:	e025      	b.n	40158c <udc_reqstd+0x138>
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
			default:
				break;
  401540:	bf00      	nop
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
  401542:	4b13      	ldr	r3, [pc, #76]	; (401590 <udc_reqstd+0x13c>)
  401544:	781b      	ldrb	r3, [r3, #0]
  401546:	f003 031f 	and.w	r3, r3, #31
  40154a:	2b01      	cmp	r3, #1
  40154c:	d108      	bne.n	401560 <udc_reqstd+0x10c>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
  40154e:	4b10      	ldr	r3, [pc, #64]	; (401590 <udc_reqstd+0x13c>)
  401550:	785b      	ldrb	r3, [r3, #1]
  401552:	2b0b      	cmp	r3, #11
  401554:	d000      	beq.n	401558 <udc_reqstd+0x104>
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
			default:
				break;
  401556:	e003      	b.n	401560 <udc_reqstd+0x10c>
				return udc_req_std_iface_set_setting();
  401558:	4b17      	ldr	r3, [pc, #92]	; (4015b8 <udc_reqstd+0x164>)
  40155a:	4798      	blx	r3
  40155c:	4603      	mov	r3, r0
  40155e:	e015      	b.n	40158c <udc_reqstd+0x138>
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
  401560:	4b0b      	ldr	r3, [pc, #44]	; (401590 <udc_reqstd+0x13c>)
  401562:	781b      	ldrb	r3, [r3, #0]
  401564:	f003 031f 	and.w	r3, r3, #31
  401568:	2b02      	cmp	r3, #2
  40156a:	d10e      	bne.n	40158a <udc_reqstd+0x136>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
  40156c:	4b08      	ldr	r3, [pc, #32]	; (401590 <udc_reqstd+0x13c>)
  40156e:	785b      	ldrb	r3, [r3, #1]
  401570:	2b01      	cmp	r3, #1
  401572:	d002      	beq.n	40157a <udc_reqstd+0x126>
  401574:	2b03      	cmp	r3, #3
  401576:	d004      	beq.n	401582 <udc_reqstd+0x12e>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
			default:
				break;
  401578:	e007      	b.n	40158a <udc_reqstd+0x136>
				return udc_req_std_ep_clear_feature();
  40157a:	4b10      	ldr	r3, [pc, #64]	; (4015bc <udc_reqstd+0x168>)
  40157c:	4798      	blx	r3
  40157e:	4603      	mov	r3, r0
  401580:	e004      	b.n	40158c <udc_reqstd+0x138>
				return udc_req_std_ep_set_feature();
  401582:	4b0f      	ldr	r3, [pc, #60]	; (4015c0 <udc_reqstd+0x16c>)
  401584:	4798      	blx	r3
  401586:	4603      	mov	r3, r0
  401588:	e000      	b.n	40158c <udc_reqstd+0x138>
			}
		}
#endif
	}
	return false;
  40158a:	2300      	movs	r3, #0
}
  40158c:	4618      	mov	r0, r3
  40158e:	bd80      	pop	{r7, pc}
  401590:	20000e34 	.word	0x20000e34
  401594:	00400f11 	.word	0x00400f11
  401598:	0040114d 	.word	0x0040114d
  40159c:	00401269 	.word	0x00401269
  4015a0:	00401355 	.word	0x00401355
  4015a4:	00400f3d 	.word	0x00400f3d
  4015a8:	00401095 	.word	0x00401095
  4015ac:	00400f81 	.word	0x00400f81
  4015b0:	00400ff9 	.word	0x00400ff9
  4015b4:	00401295 	.word	0x00401295
  4015b8:	004013ed 	.word	0x004013ed
  4015bc:	00400fc1 	.word	0x00400fc1
  4015c0:	00401029 	.word	0x00401029

004015c4 <udc_req_iface>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_iface(void)
{
  4015c4:	b580      	push	{r7, lr}
  4015c6:	b082      	sub	sp, #8
  4015c8:	af00      	add	r7, sp, #0
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
  4015ca:	4b20      	ldr	r3, [pc, #128]	; (40164c <udc_req_iface+0x88>)
  4015cc:	781b      	ldrb	r3, [r3, #0]
  4015ce:	2b00      	cmp	r3, #0
  4015d0:	d101      	bne.n	4015d6 <udc_req_iface+0x12>
		return false; // The device is not is configured state yet
  4015d2:	2300      	movs	r3, #0
  4015d4:	e036      	b.n	401644 <udc_req_iface+0x80>
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  4015d6:	4b1e      	ldr	r3, [pc, #120]	; (401650 <udc_req_iface+0x8c>)
  4015d8:	889b      	ldrh	r3, [r3, #4]
  4015da:	71fb      	strb	r3, [r7, #7]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  4015dc:	4b1d      	ldr	r3, [pc, #116]	; (401654 <udc_req_iface+0x90>)
  4015de:	681b      	ldr	r3, [r3, #0]
  4015e0:	681b      	ldr	r3, [r3, #0]
  4015e2:	791b      	ldrb	r3, [r3, #4]
  4015e4:	79fa      	ldrb	r2, [r7, #7]
  4015e6:	429a      	cmp	r2, r3
  4015e8:	d301      	bcc.n	4015ee <udc_req_iface+0x2a>
		return false;
  4015ea:	2300      	movs	r3, #0
  4015ec:	e02a      	b.n	401644 <udc_req_iface+0x80>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
  4015ee:	79fb      	ldrb	r3, [r7, #7]
  4015f0:	2100      	movs	r1, #0
  4015f2:	4618      	mov	r0, r3
  4015f4:	4b18      	ldr	r3, [pc, #96]	; (401658 <udc_req_iface+0x94>)
  4015f6:	4798      	blx	r3
  4015f8:	4603      	mov	r3, r0
  4015fa:	f083 0301 	eor.w	r3, r3, #1
  4015fe:	b2db      	uxtb	r3, r3
  401600:	2b00      	cmp	r3, #0
  401602:	d001      	beq.n	401608 <udc_req_iface+0x44>
		return false;
  401604:	2300      	movs	r3, #0
  401606:	e01d      	b.n	401644 <udc_req_iface+0x80>
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  401608:	4b12      	ldr	r3, [pc, #72]	; (401654 <udc_req_iface+0x90>)
  40160a:	681b      	ldr	r3, [r3, #0]
  40160c:	685a      	ldr	r2, [r3, #4]
  40160e:	79fb      	ldrb	r3, [r7, #7]
  401610:	009b      	lsls	r3, r3, #2
  401612:	4413      	add	r3, r2
  401614:	681b      	ldr	r3, [r3, #0]
  401616:	603b      	str	r3, [r7, #0]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  401618:	683b      	ldr	r3, [r7, #0]
  40161a:	68db      	ldr	r3, [r3, #12]
  40161c:	4798      	blx	r3
  40161e:	4603      	mov	r3, r0
  401620:	461a      	mov	r2, r3
  401622:	79fb      	ldrb	r3, [r7, #7]
  401624:	4611      	mov	r1, r2
  401626:	4618      	mov	r0, r3
  401628:	4b0b      	ldr	r3, [pc, #44]	; (401658 <udc_req_iface+0x94>)
  40162a:	4798      	blx	r3
  40162c:	4603      	mov	r3, r0
  40162e:	f083 0301 	eor.w	r3, r3, #1
  401632:	b2db      	uxtb	r3, r3
  401634:	2b00      	cmp	r3, #0
  401636:	d001      	beq.n	40163c <udc_req_iface+0x78>
		return false;
  401638:	2300      	movs	r3, #0
  40163a:	e003      	b.n	401644 <udc_req_iface+0x80>
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
  40163c:	683b      	ldr	r3, [r7, #0]
  40163e:	689b      	ldr	r3, [r3, #8]
  401640:	4798      	blx	r3
  401642:	4603      	mov	r3, r0
}
  401644:	4618      	mov	r0, r3
  401646:	3708      	adds	r7, #8
  401648:	46bd      	mov	sp, r7
  40164a:	bd80      	pop	{r7, pc}
  40164c:	20000bbc 	.word	0x20000bbc
  401650:	20000e34 	.word	0x20000e34
  401654:	20000bc0 	.word	0x20000bc0
  401658:	00400c89 	.word	0x00400c89

0040165c <udc_req_ep>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_ep(void)
{
  40165c:	b580      	push	{r7, lr}
  40165e:	b082      	sub	sp, #8
  401660:	af00      	add	r7, sp, #0
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
  401662:	4b1e      	ldr	r3, [pc, #120]	; (4016dc <udc_req_ep+0x80>)
  401664:	781b      	ldrb	r3, [r3, #0]
  401666:	2b00      	cmp	r3, #0
  401668:	d101      	bne.n	40166e <udc_req_ep+0x12>
		return false; // The device is not is configured state yet
  40166a:	2300      	movs	r3, #0
  40166c:	e032      	b.n	4016d4 <udc_req_ep+0x78>
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  40166e:	4b1c      	ldr	r3, [pc, #112]	; (4016e0 <udc_req_ep+0x84>)
  401670:	889b      	ldrh	r3, [r3, #4]
  401672:	71fb      	strb	r3, [r7, #7]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  401674:	2300      	movs	r3, #0
  401676:	71fb      	strb	r3, [r7, #7]
  401678:	e024      	b.n	4016c4 <udc_req_ep+0x68>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
  40167a:	4b1a      	ldr	r3, [pc, #104]	; (4016e4 <udc_req_ep+0x88>)
  40167c:	681b      	ldr	r3, [r3, #0]
  40167e:	685a      	ldr	r2, [r3, #4]
  401680:	79fb      	ldrb	r3, [r7, #7]
  401682:	009b      	lsls	r3, r3, #2
  401684:	4413      	add	r3, r2
  401686:	681b      	ldr	r3, [r3, #0]
  401688:	603b      	str	r3, [r7, #0]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  40168a:	683b      	ldr	r3, [r7, #0]
  40168c:	68db      	ldr	r3, [r3, #12]
  40168e:	4798      	blx	r3
  401690:	4603      	mov	r3, r0
  401692:	461a      	mov	r2, r3
  401694:	79fb      	ldrb	r3, [r7, #7]
  401696:	4611      	mov	r1, r2
  401698:	4618      	mov	r0, r3
  40169a:	4b13      	ldr	r3, [pc, #76]	; (4016e8 <udc_req_ep+0x8c>)
  40169c:	4798      	blx	r3
  40169e:	4603      	mov	r3, r0
  4016a0:	f083 0301 	eor.w	r3, r3, #1
  4016a4:	b2db      	uxtb	r3, r3
  4016a6:	2b00      	cmp	r3, #0
  4016a8:	d001      	beq.n	4016ae <udc_req_ep+0x52>
			return false;
  4016aa:	2300      	movs	r3, #0
  4016ac:	e012      	b.n	4016d4 <udc_req_ep+0x78>
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
  4016ae:	683b      	ldr	r3, [r7, #0]
  4016b0:	689b      	ldr	r3, [r3, #8]
  4016b2:	4798      	blx	r3
  4016b4:	4603      	mov	r3, r0
  4016b6:	2b00      	cmp	r3, #0
  4016b8:	d001      	beq.n	4016be <udc_req_ep+0x62>
			return true;
  4016ba:	2301      	movs	r3, #1
  4016bc:	e00a      	b.n	4016d4 <udc_req_ep+0x78>
			iface_num++) {
  4016be:	79fb      	ldrb	r3, [r7, #7]
  4016c0:	3301      	adds	r3, #1
  4016c2:	71fb      	strb	r3, [r7, #7]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4016c4:	4b07      	ldr	r3, [pc, #28]	; (4016e4 <udc_req_ep+0x88>)
  4016c6:	681b      	ldr	r3, [r3, #0]
  4016c8:	681b      	ldr	r3, [r3, #0]
  4016ca:	791b      	ldrb	r3, [r3, #4]
  4016cc:	79fa      	ldrb	r2, [r7, #7]
  4016ce:	429a      	cmp	r2, r3
  4016d0:	d3d3      	bcc.n	40167a <udc_req_ep+0x1e>
		}
	}
	return false;
  4016d2:	2300      	movs	r3, #0
}
  4016d4:	4618      	mov	r0, r3
  4016d6:	3708      	adds	r7, #8
  4016d8:	46bd      	mov	sp, r7
  4016da:	bd80      	pop	{r7, pc}
  4016dc:	20000bbc 	.word	0x20000bbc
  4016e0:	20000e34 	.word	0x20000e34
  4016e4:	20000bc0 	.word	0x20000bc0
  4016e8:	00400c89 	.word	0x00400c89

004016ec <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
  4016ec:	b580      	push	{r7, lr}
  4016ee:	af00      	add	r7, sp, #0
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
  4016f0:	4b1e      	ldr	r3, [pc, #120]	; (40176c <udc_process_setup+0x80>)
  4016f2:	2200      	movs	r2, #0
  4016f4:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
  4016f6:	4b1d      	ldr	r3, [pc, #116]	; (40176c <udc_process_setup+0x80>)
  4016f8:	2200      	movs	r2, #0
  4016fa:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  4016fc:	4b1b      	ldr	r3, [pc, #108]	; (40176c <udc_process_setup+0x80>)
  4016fe:	2200      	movs	r2, #0
  401700:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
  401702:	4b1a      	ldr	r3, [pc, #104]	; (40176c <udc_process_setup+0x80>)
  401704:	781b      	ldrb	r3, [r3, #0]
  401706:	b25b      	sxtb	r3, r3
  401708:	2b00      	cmp	r3, #0
  40170a:	da05      	bge.n	401718 <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0) {
  40170c:	4b17      	ldr	r3, [pc, #92]	; (40176c <udc_process_setup+0x80>)
  40170e:	88db      	ldrh	r3, [r3, #6]
  401710:	2b00      	cmp	r3, #0
  401712:	d101      	bne.n	401718 <udc_process_setup+0x2c>
			return false; // Error from USB host
  401714:	2300      	movs	r3, #0
  401716:	e027      	b.n	401768 <udc_process_setup+0x7c>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
  401718:	4b14      	ldr	r3, [pc, #80]	; (40176c <udc_process_setup+0x80>)
  40171a:	781b      	ldrb	r3, [r3, #0]
  40171c:	f003 0360 	and.w	r3, r3, #96	; 0x60
  401720:	2b00      	cmp	r3, #0
  401722:	d106      	bne.n	401732 <udc_process_setup+0x46>
		if (udc_reqstd()) {
  401724:	4b12      	ldr	r3, [pc, #72]	; (401770 <udc_process_setup+0x84>)
  401726:	4798      	blx	r3
  401728:	4603      	mov	r3, r0
  40172a:	2b00      	cmp	r3, #0
  40172c:	d001      	beq.n	401732 <udc_process_setup+0x46>
			return true;
  40172e:	2301      	movs	r3, #1
  401730:	e01a      	b.n	401768 <udc_process_setup+0x7c>
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
  401732:	4b0e      	ldr	r3, [pc, #56]	; (40176c <udc_process_setup+0x80>)
  401734:	781b      	ldrb	r3, [r3, #0]
  401736:	f003 031f 	and.w	r3, r3, #31
  40173a:	2b01      	cmp	r3, #1
  40173c:	d106      	bne.n	40174c <udc_process_setup+0x60>
		if (udc_req_iface()) {
  40173e:	4b0d      	ldr	r3, [pc, #52]	; (401774 <udc_process_setup+0x88>)
  401740:	4798      	blx	r3
  401742:	4603      	mov	r3, r0
  401744:	2b00      	cmp	r3, #0
  401746:	d001      	beq.n	40174c <udc_process_setup+0x60>
			return true;
  401748:	2301      	movs	r3, #1
  40174a:	e00d      	b.n	401768 <udc_process_setup+0x7c>
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
  40174c:	4b07      	ldr	r3, [pc, #28]	; (40176c <udc_process_setup+0x80>)
  40174e:	781b      	ldrb	r3, [r3, #0]
  401750:	f003 031f 	and.w	r3, r3, #31
  401754:	2b02      	cmp	r3, #2
  401756:	d106      	bne.n	401766 <udc_process_setup+0x7a>
		if (udc_req_ep()) {
  401758:	4b07      	ldr	r3, [pc, #28]	; (401778 <udc_process_setup+0x8c>)
  40175a:	4798      	blx	r3
  40175c:	4603      	mov	r3, r0
  40175e:	2b00      	cmp	r3, #0
  401760:	d001      	beq.n	401766 <udc_process_setup+0x7a>
			return true;
  401762:	2301      	movs	r3, #1
  401764:	e000      	b.n	401768 <udc_process_setup+0x7c>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
  401766:	2300      	movs	r3, #0
#endif
}
  401768:	4618      	mov	r0, r3
  40176a:	bd80      	pop	{r7, pc}
  40176c:	20000e34 	.word	0x20000e34
  401770:	00401455 	.word	0x00401455
  401774:	004015c5 	.word	0x004015c5
  401778:	0040165d 	.word	0x0040165d

0040177c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40177c:	b580      	push	{r7, lr}
  40177e:	b086      	sub	sp, #24
  401780:	af00      	add	r7, sp, #0
  401782:	60f8      	str	r0, [r7, #12]
  401784:	60b9      	str	r1, [r7, #8]
  401786:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  401788:	2300      	movs	r3, #0
  40178a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  40178c:	68fb      	ldr	r3, [r7, #12]
  40178e:	2b00      	cmp	r3, #0
  401790:	d012      	beq.n	4017b8 <_read+0x3c>
		return -1;
  401792:	f04f 33ff 	mov.w	r3, #4294967295
  401796:	e013      	b.n	4017c0 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  401798:	4b0b      	ldr	r3, [pc, #44]	; (4017c8 <_read+0x4c>)
  40179a:	681b      	ldr	r3, [r3, #0]
  40179c:	4a0b      	ldr	r2, [pc, #44]	; (4017cc <_read+0x50>)
  40179e:	6812      	ldr	r2, [r2, #0]
  4017a0:	68b9      	ldr	r1, [r7, #8]
  4017a2:	4610      	mov	r0, r2
  4017a4:	4798      	blx	r3
		ptr++;
  4017a6:	68bb      	ldr	r3, [r7, #8]
  4017a8:	3301      	adds	r3, #1
  4017aa:	60bb      	str	r3, [r7, #8]
		nChars++;
  4017ac:	697b      	ldr	r3, [r7, #20]
  4017ae:	3301      	adds	r3, #1
  4017b0:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  4017b2:	687b      	ldr	r3, [r7, #4]
  4017b4:	3b01      	subs	r3, #1
  4017b6:	607b      	str	r3, [r7, #4]
  4017b8:	687b      	ldr	r3, [r7, #4]
  4017ba:	2b00      	cmp	r3, #0
  4017bc:	dcec      	bgt.n	401798 <_read+0x1c>
	}
	return nChars;
  4017be:	697b      	ldr	r3, [r7, #20]
}
  4017c0:	4618      	mov	r0, r3
  4017c2:	3718      	adds	r7, #24
  4017c4:	46bd      	mov	sp, r7
  4017c6:	bd80      	pop	{r7, pc}
  4017c8:	20000d6c 	.word	0x20000d6c
  4017cc:	20000d74 	.word	0x20000d74

004017d0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4017d0:	b580      	push	{r7, lr}
  4017d2:	b086      	sub	sp, #24
  4017d4:	af00      	add	r7, sp, #0
  4017d6:	60f8      	str	r0, [r7, #12]
  4017d8:	60b9      	str	r1, [r7, #8]
  4017da:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4017dc:	2300      	movs	r3, #0
  4017de:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  4017e0:	68fb      	ldr	r3, [r7, #12]
  4017e2:	2b01      	cmp	r3, #1
  4017e4:	d01e      	beq.n	401824 <_write+0x54>
  4017e6:	68fb      	ldr	r3, [r7, #12]
  4017e8:	2b02      	cmp	r3, #2
  4017ea:	d01b      	beq.n	401824 <_write+0x54>
  4017ec:	68fb      	ldr	r3, [r7, #12]
  4017ee:	2b03      	cmp	r3, #3
  4017f0:	d018      	beq.n	401824 <_write+0x54>
		return -1;
  4017f2:	f04f 33ff 	mov.w	r3, #4294967295
  4017f6:	e019      	b.n	40182c <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4017f8:	4b0e      	ldr	r3, [pc, #56]	; (401834 <_write+0x64>)
  4017fa:	681a      	ldr	r2, [r3, #0]
  4017fc:	4b0e      	ldr	r3, [pc, #56]	; (401838 <_write+0x68>)
  4017fe:	6818      	ldr	r0, [r3, #0]
  401800:	68bb      	ldr	r3, [r7, #8]
  401802:	1c59      	adds	r1, r3, #1
  401804:	60b9      	str	r1, [r7, #8]
  401806:	781b      	ldrb	r3, [r3, #0]
  401808:	4619      	mov	r1, r3
  40180a:	4790      	blx	r2
  40180c:	4603      	mov	r3, r0
  40180e:	2b00      	cmp	r3, #0
  401810:	da02      	bge.n	401818 <_write+0x48>
			return -1;
  401812:	f04f 33ff 	mov.w	r3, #4294967295
  401816:	e009      	b.n	40182c <_write+0x5c>
		}
		++nChars;
  401818:	697b      	ldr	r3, [r7, #20]
  40181a:	3301      	adds	r3, #1
  40181c:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  40181e:	687b      	ldr	r3, [r7, #4]
  401820:	3b01      	subs	r3, #1
  401822:	607b      	str	r3, [r7, #4]
  401824:	687b      	ldr	r3, [r7, #4]
  401826:	2b00      	cmp	r3, #0
  401828:	d1e6      	bne.n	4017f8 <_write+0x28>
	}
	return nChars;
  40182a:	697b      	ldr	r3, [r7, #20]
}
  40182c:	4618      	mov	r0, r3
  40182e:	3718      	adds	r7, #24
  401830:	46bd      	mov	sp, r7
  401832:	bd80      	pop	{r7, pc}
  401834:	20000d70 	.word	0x20000d70
  401838:	20000d74 	.word	0x20000d74

0040183c <cpu_irq_save>:
{
  40183c:	b480      	push	{r7}
  40183e:	b083      	sub	sp, #12
  401840:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401842:	f3ef 8310 	mrs	r3, PRIMASK
  401846:	607b      	str	r3, [r7, #4]
  return(result);
  401848:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40184a:	2b00      	cmp	r3, #0
  40184c:	bf0c      	ite	eq
  40184e:	2301      	moveq	r3, #1
  401850:	2300      	movne	r3, #0
  401852:	b2db      	uxtb	r3, r3
  401854:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401856:	b672      	cpsid	i
  401858:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40185c:	4b04      	ldr	r3, [pc, #16]	; (401870 <cpu_irq_save+0x34>)
  40185e:	2200      	movs	r2, #0
  401860:	701a      	strb	r2, [r3, #0]
	return flags;
  401862:	683b      	ldr	r3, [r7, #0]
}
  401864:	4618      	mov	r0, r3
  401866:	370c      	adds	r7, #12
  401868:	46bd      	mov	sp, r7
  40186a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40186e:	4770      	bx	lr
  401870:	200000a2 	.word	0x200000a2

00401874 <cpu_irq_is_enabled_flags>:
{
  401874:	b480      	push	{r7}
  401876:	b083      	sub	sp, #12
  401878:	af00      	add	r7, sp, #0
  40187a:	6078      	str	r0, [r7, #4]
	return (flags);
  40187c:	687b      	ldr	r3, [r7, #4]
  40187e:	2b00      	cmp	r3, #0
  401880:	bf14      	ite	ne
  401882:	2301      	movne	r3, #1
  401884:	2300      	moveq	r3, #0
  401886:	b2db      	uxtb	r3, r3
}
  401888:	4618      	mov	r0, r3
  40188a:	370c      	adds	r7, #12
  40188c:	46bd      	mov	sp, r7
  40188e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401892:	4770      	bx	lr

00401894 <cpu_irq_restore>:
{
  401894:	b580      	push	{r7, lr}
  401896:	b082      	sub	sp, #8
  401898:	af00      	add	r7, sp, #0
  40189a:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  40189c:	6878      	ldr	r0, [r7, #4]
  40189e:	4b07      	ldr	r3, [pc, #28]	; (4018bc <cpu_irq_restore+0x28>)
  4018a0:	4798      	blx	r3
  4018a2:	4603      	mov	r3, r0
  4018a4:	2b00      	cmp	r3, #0
  4018a6:	d005      	beq.n	4018b4 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4018a8:	4b05      	ldr	r3, [pc, #20]	; (4018c0 <cpu_irq_restore+0x2c>)
  4018aa:	2201      	movs	r2, #1
  4018ac:	701a      	strb	r2, [r3, #0]
  4018ae:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4018b2:	b662      	cpsie	i
}
  4018b4:	bf00      	nop
  4018b6:	3708      	adds	r7, #8
  4018b8:	46bd      	mov	sp, r7
  4018ba:	bd80      	pop	{r7, pc}
  4018bc:	00401875 	.word	0x00401875
  4018c0:	200000a2 	.word	0x200000a2

004018c4 <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  4018c4:	b480      	push	{r7}
  4018c6:	b083      	sub	sp, #12
  4018c8:	af00      	add	r7, sp, #0
  4018ca:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  4018cc:	687b      	ldr	r3, [r7, #4]
  4018ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4018d0:	4618      	mov	r0, r3
  4018d2:	370c      	adds	r7, #12
  4018d4:	46bd      	mov	sp, r7
  4018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018da:	4770      	bx	lr

004018dc <afec_get_interrupt_mask>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
  4018dc:	b480      	push	{r7}
  4018de:	b083      	sub	sp, #12
  4018e0:	af00      	add	r7, sp, #0
  4018e2:	6078      	str	r0, [r7, #4]
	return afec->AFEC_IMR;
  4018e4:	687b      	ldr	r3, [r7, #4]
  4018e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  4018e8:	4618      	mov	r0, r3
  4018ea:	370c      	adds	r7, #12
  4018ec:	46bd      	mov	sp, r7
  4018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018f2:	4770      	bx	lr

004018f4 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  4018f4:	b580      	push	{r7, lr}
  4018f6:	b084      	sub	sp, #16
  4018f8:	af00      	add	r7, sp, #0
  4018fa:	4603      	mov	r3, r0
  4018fc:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  4018fe:	79fb      	ldrb	r3, [r7, #7]
  401900:	4a0a      	ldr	r2, [pc, #40]	; (40192c <sleepmgr_lock_mode+0x38>)
  401902:	5cd3      	ldrb	r3, [r2, r3]
  401904:	2bff      	cmp	r3, #255	; 0xff
  401906:	d100      	bne.n	40190a <sleepmgr_lock_mode+0x16>
		while (true) {
  401908:	e7fe      	b.n	401908 <sleepmgr_lock_mode+0x14>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
  40190a:	4b09      	ldr	r3, [pc, #36]	; (401930 <sleepmgr_lock_mode+0x3c>)
  40190c:	4798      	blx	r3
  40190e:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  401910:	79fb      	ldrb	r3, [r7, #7]
  401912:	4a06      	ldr	r2, [pc, #24]	; (40192c <sleepmgr_lock_mode+0x38>)
  401914:	5cd2      	ldrb	r2, [r2, r3]
  401916:	3201      	adds	r2, #1
  401918:	b2d1      	uxtb	r1, r2
  40191a:	4a04      	ldr	r2, [pc, #16]	; (40192c <sleepmgr_lock_mode+0x38>)
  40191c:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  40191e:	68f8      	ldr	r0, [r7, #12]
  401920:	4b04      	ldr	r3, [pc, #16]	; (401934 <sleepmgr_lock_mode+0x40>)
  401922:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  401924:	bf00      	nop
  401926:	3710      	adds	r7, #16
  401928:	46bd      	mov	sp, r7
  40192a:	bd80      	pop	{r7, pc}
  40192c:	20000d64 	.word	0x20000d64
  401930:	0040183d 	.word	0x0040183d
  401934:	00401895 	.word	0x00401895

00401938 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401938:	b480      	push	{r7}
  40193a:	b083      	sub	sp, #12
  40193c:	af00      	add	r7, sp, #0
  40193e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401940:	687b      	ldr	r3, [r7, #4]
  401942:	2b07      	cmp	r3, #7
  401944:	d825      	bhi.n	401992 <osc_get_rate+0x5a>
  401946:	a201      	add	r2, pc, #4	; (adr r2, 40194c <osc_get_rate+0x14>)
  401948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40194c:	0040196d 	.word	0x0040196d
  401950:	00401973 	.word	0x00401973
  401954:	00401979 	.word	0x00401979
  401958:	0040197f 	.word	0x0040197f
  40195c:	00401983 	.word	0x00401983
  401960:	00401987 	.word	0x00401987
  401964:	0040198b 	.word	0x0040198b
  401968:	0040198f 	.word	0x0040198f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40196c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401970:	e010      	b.n	401994 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401972:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401976:	e00d      	b.n	401994 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401978:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40197c:	e00a      	b.n	401994 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40197e:	4b08      	ldr	r3, [pc, #32]	; (4019a0 <osc_get_rate+0x68>)
  401980:	e008      	b.n	401994 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401982:	4b08      	ldr	r3, [pc, #32]	; (4019a4 <osc_get_rate+0x6c>)
  401984:	e006      	b.n	401994 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401986:	4b08      	ldr	r3, [pc, #32]	; (4019a8 <osc_get_rate+0x70>)
  401988:	e004      	b.n	401994 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40198a:	4b07      	ldr	r3, [pc, #28]	; (4019a8 <osc_get_rate+0x70>)
  40198c:	e002      	b.n	401994 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40198e:	4b06      	ldr	r3, [pc, #24]	; (4019a8 <osc_get_rate+0x70>)
  401990:	e000      	b.n	401994 <osc_get_rate+0x5c>
	}

	return 0;
  401992:	2300      	movs	r3, #0
}
  401994:	4618      	mov	r0, r3
  401996:	370c      	adds	r7, #12
  401998:	46bd      	mov	sp, r7
  40199a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40199e:	4770      	bx	lr
  4019a0:	003d0900 	.word	0x003d0900
  4019a4:	007a1200 	.word	0x007a1200
  4019a8:	00b71b00 	.word	0x00b71b00

004019ac <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4019ac:	b580      	push	{r7, lr}
  4019ae:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4019b0:	2006      	movs	r0, #6
  4019b2:	4b03      	ldr	r3, [pc, #12]	; (4019c0 <sysclk_get_main_hz+0x14>)
  4019b4:	4798      	blx	r3
  4019b6:	4603      	mov	r3, r0
  4019b8:	011b      	lsls	r3, r3, #4

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4019ba:	4618      	mov	r0, r3
  4019bc:	bd80      	pop	{r7, pc}
  4019be:	bf00      	nop
  4019c0:	00401939 	.word	0x00401939

004019c4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4019c4:	b580      	push	{r7, lr}
  4019c6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4019c8:	4b02      	ldr	r3, [pc, #8]	; (4019d4 <sysclk_get_cpu_hz+0x10>)
  4019ca:	4798      	blx	r3
  4019cc:	4603      	mov	r3, r0
  4019ce:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4019d0:	4618      	mov	r0, r3
  4019d2:	bd80      	pop	{r7, pc}
  4019d4:	004019ad 	.word	0x004019ad

004019d8 <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  4019d8:	b480      	push	{r7}
  4019da:	b083      	sub	sp, #12
  4019dc:	af00      	add	r7, sp, #0
  4019de:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  4019e0:	687b      	ldr	r3, [r7, #4]
  4019e2:	4a09      	ldr	r2, [pc, #36]	; (401a08 <afec_find_inst_num+0x30>)
  4019e4:	4293      	cmp	r3, r2
  4019e6:	d101      	bne.n	4019ec <afec_find_inst_num+0x14>
		return 1;
  4019e8:	2301      	movs	r3, #1
  4019ea:	e006      	b.n	4019fa <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  4019ec:	687b      	ldr	r3, [r7, #4]
  4019ee:	4a07      	ldr	r2, [pc, #28]	; (401a0c <afec_find_inst_num+0x34>)
  4019f0:	4293      	cmp	r3, r2
  4019f2:	d101      	bne.n	4019f8 <afec_find_inst_num+0x20>
		return 0;
  4019f4:	2300      	movs	r3, #0
  4019f6:	e000      	b.n	4019fa <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  4019f8:	2300      	movs	r3, #0
}
  4019fa:	4618      	mov	r0, r3
  4019fc:	370c      	adds	r7, #12
  4019fe:	46bd      	mov	sp, r7
  401a00:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a04:	4770      	bx	lr
  401a06:	bf00      	nop
  401a08:	400b4000 	.word	0x400b4000
  401a0c:	400b0000 	.word	0x400b0000

00401a10 <afec_find_pid>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC Peripheral ID
 */
static uint32_t afec_find_pid(Afec *const afec)
{
  401a10:	b480      	push	{r7}
  401a12:	b083      	sub	sp, #12
  401a14:	af00      	add	r7, sp, #0
  401a16:	6078      	str	r0, [r7, #4]
#if defined(ID_AFEC1)
	if (afec == AFEC1) {
  401a18:	687b      	ldr	r3, [r7, #4]
  401a1a:	4a09      	ldr	r2, [pc, #36]	; (401a40 <afec_find_pid+0x30>)
  401a1c:	4293      	cmp	r3, r2
  401a1e:	d101      	bne.n	401a24 <afec_find_pid+0x14>
		return ID_AFEC1;
  401a20:	231f      	movs	r3, #31
  401a22:	e006      	b.n	401a32 <afec_find_pid+0x22>
	}
#endif
#if defined(ID_AFEC0)
	if (afec == AFEC0) {
  401a24:	687b      	ldr	r3, [r7, #4]
  401a26:	4a07      	ldr	r2, [pc, #28]	; (401a44 <afec_find_pid+0x34>)
  401a28:	4293      	cmp	r3, r2
  401a2a:	d101      	bne.n	401a30 <afec_find_pid+0x20>
		return ID_AFEC0;
  401a2c:	231e      	movs	r3, #30
  401a2e:	e000      	b.n	401a32 <afec_find_pid+0x22>
	}
#endif
	return ID_AFEC0;
  401a30:	231e      	movs	r3, #30
}
  401a32:	4618      	mov	r0, r3
  401a34:	370c      	adds	r7, #12
  401a36:	46bd      	mov	sp, r7
  401a38:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a3c:	4770      	bx	lr
  401a3e:	bf00      	nop
  401a40:	400b4000 	.word	0x400b4000
  401a44:	400b0000 	.word	0x400b0000

00401a48 <afec_set_config>:
 *
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
  401a48:	b480      	push	{r7}
  401a4a:	b085      	sub	sp, #20
  401a4c:	af00      	add	r7, sp, #0
  401a4e:	6078      	str	r0, [r7, #4]
  401a50:	6039      	str	r1, [r7, #0]
	uint32_t reg = 0;
  401a52:	2300      	movs	r3, #0
  401a54:	60fb      	str	r3, [r7, #12]

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  401a56:	683b      	ldr	r3, [r7, #0]
  401a58:	7ddb      	ldrb	r3, [r3, #23]
  401a5a:	2b00      	cmp	r3, #0
  401a5c:	d002      	beq.n	401a64 <afec_set_config+0x1c>
  401a5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401a62:	e000      	b.n	401a66 <afec_set_config+0x1e>
  401a64:	2200      	movs	r2, #0
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
			AFEC_MR_ONE |
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
  401a66:	683b      	ldr	r3, [r7, #0]
  401a68:	7d9b      	ldrb	r3, [r3, #22]
  401a6a:	2b00      	cmp	r3, #0
  401a6c:	d002      	beq.n	401a74 <afec_set_config+0x2c>
  401a6e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  401a72:	e000      	b.n	401a76 <afec_set_config+0x2e>
  401a74:	2300      	movs	r3, #0
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  401a76:	431a      	orrs	r2, r3
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
  401a78:	683b      	ldr	r3, [r7, #0]
  401a7a:	6859      	ldr	r1, [r3, #4]
  401a7c:	683b      	ldr	r3, [r7, #0]
  401a7e:	689b      	ldr	r3, [r3, #8]
  401a80:	005b      	lsls	r3, r3, #1
  401a82:	fbb1 f3f3 	udiv	r3, r1, r3
  401a86:	3b01      	subs	r3, #1
  401a88:	021b      	lsls	r3, r3, #8
  401a8a:	b29b      	uxth	r3, r3
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
  401a8c:	431a      	orrs	r2, r3
			(config->settling_time) |		
  401a8e:	683b      	ldr	r3, [r7, #0]
  401a90:	691b      	ldr	r3, [r3, #16]
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
  401a92:	431a      	orrs	r2, r3
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  401a94:	683b      	ldr	r3, [r7, #0]
  401a96:	7d1b      	ldrb	r3, [r3, #20]
  401a98:	061b      	lsls	r3, r3, #24
  401a9a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
			(config->settling_time) |		
  401a9e:	431a      	orrs	r2, r3
			AFEC_MR_TRANSFER(config->transfer) |
  401aa0:	683b      	ldr	r3, [r7, #0]
  401aa2:	7d5b      	ldrb	r3, [r3, #21]
  401aa4:	071b      	lsls	r3, r3, #28
  401aa6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
			AFEC_MR_TRACKTIM(config->tracktim) |
  401aaa:	431a      	orrs	r2, r3
			(config->startup_time);
  401aac:	683b      	ldr	r3, [r7, #0]
  401aae:	68db      	ldr	r3, [r3, #12]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  401ab0:	4313      	orrs	r3, r2
  401ab2:	60fb      	str	r3, [r7, #12]

	afec->AFEC_MR = reg;
  401ab4:	687b      	ldr	r3, [r7, #4]
  401ab6:	68fa      	ldr	r2, [r7, #12]
  401ab8:	605a      	str	r2, [r3, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401aba:	683b      	ldr	r3, [r7, #0]
  401abc:	7e1b      	ldrb	r3, [r3, #24]
  401abe:	2b00      	cmp	r3, #0
  401ac0:	d002      	beq.n	401ac8 <afec_set_config+0x80>
  401ac2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  401ac6:	e000      	b.n	401aca <afec_set_config+0x82>
  401ac8:	2200      	movs	r2, #0
			(config->resolution) |
  401aca:	683b      	ldr	r3, [r7, #0]
  401acc:	681b      	ldr	r3, [r3, #0]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401ace:	431a      	orrs	r2, r3
			(config->stm ? AFEC_EMR_STM : 0);
  401ad0:	683b      	ldr	r3, [r7, #0]
  401ad2:	7e5b      	ldrb	r3, [r3, #25]
  401ad4:	2b00      	cmp	r3, #0
  401ad6:	d002      	beq.n	401ade <afec_set_config+0x96>
  401ad8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  401adc:	e000      	b.n	401ae0 <afec_set_config+0x98>
  401ade:	2300      	movs	r3, #0
			(config->resolution) |
  401ae0:	431a      	orrs	r2, r3
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401ae2:	687b      	ldr	r3, [r7, #4]
  401ae4:	609a      	str	r2, [r3, #8]
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  #else
    afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl);
  401ae6:	683b      	ldr	r3, [r7, #0]
  401ae8:	7e9b      	ldrb	r3, [r3, #26]
  401aea:	021b      	lsls	r3, r3, #8
  401aec:	f403 7240 	and.w	r2, r3, #768	; 0x300
  401af0:	687b      	ldr	r3, [r7, #4]
  401af2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  #endif
}
  401af6:	bf00      	nop
  401af8:	3714      	adds	r7, #20
  401afa:	46bd      	mov	sp, r7
  401afc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b00:	4770      	bx	lr
	...

00401b04 <afec_get_config_defaults>:
 * - AFE Bias Current Control value is 1
 *
 * \param cfg Pointer to configuration structure to be initiated.
 */
void afec_get_config_defaults(struct afec_config *const cfg)
{
  401b04:	b580      	push	{r7, lr}
  401b06:	b082      	sub	sp, #8
  401b08:	af00      	add	r7, sp, #0
  401b0a:	6078      	str	r0, [r7, #4]
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  401b0c:	687b      	ldr	r3, [r7, #4]
  401b0e:	2200      	movs	r2, #0
  401b10:	601a      	str	r2, [r3, #0]
	cfg->mck = sysclk_get_cpu_hz();
  401b12:	4b14      	ldr	r3, [pc, #80]	; (401b64 <afec_get_config_defaults+0x60>)
  401b14:	4798      	blx	r3
  401b16:	4602      	mov	r2, r0
  401b18:	687b      	ldr	r3, [r7, #4]
  401b1a:	605a      	str	r2, [r3, #4]
		cfg->afec_clock = 6000000UL;
  401b1c:	687b      	ldr	r3, [r7, #4]
  401b1e:	4a12      	ldr	r2, [pc, #72]	; (401b68 <afec_get_config_defaults+0x64>)
  401b20:	609a      	str	r2, [r3, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  401b22:	687b      	ldr	r3, [r7, #4]
  401b24:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  401b28:	60da      	str	r2, [r3, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
  401b2a:	687b      	ldr	r3, [r7, #4]
  401b2c:	2200      	movs	r2, #0
  401b2e:	611a      	str	r2, [r3, #16]
	#endif	
		cfg->tracktim = 2;
  401b30:	687b      	ldr	r3, [r7, #4]
  401b32:	2202      	movs	r2, #2
  401b34:	751a      	strb	r2, [r3, #20]
		cfg->transfer = 1;
  401b36:	687b      	ldr	r3, [r7, #4]
  401b38:	2201      	movs	r2, #1
  401b3a:	755a      	strb	r2, [r3, #21]
		cfg->anach = true;
  401b3c:	687b      	ldr	r3, [r7, #4]
  401b3e:	2201      	movs	r2, #1
  401b40:	759a      	strb	r2, [r3, #22]
		cfg->useq = false;
  401b42:	687b      	ldr	r3, [r7, #4]
  401b44:	2200      	movs	r2, #0
  401b46:	75da      	strb	r2, [r3, #23]
		cfg->tag = true;
  401b48:	687b      	ldr	r3, [r7, #4]
  401b4a:	2201      	movs	r2, #1
  401b4c:	761a      	strb	r2, [r3, #24]
		cfg->stm = true;
  401b4e:	687b      	ldr	r3, [r7, #4]
  401b50:	2201      	movs	r2, #1
  401b52:	765a      	strb	r2, [r3, #25]
		cfg->ibctl = 1;
  401b54:	687b      	ldr	r3, [r7, #4]
  401b56:	2201      	movs	r2, #1
  401b58:	769a      	strb	r2, [r3, #26]
}
  401b5a:	bf00      	nop
  401b5c:	3708      	adds	r7, #8
  401b5e:	46bd      	mov	sp, r7
  401b60:	bd80      	pop	{r7, pc}
  401b62:	bf00      	nop
  401b64:	004019c5 	.word	0x004019c5
  401b68:	005b8d80 	.word	0x005b8d80

00401b6c <afec_init>:
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  401b6c:	b580      	push	{r7, lr}
  401b6e:	b084      	sub	sp, #16
  401b70:	af00      	add	r7, sp, #0
  401b72:	6078      	str	r0, [r7, #4]
  401b74:	6039      	str	r1, [r7, #0]
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  401b76:	6878      	ldr	r0, [r7, #4]
  401b78:	4b1d      	ldr	r3, [pc, #116]	; (401bf0 <afec_init+0x84>)
  401b7a:	4798      	blx	r3
  401b7c:	4603      	mov	r3, r0
  401b7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401b82:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  401b86:	d101      	bne.n	401b8c <afec_init+0x20>
		return STATUS_ERR_BUSY;
  401b88:	2319      	movs	r3, #25
  401b8a:	e02c      	b.n	401be6 <afec_init+0x7a>
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  401b8c:	687b      	ldr	r3, [r7, #4]
  401b8e:	2201      	movs	r2, #1
  401b90:	601a      	str	r2, [r3, #0]
	afec_set_config(afec, config);
  401b92:	6839      	ldr	r1, [r7, #0]
  401b94:	6878      	ldr	r0, [r7, #4]
  401b96:	4b17      	ldr	r3, [pc, #92]	; (401bf4 <afec_init+0x88>)
  401b98:	4798      	blx	r3

	uint32_t i;
	if(afec == AFEC0) {
  401b9a:	687b      	ldr	r3, [r7, #4]
  401b9c:	4a16      	ldr	r2, [pc, #88]	; (401bf8 <afec_init+0x8c>)
  401b9e:	4293      	cmp	r3, r2
  401ba0:	d10d      	bne.n	401bbe <afec_init+0x52>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401ba2:	2300      	movs	r3, #0
  401ba4:	60fb      	str	r3, [r7, #12]
  401ba6:	e007      	b.n	401bb8 <afec_init+0x4c>
			afec_callback_pointer[0][i] = 0;
  401ba8:	4a14      	ldr	r2, [pc, #80]	; (401bfc <afec_init+0x90>)
  401baa:	68fb      	ldr	r3, [r7, #12]
  401bac:	2100      	movs	r1, #0
  401bae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401bb2:	68fb      	ldr	r3, [r7, #12]
  401bb4:	3301      	adds	r3, #1
  401bb6:	60fb      	str	r3, [r7, #12]
  401bb8:	68fb      	ldr	r3, [r7, #12]
  401bba:	2b16      	cmp	r3, #22
  401bbc:	d9f4      	bls.n	401ba8 <afec_init+0x3c>
		}
	}
	if(afec == AFEC1) {
  401bbe:	687b      	ldr	r3, [r7, #4]
  401bc0:	4a0f      	ldr	r2, [pc, #60]	; (401c00 <afec_init+0x94>)
  401bc2:	4293      	cmp	r3, r2
  401bc4:	d10e      	bne.n	401be4 <afec_init+0x78>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401bc6:	2300      	movs	r3, #0
  401bc8:	60fb      	str	r3, [r7, #12]
  401bca:	e008      	b.n	401bde <afec_init+0x72>
			afec_callback_pointer[1][i] = 0;
  401bcc:	4a0b      	ldr	r2, [pc, #44]	; (401bfc <afec_init+0x90>)
  401bce:	68fb      	ldr	r3, [r7, #12]
  401bd0:	3317      	adds	r3, #23
  401bd2:	2100      	movs	r1, #0
  401bd4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401bd8:	68fb      	ldr	r3, [r7, #12]
  401bda:	3301      	adds	r3, #1
  401bdc:	60fb      	str	r3, [r7, #12]
  401bde:	68fb      	ldr	r3, [r7, #12]
  401be0:	2b16      	cmp	r3, #22
  401be2:	d9f3      	bls.n	401bcc <afec_init+0x60>
		}
	}

	return STATUS_OK;
  401be4:	2300      	movs	r3, #0
}
  401be6:	4618      	mov	r0, r3
  401be8:	3710      	adds	r7, #16
  401bea:	46bd      	mov	sp, r7
  401bec:	bd80      	pop	{r7, pc}
  401bee:	bf00      	nop
  401bf0:	004018c5 	.word	0x004018c5
  401bf4:	00401a49 	.word	0x00401a49
  401bf8:	400b0000 	.word	0x400b0000
  401bfc:	20000d78 	.word	0x20000d78
  401c00:	400b4000 	.word	0x400b4000

00401c04 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  401c04:	b580      	push	{r7, lr}
  401c06:	b082      	sub	sp, #8
  401c08:	af00      	add	r7, sp, #0
  401c0a:	4603      	mov	r3, r0
  401c0c:	6039      	str	r1, [r7, #0]
  401c0e:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  401c10:	79fa      	ldrb	r2, [r7, #7]
  401c12:	490e      	ldr	r1, [pc, #56]	; (401c4c <afec_interrupt+0x48>)
  401c14:	4613      	mov	r3, r2
  401c16:	005b      	lsls	r3, r3, #1
  401c18:	4413      	add	r3, r2
  401c1a:	00db      	lsls	r3, r3, #3
  401c1c:	1a9b      	subs	r3, r3, r2
  401c1e:	683a      	ldr	r2, [r7, #0]
  401c20:	4413      	add	r3, r2
  401c22:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  401c26:	2b00      	cmp	r3, #0
  401c28:	d00b      	beq.n	401c42 <afec_interrupt+0x3e>
		afec_callback_pointer[inst_num][source]();
  401c2a:	79fa      	ldrb	r2, [r7, #7]
  401c2c:	4907      	ldr	r1, [pc, #28]	; (401c4c <afec_interrupt+0x48>)
  401c2e:	4613      	mov	r3, r2
  401c30:	005b      	lsls	r3, r3, #1
  401c32:	4413      	add	r3, r2
  401c34:	00db      	lsls	r3, r3, #3
  401c36:	1a9b      	subs	r3, r3, r2
  401c38:	683a      	ldr	r2, [r7, #0]
  401c3a:	4413      	add	r3, r2
  401c3c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  401c40:	4798      	blx	r3
	}
}
  401c42:	bf00      	nop
  401c44:	3708      	adds	r7, #8
  401c46:	46bd      	mov	sp, r7
  401c48:	bd80      	pop	{r7, pc}
  401c4a:	bf00      	nop
  401c4c:	20000d78 	.word	0x20000d78

00401c50 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  401c50:	b590      	push	{r4, r7, lr}
  401c52:	b087      	sub	sp, #28
  401c54:	af00      	add	r7, sp, #0
  401c56:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  401c58:	6878      	ldr	r0, [r7, #4]
  401c5a:	4b28      	ldr	r3, [pc, #160]	; (401cfc <afec_process_callback+0xac>)
  401c5c:	4798      	blx	r3
  401c5e:	4604      	mov	r4, r0
  401c60:	6878      	ldr	r0, [r7, #4]
  401c62:	4b27      	ldr	r3, [pc, #156]	; (401d00 <afec_process_callback+0xb0>)
  401c64:	4798      	blx	r3
  401c66:	4603      	mov	r3, r0
  401c68:	4023      	ands	r3, r4
  401c6a:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  401c6c:	6878      	ldr	r0, [r7, #4]
  401c6e:	4b25      	ldr	r3, [pc, #148]	; (401d04 <afec_process_callback+0xb4>)
  401c70:	4798      	blx	r3
  401c72:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  401c74:	2300      	movs	r3, #0
  401c76:	617b      	str	r3, [r7, #20]
  401c78:	e039      	b.n	401cee <afec_process_callback+0x9e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  401c7a:	697b      	ldr	r3, [r7, #20]
  401c7c:	2b0f      	cmp	r3, #15
  401c7e:	d80f      	bhi.n	401ca0 <afec_process_callback+0x50>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  401c80:	2201      	movs	r2, #1
  401c82:	697b      	ldr	r3, [r7, #20]
  401c84:	fa02 f303 	lsl.w	r3, r2, r3
  401c88:	461a      	mov	r2, r3
  401c8a:	68fb      	ldr	r3, [r7, #12]
  401c8c:	4013      	ands	r3, r2
  401c8e:	2b00      	cmp	r3, #0
  401c90:	d02a      	beq.n	401ce8 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401c92:	693b      	ldr	r3, [r7, #16]
  401c94:	b2db      	uxtb	r3, r3
  401c96:	6979      	ldr	r1, [r7, #20]
  401c98:	4618      	mov	r0, r3
  401c9a:	4b1b      	ldr	r3, [pc, #108]	; (401d08 <afec_process_callback+0xb8>)
  401c9c:	4798      	blx	r3
  401c9e:	e023      	b.n	401ce8 <afec_process_callback+0x98>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  401ca0:	697b      	ldr	r3, [r7, #20]
  401ca2:	2b14      	cmp	r3, #20
  401ca4:	d810      	bhi.n	401cc8 <afec_process_callback+0x78>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  401ca6:	697b      	ldr	r3, [r7, #20]
  401ca8:	3308      	adds	r3, #8
  401caa:	2201      	movs	r2, #1
  401cac:	fa02 f303 	lsl.w	r3, r2, r3
  401cb0:	461a      	mov	r2, r3
  401cb2:	68fb      	ldr	r3, [r7, #12]
  401cb4:	4013      	ands	r3, r2
  401cb6:	2b00      	cmp	r3, #0
  401cb8:	d016      	beq.n	401ce8 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401cba:	693b      	ldr	r3, [r7, #16]
  401cbc:	b2db      	uxtb	r3, r3
  401cbe:	6979      	ldr	r1, [r7, #20]
  401cc0:	4618      	mov	r0, r3
  401cc2:	4b11      	ldr	r3, [pc, #68]	; (401d08 <afec_process_callback+0xb8>)
  401cc4:	4798      	blx	r3
  401cc6:	e00f      	b.n	401ce8 <afec_process_callback+0x98>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  401cc8:	697b      	ldr	r3, [r7, #20]
  401cca:	3309      	adds	r3, #9
  401ccc:	2201      	movs	r2, #1
  401cce:	fa02 f303 	lsl.w	r3, r2, r3
  401cd2:	461a      	mov	r2, r3
  401cd4:	68fb      	ldr	r3, [r7, #12]
  401cd6:	4013      	ands	r3, r2
  401cd8:	2b00      	cmp	r3, #0
  401cda:	d005      	beq.n	401ce8 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401cdc:	693b      	ldr	r3, [r7, #16]
  401cde:	b2db      	uxtb	r3, r3
  401ce0:	6979      	ldr	r1, [r7, #20]
  401ce2:	4618      	mov	r0, r3
  401ce4:	4b08      	ldr	r3, [pc, #32]	; (401d08 <afec_process_callback+0xb8>)
  401ce6:	4798      	blx	r3
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  401ce8:	697b      	ldr	r3, [r7, #20]
  401cea:	3301      	adds	r3, #1
  401cec:	617b      	str	r3, [r7, #20]
  401cee:	697b      	ldr	r3, [r7, #20]
  401cf0:	2b16      	cmp	r3, #22
  401cf2:	d9c2      	bls.n	401c7a <afec_process_callback+0x2a>
			}
		}
	}
}
  401cf4:	bf00      	nop
  401cf6:	371c      	adds	r7, #28
  401cf8:	46bd      	mov	sp, r7
  401cfa:	bd90      	pop	{r4, r7, pc}
  401cfc:	004018c5 	.word	0x004018c5
  401d00:	004018dd 	.word	0x004018dd
  401d04:	004019d9 	.word	0x004019d9
  401d08:	00401c05 	.word	0x00401c05

00401d0c <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  401d0c:	b580      	push	{r7, lr}
  401d0e:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  401d10:	4802      	ldr	r0, [pc, #8]	; (401d1c <AFEC0_Handler+0x10>)
  401d12:	4b03      	ldr	r3, [pc, #12]	; (401d20 <AFEC0_Handler+0x14>)
  401d14:	4798      	blx	r3
}
  401d16:	bf00      	nop
  401d18:	bd80      	pop	{r7, pc}
  401d1a:	bf00      	nop
  401d1c:	400b0000 	.word	0x400b0000
  401d20:	00401c51 	.word	0x00401c51

00401d24 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  401d24:	b580      	push	{r7, lr}
  401d26:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  401d28:	4802      	ldr	r0, [pc, #8]	; (401d34 <AFEC1_Handler+0x10>)
  401d2a:	4b03      	ldr	r3, [pc, #12]	; (401d38 <AFEC1_Handler+0x14>)
  401d2c:	4798      	blx	r3
}
  401d2e:	bf00      	nop
  401d30:	bd80      	pop	{r7, pc}
  401d32:	bf00      	nop
  401d34:	400b4000 	.word	0x400b4000
  401d38:	00401c51 	.word	0x00401c51

00401d3c <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  401d3c:	b580      	push	{r7, lr}
  401d3e:	b084      	sub	sp, #16
  401d40:	af00      	add	r7, sp, #0
  401d42:	6078      	str	r0, [r7, #4]
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
  401d44:	6878      	ldr	r0, [r7, #4]
  401d46:	4b06      	ldr	r3, [pc, #24]	; (401d60 <afec_enable+0x24>)
  401d48:	4798      	blx	r3
  401d4a:	60f8      	str	r0, [r7, #12]
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  401d4c:	68f8      	ldr	r0, [r7, #12]
  401d4e:	4b05      	ldr	r3, [pc, #20]	; (401d64 <afec_enable+0x28>)
  401d50:	4798      	blx	r3
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
  401d52:	2002      	movs	r0, #2
  401d54:	4b04      	ldr	r3, [pc, #16]	; (401d68 <afec_enable+0x2c>)
  401d56:	4798      	blx	r3
}
  401d58:	bf00      	nop
  401d5a:	3710      	adds	r7, #16
  401d5c:	46bd      	mov	sp, r7
  401d5e:	bd80      	pop	{r7, pc}
  401d60:	00401a11 	.word	0x00401a11
  401d64:	00404d85 	.word	0x00404d85
  401d68:	004018f5 	.word	0x004018f5

00401d6c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401d6c:	b480      	push	{r7}
  401d6e:	b083      	sub	sp, #12
  401d70:	af00      	add	r7, sp, #0
  401d72:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401d74:	687b      	ldr	r3, [r7, #4]
  401d76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401d78:	4618      	mov	r0, r3
  401d7a:	370c      	adds	r7, #12
  401d7c:	46bd      	mov	sp, r7
  401d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d82:	4770      	bx	lr

00401d84 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401d84:	b480      	push	{r7}
  401d86:	b083      	sub	sp, #12
  401d88:	af00      	add	r7, sp, #0
  401d8a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401d8c:	687b      	ldr	r3, [r7, #4]
  401d8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401d90:	4618      	mov	r0, r3
  401d92:	370c      	adds	r7, #12
  401d94:	46bd      	mov	sp, r7
  401d96:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d9a:	4770      	bx	lr

00401d9c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401d9c:	b580      	push	{r7, lr}
  401d9e:	b084      	sub	sp, #16
  401da0:	af00      	add	r7, sp, #0
  401da2:	6078      	str	r0, [r7, #4]
  401da4:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401da6:	6878      	ldr	r0, [r7, #4]
  401da8:	4b2c      	ldr	r3, [pc, #176]	; (401e5c <pio_handler_process+0xc0>)
  401daa:	4798      	blx	r3
  401dac:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401dae:	6878      	ldr	r0, [r7, #4]
  401db0:	4b2b      	ldr	r3, [pc, #172]	; (401e60 <pio_handler_process+0xc4>)
  401db2:	4798      	blx	r3
  401db4:	4602      	mov	r2, r0
  401db6:	68fb      	ldr	r3, [r7, #12]
  401db8:	4013      	ands	r3, r2
  401dba:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401dbc:	68fb      	ldr	r3, [r7, #12]
  401dbe:	2b00      	cmp	r3, #0
  401dc0:	d03c      	beq.n	401e3c <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  401dc2:	2300      	movs	r3, #0
  401dc4:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401dc6:	e034      	b.n	401e32 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401dc8:	4a26      	ldr	r2, [pc, #152]	; (401e64 <pio_handler_process+0xc8>)
  401dca:	68bb      	ldr	r3, [r7, #8]
  401dcc:	011b      	lsls	r3, r3, #4
  401dce:	4413      	add	r3, r2
  401dd0:	681a      	ldr	r2, [r3, #0]
  401dd2:	683b      	ldr	r3, [r7, #0]
  401dd4:	429a      	cmp	r2, r3
  401dd6:	d126      	bne.n	401e26 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401dd8:	4a22      	ldr	r2, [pc, #136]	; (401e64 <pio_handler_process+0xc8>)
  401dda:	68bb      	ldr	r3, [r7, #8]
  401ddc:	011b      	lsls	r3, r3, #4
  401dde:	4413      	add	r3, r2
  401de0:	3304      	adds	r3, #4
  401de2:	681a      	ldr	r2, [r3, #0]
  401de4:	68fb      	ldr	r3, [r7, #12]
  401de6:	4013      	ands	r3, r2
  401de8:	2b00      	cmp	r3, #0
  401dea:	d01c      	beq.n	401e26 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401dec:	4a1d      	ldr	r2, [pc, #116]	; (401e64 <pio_handler_process+0xc8>)
  401dee:	68bb      	ldr	r3, [r7, #8]
  401df0:	011b      	lsls	r3, r3, #4
  401df2:	4413      	add	r3, r2
  401df4:	330c      	adds	r3, #12
  401df6:	681b      	ldr	r3, [r3, #0]
  401df8:	491a      	ldr	r1, [pc, #104]	; (401e64 <pio_handler_process+0xc8>)
  401dfa:	68ba      	ldr	r2, [r7, #8]
  401dfc:	0112      	lsls	r2, r2, #4
  401dfe:	440a      	add	r2, r1
  401e00:	6810      	ldr	r0, [r2, #0]
  401e02:	4918      	ldr	r1, [pc, #96]	; (401e64 <pio_handler_process+0xc8>)
  401e04:	68ba      	ldr	r2, [r7, #8]
  401e06:	0112      	lsls	r2, r2, #4
  401e08:	440a      	add	r2, r1
  401e0a:	3204      	adds	r2, #4
  401e0c:	6812      	ldr	r2, [r2, #0]
  401e0e:	4611      	mov	r1, r2
  401e10:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401e12:	4a14      	ldr	r2, [pc, #80]	; (401e64 <pio_handler_process+0xc8>)
  401e14:	68bb      	ldr	r3, [r7, #8]
  401e16:	011b      	lsls	r3, r3, #4
  401e18:	4413      	add	r3, r2
  401e1a:	3304      	adds	r3, #4
  401e1c:	681b      	ldr	r3, [r3, #0]
  401e1e:	43db      	mvns	r3, r3
  401e20:	68fa      	ldr	r2, [r7, #12]
  401e22:	4013      	ands	r3, r2
  401e24:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401e26:	68bb      	ldr	r3, [r7, #8]
  401e28:	3301      	adds	r3, #1
  401e2a:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401e2c:	68bb      	ldr	r3, [r7, #8]
  401e2e:	2b06      	cmp	r3, #6
  401e30:	d803      	bhi.n	401e3a <pio_handler_process+0x9e>
		while (status != 0) {
  401e32:	68fb      	ldr	r3, [r7, #12]
  401e34:	2b00      	cmp	r3, #0
  401e36:	d1c7      	bne.n	401dc8 <pio_handler_process+0x2c>
  401e38:	e000      	b.n	401e3c <pio_handler_process+0xa0>
				break;
  401e3a:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401e3c:	4b0a      	ldr	r3, [pc, #40]	; (401e68 <pio_handler_process+0xcc>)
  401e3e:	681b      	ldr	r3, [r3, #0]
  401e40:	2b00      	cmp	r3, #0
  401e42:	d007      	beq.n	401e54 <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  401e44:	4b09      	ldr	r3, [pc, #36]	; (401e6c <pio_handler_process+0xd0>)
  401e46:	681b      	ldr	r3, [r3, #0]
  401e48:	2b00      	cmp	r3, #0
  401e4a:	d003      	beq.n	401e54 <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  401e4c:	4b07      	ldr	r3, [pc, #28]	; (401e6c <pio_handler_process+0xd0>)
  401e4e:	681b      	ldr	r3, [r3, #0]
  401e50:	6878      	ldr	r0, [r7, #4]
  401e52:	4798      	blx	r3
		}
	}
#endif
}
  401e54:	bf00      	nop
  401e56:	3710      	adds	r7, #16
  401e58:	46bd      	mov	sp, r7
  401e5a:	bd80      	pop	{r7, pc}
  401e5c:	00401d6d 	.word	0x00401d6d
  401e60:	00401d85 	.word	0x00401d85
  401e64:	20000bcc 	.word	0x20000bcc
  401e68:	20000e30 	.word	0x20000e30
  401e6c:	20000c3c 	.word	0x20000c3c

00401e70 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401e70:	b580      	push	{r7, lr}
  401e72:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401e74:	2109      	movs	r1, #9
  401e76:	4802      	ldr	r0, [pc, #8]	; (401e80 <PIOA_Handler+0x10>)
  401e78:	4b02      	ldr	r3, [pc, #8]	; (401e84 <PIOA_Handler+0x14>)
  401e7a:	4798      	blx	r3
}
  401e7c:	bf00      	nop
  401e7e:	bd80      	pop	{r7, pc}
  401e80:	400e0e00 	.word	0x400e0e00
  401e84:	00401d9d 	.word	0x00401d9d

00401e88 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401e88:	b580      	push	{r7, lr}
  401e8a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401e8c:	210a      	movs	r1, #10
  401e8e:	4802      	ldr	r0, [pc, #8]	; (401e98 <PIOB_Handler+0x10>)
  401e90:	4b02      	ldr	r3, [pc, #8]	; (401e9c <PIOB_Handler+0x14>)
  401e92:	4798      	blx	r3
}
  401e94:	bf00      	nop
  401e96:	bd80      	pop	{r7, pc}
  401e98:	400e1000 	.word	0x400e1000
  401e9c:	00401d9d 	.word	0x00401d9d

00401ea0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401ea0:	b580      	push	{r7, lr}
  401ea2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401ea4:	210b      	movs	r1, #11
  401ea6:	4802      	ldr	r0, [pc, #8]	; (401eb0 <PIOC_Handler+0x10>)
  401ea8:	4b02      	ldr	r3, [pc, #8]	; (401eb4 <PIOC_Handler+0x14>)
  401eaa:	4798      	blx	r3
}
  401eac:	bf00      	nop
  401eae:	bd80      	pop	{r7, pc}
  401eb0:	400e1200 	.word	0x400e1200
  401eb4:	00401d9d 	.word	0x00401d9d

00401eb8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401eb8:	b580      	push	{r7, lr}
  401eba:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  401ebc:	210c      	movs	r1, #12
  401ebe:	4802      	ldr	r0, [pc, #8]	; (401ec8 <PIOD_Handler+0x10>)
  401ec0:	4b02      	ldr	r3, [pc, #8]	; (401ecc <PIOD_Handler+0x14>)
  401ec2:	4798      	blx	r3
}
  401ec4:	bf00      	nop
  401ec6:	bd80      	pop	{r7, pc}
  401ec8:	400e1400 	.word	0x400e1400
  401ecc:	00401d9d 	.word	0x00401d9d

00401ed0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401ed0:	b580      	push	{r7, lr}
  401ed2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401ed4:	210d      	movs	r1, #13
  401ed6:	4802      	ldr	r0, [pc, #8]	; (401ee0 <PIOE_Handler+0x10>)
  401ed8:	4b02      	ldr	r3, [pc, #8]	; (401ee4 <PIOE_Handler+0x14>)
  401eda:	4798      	blx	r3
}
  401edc:	bf00      	nop
  401ede:	bd80      	pop	{r7, pc}
  401ee0:	400e1600 	.word	0x400e1600
  401ee4:	00401d9d 	.word	0x00401d9d

00401ee8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401ee8:	b480      	push	{r7}
  401eea:	b085      	sub	sp, #20
  401eec:	af00      	add	r7, sp, #0
  401eee:	6078      	str	r0, [r7, #4]
  401ef0:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401ef2:	2300      	movs	r3, #0
  401ef4:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401ef6:	687b      	ldr	r3, [r7, #4]
  401ef8:	22ac      	movs	r2, #172	; 0xac
  401efa:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401efc:	683b      	ldr	r3, [r7, #0]
  401efe:	681a      	ldr	r2, [r3, #0]
  401f00:	683b      	ldr	r3, [r7, #0]
  401f02:	685b      	ldr	r3, [r3, #4]
  401f04:	fbb2 f3f3 	udiv	r3, r2, r3
  401f08:	091b      	lsrs	r3, r3, #4
  401f0a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401f0c:	68fb      	ldr	r3, [r7, #12]
  401f0e:	2b00      	cmp	r3, #0
  401f10:	d003      	beq.n	401f1a <uart_init+0x32>
  401f12:	68fb      	ldr	r3, [r7, #12]
  401f14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401f18:	d301      	bcc.n	401f1e <uart_init+0x36>
		return 1;
  401f1a:	2301      	movs	r3, #1
  401f1c:	e00f      	b.n	401f3e <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  401f1e:	687b      	ldr	r3, [r7, #4]
  401f20:	68fa      	ldr	r2, [r7, #12]
  401f22:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401f24:	683b      	ldr	r3, [r7, #0]
  401f26:	689a      	ldr	r2, [r3, #8]
  401f28:	687b      	ldr	r3, [r7, #4]
  401f2a:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401f2c:	687b      	ldr	r3, [r7, #4]
  401f2e:	f240 2202 	movw	r2, #514	; 0x202
  401f32:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401f36:	687b      	ldr	r3, [r7, #4]
  401f38:	2250      	movs	r2, #80	; 0x50
  401f3a:	601a      	str	r2, [r3, #0]

	return 0;
  401f3c:	2300      	movs	r3, #0
}
  401f3e:	4618      	mov	r0, r3
  401f40:	3714      	adds	r7, #20
  401f42:	46bd      	mov	sp, r7
  401f44:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f48:	4770      	bx	lr

00401f4a <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401f4a:	b480      	push	{r7}
  401f4c:	b083      	sub	sp, #12
  401f4e:	af00      	add	r7, sp, #0
  401f50:	6078      	str	r0, [r7, #4]
  401f52:	460b      	mov	r3, r1
  401f54:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401f56:	687b      	ldr	r3, [r7, #4]
  401f58:	695b      	ldr	r3, [r3, #20]
  401f5a:	f003 0302 	and.w	r3, r3, #2
  401f5e:	2b00      	cmp	r3, #0
  401f60:	d101      	bne.n	401f66 <uart_write+0x1c>
		return 1;
  401f62:	2301      	movs	r3, #1
  401f64:	e003      	b.n	401f6e <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401f66:	78fa      	ldrb	r2, [r7, #3]
  401f68:	687b      	ldr	r3, [r7, #4]
  401f6a:	61da      	str	r2, [r3, #28]
	return 0;
  401f6c:	2300      	movs	r3, #0
}
  401f6e:	4618      	mov	r0, r3
  401f70:	370c      	adds	r7, #12
  401f72:	46bd      	mov	sp, r7
  401f74:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f78:	4770      	bx	lr

00401f7a <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401f7a:	b480      	push	{r7}
  401f7c:	b083      	sub	sp, #12
  401f7e:	af00      	add	r7, sp, #0
  401f80:	6078      	str	r0, [r7, #4]
  401f82:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401f84:	687b      	ldr	r3, [r7, #4]
  401f86:	695b      	ldr	r3, [r3, #20]
  401f88:	f003 0301 	and.w	r3, r3, #1
  401f8c:	2b00      	cmp	r3, #0
  401f8e:	d101      	bne.n	401f94 <uart_read+0x1a>
		return 1;
  401f90:	2301      	movs	r3, #1
  401f92:	e005      	b.n	401fa0 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401f94:	687b      	ldr	r3, [r7, #4]
  401f96:	699b      	ldr	r3, [r3, #24]
  401f98:	b2da      	uxtb	r2, r3
  401f9a:	683b      	ldr	r3, [r7, #0]
  401f9c:	701a      	strb	r2, [r3, #0]
	return 0;
  401f9e:	2300      	movs	r3, #0
}
  401fa0:	4618      	mov	r0, r3
  401fa2:	370c      	adds	r7, #12
  401fa4:	46bd      	mov	sp, r7
  401fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401faa:	4770      	bx	lr

00401fac <cpu_irq_save>:
{
  401fac:	b480      	push	{r7}
  401fae:	b083      	sub	sp, #12
  401fb0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401fb2:	f3ef 8310 	mrs	r3, PRIMASK
  401fb6:	607b      	str	r3, [r7, #4]
  return(result);
  401fb8:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401fba:	2b00      	cmp	r3, #0
  401fbc:	bf0c      	ite	eq
  401fbe:	2301      	moveq	r3, #1
  401fc0:	2300      	movne	r3, #0
  401fc2:	b2db      	uxtb	r3, r3
  401fc4:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401fc6:	b672      	cpsid	i
  401fc8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401fcc:	4b04      	ldr	r3, [pc, #16]	; (401fe0 <cpu_irq_save+0x34>)
  401fce:	2200      	movs	r2, #0
  401fd0:	701a      	strb	r2, [r3, #0]
	return flags;
  401fd2:	683b      	ldr	r3, [r7, #0]
}
  401fd4:	4618      	mov	r0, r3
  401fd6:	370c      	adds	r7, #12
  401fd8:	46bd      	mov	sp, r7
  401fda:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fde:	4770      	bx	lr
  401fe0:	200000a2 	.word	0x200000a2

00401fe4 <cpu_irq_is_enabled_flags>:
{
  401fe4:	b480      	push	{r7}
  401fe6:	b083      	sub	sp, #12
  401fe8:	af00      	add	r7, sp, #0
  401fea:	6078      	str	r0, [r7, #4]
	return (flags);
  401fec:	687b      	ldr	r3, [r7, #4]
  401fee:	2b00      	cmp	r3, #0
  401ff0:	bf14      	ite	ne
  401ff2:	2301      	movne	r3, #1
  401ff4:	2300      	moveq	r3, #0
  401ff6:	b2db      	uxtb	r3, r3
}
  401ff8:	4618      	mov	r0, r3
  401ffa:	370c      	adds	r7, #12
  401ffc:	46bd      	mov	sp, r7
  401ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402002:	4770      	bx	lr

00402004 <cpu_irq_restore>:
{
  402004:	b580      	push	{r7, lr}
  402006:	b082      	sub	sp, #8
  402008:	af00      	add	r7, sp, #0
  40200a:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  40200c:	6878      	ldr	r0, [r7, #4]
  40200e:	4b07      	ldr	r3, [pc, #28]	; (40202c <cpu_irq_restore+0x28>)
  402010:	4798      	blx	r3
  402012:	4603      	mov	r3, r0
  402014:	2b00      	cmp	r3, #0
  402016:	d005      	beq.n	402024 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  402018:	4b05      	ldr	r3, [pc, #20]	; (402030 <cpu_irq_restore+0x2c>)
  40201a:	2201      	movs	r2, #1
  40201c:	701a      	strb	r2, [r3, #0]
  40201e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402022:	b662      	cpsie	i
}
  402024:	bf00      	nop
  402026:	3708      	adds	r7, #8
  402028:	46bd      	mov	sp, r7
  40202a:	bd80      	pop	{r7, pc}
  40202c:	00401fe5 	.word	0x00401fe5
  402030:	200000a2 	.word	0x200000a2

00402034 <sleepmgr_lock_mode>:
{
  402034:	b580      	push	{r7, lr}
  402036:	b084      	sub	sp, #16
  402038:	af00      	add	r7, sp, #0
  40203a:	4603      	mov	r3, r0
  40203c:	71fb      	strb	r3, [r7, #7]
	if(sleepmgr_locks[mode] >= 0xff) {
  40203e:	79fb      	ldrb	r3, [r7, #7]
  402040:	4a0a      	ldr	r2, [pc, #40]	; (40206c <sleepmgr_lock_mode+0x38>)
  402042:	5cd3      	ldrb	r3, [r2, r3]
  402044:	2bff      	cmp	r3, #255	; 0xff
  402046:	d100      	bne.n	40204a <sleepmgr_lock_mode+0x16>
		while (true) {
  402048:	e7fe      	b.n	402048 <sleepmgr_lock_mode+0x14>
	flags = cpu_irq_save();
  40204a:	4b09      	ldr	r3, [pc, #36]	; (402070 <sleepmgr_lock_mode+0x3c>)
  40204c:	4798      	blx	r3
  40204e:	60f8      	str	r0, [r7, #12]
	++sleepmgr_locks[mode];
  402050:	79fb      	ldrb	r3, [r7, #7]
  402052:	4a06      	ldr	r2, [pc, #24]	; (40206c <sleepmgr_lock_mode+0x38>)
  402054:	5cd2      	ldrb	r2, [r2, r3]
  402056:	3201      	adds	r2, #1
  402058:	b2d1      	uxtb	r1, r2
  40205a:	4a04      	ldr	r2, [pc, #16]	; (40206c <sleepmgr_lock_mode+0x38>)
  40205c:	54d1      	strb	r1, [r2, r3]
	cpu_irq_restore(flags);
  40205e:	68f8      	ldr	r0, [r7, #12]
  402060:	4b04      	ldr	r3, [pc, #16]	; (402074 <sleepmgr_lock_mode+0x40>)
  402062:	4798      	blx	r3
}
  402064:	bf00      	nop
  402066:	3710      	adds	r7, #16
  402068:	46bd      	mov	sp, r7
  40206a:	bd80      	pop	{r7, pc}
  40206c:	20000d64 	.word	0x20000d64
  402070:	00401fad 	.word	0x00401fad
  402074:	00402005 	.word	0x00402005

00402078 <sleepmgr_unlock_mode>:
 * manager can put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to unlock.
 */
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
  402078:	b580      	push	{r7, lr}
  40207a:	b084      	sub	sp, #16
  40207c:	af00      	add	r7, sp, #0
  40207e:	4603      	mov	r3, r0
  402080:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
  402082:	79fb      	ldrb	r3, [r7, #7]
  402084:	4a0a      	ldr	r2, [pc, #40]	; (4020b0 <sleepmgr_unlock_mode+0x38>)
  402086:	5cd3      	ldrb	r3, [r2, r3]
  402088:	2b00      	cmp	r3, #0
  40208a:	d100      	bne.n	40208e <sleepmgr_unlock_mode+0x16>
		while (true) {
  40208c:	e7fe      	b.n	40208c <sleepmgr_unlock_mode+0x14>
			// Check APP.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
  40208e:	4b09      	ldr	r3, [pc, #36]	; (4020b4 <sleepmgr_unlock_mode+0x3c>)
  402090:	4798      	blx	r3
  402092:	60f8      	str	r0, [r7, #12]

	--sleepmgr_locks[mode];
  402094:	79fb      	ldrb	r3, [r7, #7]
  402096:	4a06      	ldr	r2, [pc, #24]	; (4020b0 <sleepmgr_unlock_mode+0x38>)
  402098:	5cd2      	ldrb	r2, [r2, r3]
  40209a:	3a01      	subs	r2, #1
  40209c:	b2d1      	uxtb	r1, r2
  40209e:	4a04      	ldr	r2, [pc, #16]	; (4020b0 <sleepmgr_unlock_mode+0x38>)
  4020a0:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  4020a2:	68f8      	ldr	r0, [r7, #12]
  4020a4:	4b04      	ldr	r3, [pc, #16]	; (4020b8 <sleepmgr_unlock_mode+0x40>)
  4020a6:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  4020a8:	bf00      	nop
  4020aa:	3710      	adds	r7, #16
  4020ac:	46bd      	mov	sp, r7
  4020ae:	bd80      	pop	{r7, pc}
  4020b0:	20000d64 	.word	0x20000d64
  4020b4:	00401fad 	.word	0x00401fad
  4020b8:	00402005 	.word	0x00402005

004020bc <udd_sleep_mode>:
/*! \brief Authorize or not the CPU powerdown mode
 *
 * \param b_enable   true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
  4020bc:	b580      	push	{r7, lr}
  4020be:	b082      	sub	sp, #8
  4020c0:	af00      	add	r7, sp, #0
  4020c2:	4603      	mov	r3, r0
  4020c4:	71fb      	strb	r3, [r7, #7]
	if (!b_idle && udd_b_idle) {
  4020c6:	79fb      	ldrb	r3, [r7, #7]
  4020c8:	f083 0301 	eor.w	r3, r3, #1
  4020cc:	b2db      	uxtb	r3, r3
  4020ce:	2b00      	cmp	r3, #0
  4020d0:	d006      	beq.n	4020e0 <udd_sleep_mode+0x24>
  4020d2:	4b0d      	ldr	r3, [pc, #52]	; (402108 <udd_sleep_mode+0x4c>)
  4020d4:	781b      	ldrb	r3, [r3, #0]
  4020d6:	2b00      	cmp	r3, #0
  4020d8:	d002      	beq.n	4020e0 <udd_sleep_mode+0x24>
		sleepmgr_unlock_mode(UDP_SLEEP_MODE_USB_IDLE);
  4020da:	2002      	movs	r0, #2
  4020dc:	4b0b      	ldr	r3, [pc, #44]	; (40210c <udd_sleep_mode+0x50>)
  4020de:	4798      	blx	r3
	}
	if (b_idle && !udd_b_idle) {
  4020e0:	79fb      	ldrb	r3, [r7, #7]
  4020e2:	2b00      	cmp	r3, #0
  4020e4:	d009      	beq.n	4020fa <udd_sleep_mode+0x3e>
  4020e6:	4b08      	ldr	r3, [pc, #32]	; (402108 <udd_sleep_mode+0x4c>)
  4020e8:	781b      	ldrb	r3, [r3, #0]
  4020ea:	f083 0301 	eor.w	r3, r3, #1
  4020ee:	b2db      	uxtb	r3, r3
  4020f0:	2b00      	cmp	r3, #0
  4020f2:	d002      	beq.n	4020fa <udd_sleep_mode+0x3e>
		sleepmgr_lock_mode(UDP_SLEEP_MODE_USB_IDLE);
  4020f4:	2002      	movs	r0, #2
  4020f6:	4b06      	ldr	r3, [pc, #24]	; (402110 <udd_sleep_mode+0x54>)
  4020f8:	4798      	blx	r3
	}
	udd_b_idle = b_idle;
  4020fa:	4a03      	ldr	r2, [pc, #12]	; (402108 <udd_sleep_mode+0x4c>)
  4020fc:	79fb      	ldrb	r3, [r7, #7]
  4020fe:	7013      	strb	r3, [r2, #0]
}
  402100:	bf00      	nop
  402102:	3708      	adds	r7, #8
  402104:	46bd      	mov	sp, r7
  402106:	bd80      	pop	{r7, pc}
  402108:	20000c40 	.word	0x20000c40
  40210c:	00402079 	.word	0x00402079
  402110:	00402035 	.word	0x00402035

00402114 <UDP_Handler>:
 * - control endpoint events (setup reception, end of data transfer, underflow, overflow, stall)
 * - bulk/interrupt/isochronous endpoints events (end of data transfer)
 *
 */
ISR(UDD_USB_INT_FUN)
{
  402114:	b580      	push	{r7, lr}
  402116:	af00      	add	r7, sp, #0
	/* For fast wakeup clocks restore
	 * In WAIT mode, clocks are switched to FASTRC.
	 * After wakeup clocks should be restored, before that ISR should not
	 * be served.
	 */
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
  402118:	4b63      	ldr	r3, [pc, #396]	; (4022a8 <UDP_Handler+0x194>)
  40211a:	4798      	blx	r3
  40211c:	4603      	mov	r3, r0
  40211e:	f083 0301 	eor.w	r3, r3, #1
  402122:	b2db      	uxtb	r3, r3
  402124:	2b00      	cmp	r3, #0
  402126:	d00c      	beq.n	402142 <UDP_Handler+0x2e>
  402128:	4b60      	ldr	r3, [pc, #384]	; (4022ac <UDP_Handler+0x198>)
  40212a:	69db      	ldr	r3, [r3, #28]
  40212c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  402130:	2b00      	cmp	r3, #0
  402132:	d106      	bne.n	402142 <UDP_Handler+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
  402134:	b672      	cpsid	i
  402136:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
  40213a:	4b5d      	ldr	r3, [pc, #372]	; (4022b0 <UDP_Handler+0x19c>)
  40213c:	2200      	movs	r2, #0
  40213e:	701a      	strb	r2, [r3, #0]
		return;
  402140:	e0b1      	b.n	4022a6 <UDP_Handler+0x192>
	}

	/* The UDP peripheral clock in the Power Management Controller (PMC)
	   must be enabled before any read/write operations to the UDP registers
	   including the UDP_TXVC register. */
	udd_enable_periph_ck();
  402142:	2023      	movs	r0, #35	; 0x23
  402144:	4b5b      	ldr	r3, [pc, #364]	; (4022b4 <UDP_Handler+0x1a0>)
  402146:	4798      	blx	r3

	if (Is_udd_sof_interrupt_enabled() && Is_udd_sof()) {
  402148:	4b58      	ldr	r3, [pc, #352]	; (4022ac <UDP_Handler+0x198>)
  40214a:	699b      	ldr	r3, [r3, #24]
  40214c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  402150:	2b00      	cmp	r3, #0
  402152:	d00c      	beq.n	40216e <UDP_Handler+0x5a>
  402154:	4b55      	ldr	r3, [pc, #340]	; (4022ac <UDP_Handler+0x198>)
  402156:	69db      	ldr	r3, [r3, #28]
  402158:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  40215c:	2b00      	cmp	r3, #0
  40215e:	d006      	beq.n	40216e <UDP_Handler+0x5a>
		udd_ack_sof();
  402160:	4b52      	ldr	r3, [pc, #328]	; (4022ac <UDP_Handler+0x198>)
  402162:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402166:	621a      	str	r2, [r3, #32]
		udc_sof_notify();
  402168:	4b53      	ldr	r3, [pc, #332]	; (4022b8 <UDP_Handler+0x1a4>)
  40216a:	4798      	blx	r3
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_sof_end;
  40216c:	e099      	b.n	4022a2 <UDP_Handler+0x18e>
	}

	if (udd_ctrl_interrupt()) {
  40216e:	4b53      	ldr	r3, [pc, #332]	; (4022bc <UDP_Handler+0x1a8>)
  402170:	4798      	blx	r3
  402172:	4603      	mov	r3, r0
  402174:	2b00      	cmp	r3, #0
  402176:	f040 8091 	bne.w	40229c <UDP_Handler+0x188>
		goto udd_interrupt_end; // Interrupt acked by control endpoint managed
	}

#if (0 != USB_DEVICE_MAX_EP)
	if (udd_ep_interrupt()) {
  40217a:	4b51      	ldr	r3, [pc, #324]	; (4022c0 <UDP_Handler+0x1ac>)
  40217c:	4798      	blx	r3
  40217e:	4603      	mov	r3, r0
  402180:	2b00      	cmp	r3, #0
  402182:	f040 808d 	bne.w	4022a0 <UDP_Handler+0x18c>
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  402186:	4b49      	ldr	r3, [pc, #292]	; (4022ac <UDP_Handler+0x198>)
  402188:	699b      	ldr	r3, [r3, #24]
  40218a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  40218e:	2b00      	cmp	r3, #0
  402190:	d005      	beq.n	40219e <UDP_Handler+0x8a>
  402192:	4b46      	ldr	r3, [pc, #280]	; (4022ac <UDP_Handler+0x198>)
  402194:	69db      	ldr	r3, [r3, #28]
  402196:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  40219a:	2b00      	cmp	r3, #0
  40219c:	d117      	bne.n	4021ce <UDP_Handler+0xba>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  40219e:	4b43      	ldr	r3, [pc, #268]	; (4022ac <UDP_Handler+0x198>)
  4021a0:	699b      	ldr	r3, [r3, #24]
  4021a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  4021a6:	2b00      	cmp	r3, #0
  4021a8:	d005      	beq.n	4021b6 <UDP_Handler+0xa2>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  4021aa:	4b40      	ldr	r3, [pc, #256]	; (4022ac <UDP_Handler+0x198>)
  4021ac:	69db      	ldr	r3, [r3, #28]
  4021ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4021b2:	2b00      	cmp	r3, #0
  4021b4:	d10b      	bne.n	4021ce <UDP_Handler+0xba>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  4021b6:	4b3d      	ldr	r3, [pc, #244]	; (4022ac <UDP_Handler+0x198>)
  4021b8:	699b      	ldr	r3, [r3, #24]
  4021ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  4021be:	2b00      	cmp	r3, #0
  4021c0:	d01d      	beq.n	4021fe <UDP_Handler+0xea>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  4021c2:	4b3a      	ldr	r3, [pc, #232]	; (4022ac <UDP_Handler+0x198>)
  4021c4:	69db      	ldr	r3, [r3, #28]
  4021c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  4021ca:	2b00      	cmp	r3, #0
  4021cc:	d017      	beq.n	4021fe <UDP_Handler+0xea>
		// Ack wakeup interrupt and enable suspend interrupt
		udd_ack_wakeups();
  4021ce:	4b37      	ldr	r3, [pc, #220]	; (4022ac <UDP_Handler+0x198>)
  4021d0:	f44f 5218 	mov.w	r2, #9728	; 0x2600
  4021d4:	621a      	str	r2, [r3, #32]
		// Do resume operations
		udd_disable_wakeups();
  4021d6:	4b35      	ldr	r3, [pc, #212]	; (4022ac <UDP_Handler+0x198>)
  4021d8:	f44f 5218 	mov.w	r2, #9728	; 0x2600
  4021dc:	615a      	str	r2, [r3, #20]

		udd_sleep_mode(true); // Enter in IDLE mode
  4021de:	2001      	movs	r0, #1
  4021e0:	4b38      	ldr	r3, [pc, #224]	; (4022c4 <UDP_Handler+0x1b0>)
  4021e2:	4798      	blx	r3
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
#endif
		udd_ack_suspend();
  4021e4:	4b31      	ldr	r3, [pc, #196]	; (4022ac <UDP_Handler+0x198>)
  4021e6:	f44f 7280 	mov.w	r2, #256	; 0x100
  4021ea:	621a      	str	r2, [r3, #32]
		udd_enable_suspend_interrupt();
  4021ec:	4b2f      	ldr	r3, [pc, #188]	; (4022ac <UDP_Handler+0x198>)
  4021ee:	f44f 7280 	mov.w	r2, #256	; 0x100
  4021f2:	611a      	str	r2, [r3, #16]
		udd_enable_sof_interrupt();
  4021f4:	4b2d      	ldr	r3, [pc, #180]	; (4022ac <UDP_Handler+0x198>)
  4021f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4021fa:	611a      	str	r2, [r3, #16]
		goto udd_interrupt_end;
  4021fc:	e051      	b.n	4022a2 <UDP_Handler+0x18e>
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
  4021fe:	4b2b      	ldr	r3, [pc, #172]	; (4022ac <UDP_Handler+0x198>)
  402200:	699b      	ldr	r3, [r3, #24]
  402202:	f403 7380 	and.w	r3, r3, #256	; 0x100
  402206:	2b00      	cmp	r3, #0
  402208:	d020      	beq.n	40224c <UDP_Handler+0x138>
  40220a:	4b28      	ldr	r3, [pc, #160]	; (4022ac <UDP_Handler+0x198>)
  40220c:	69db      	ldr	r3, [r3, #28]
  40220e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  402212:	2b00      	cmp	r3, #0
  402214:	d01a      	beq.n	40224c <UDP_Handler+0x138>
		// Ack suspend interrupt and enable resume interrupt
		udd_ack_suspend();
  402216:	4b25      	ldr	r3, [pc, #148]	; (4022ac <UDP_Handler+0x198>)
  402218:	f44f 7280 	mov.w	r2, #256	; 0x100
  40221c:	621a      	str	r2, [r3, #32]
		udd_disable_suspend_interrupt();
  40221e:	4b23      	ldr	r3, [pc, #140]	; (4022ac <UDP_Handler+0x198>)
  402220:	f44f 7280 	mov.w	r2, #256	; 0x100
  402224:	615a      	str	r2, [r3, #20]
		udd_enable_wake_up_interrupt();
  402226:	4b21      	ldr	r3, [pc, #132]	; (4022ac <UDP_Handler+0x198>)
  402228:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40222c:	611a      	str	r2, [r3, #16]
		udd_enable_resume_interrupt();
  40222e:	4b1f      	ldr	r3, [pc, #124]	; (4022ac <UDP_Handler+0x198>)
  402230:	f44f 7200 	mov.w	r2, #512	; 0x200
  402234:	611a      	str	r2, [r3, #16]
		udd_enable_ext_resume_interrupt();
  402236:	4b1d      	ldr	r3, [pc, #116]	; (4022ac <UDP_Handler+0x198>)
  402238:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40223c:	611a      	str	r2, [r3, #16]
		udd_disable_periph_ck();
  40223e:	2023      	movs	r0, #35	; 0x23
  402240:	4b21      	ldr	r3, [pc, #132]	; (4022c8 <UDP_Handler+0x1b4>)
  402242:	4798      	blx	r3

		udd_sleep_mode(false); // Enter in SUSPEND mode
  402244:	2000      	movs	r0, #0
  402246:	4b1f      	ldr	r3, [pc, #124]	; (4022c4 <UDP_Handler+0x1b0>)
  402248:	4798      	blx	r3
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_end;
  40224a:	e02a      	b.n	4022a2 <UDP_Handler+0x18e>
	}
	if (Is_udd_reset()) {
  40224c:	4b17      	ldr	r3, [pc, #92]	; (4022ac <UDP_Handler+0x198>)
  40224e:	69db      	ldr	r3, [r3, #28]
  402250:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  402254:	2b00      	cmp	r3, #0
  402256:	d025      	beq.n	4022a4 <UDP_Handler+0x190>
		// USB bus reset detection
		udd_ack_reset();
  402258:	4b14      	ldr	r3, [pc, #80]	; (4022ac <UDP_Handler+0x198>)
  40225a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  40225e:	621a      	str	r2, [r3, #32]

		// Abort all jobs on-going
#if (0 != USB_DEVICE_MAX_EP)
		udd_ep_job_table_kill();
  402260:	4b1a      	ldr	r3, [pc, #104]	; (4022cc <UDP_Handler+0x1b8>)
  402262:	4798      	blx	r3
#endif
		// Reset USB Device Stack Core
		udc_reset();
  402264:	4b1a      	ldr	r3, [pc, #104]	; (4022d0 <UDP_Handler+0x1bc>)
  402266:	4798      	blx	r3
		// Reset device state
		udd_disable_address_state();
  402268:	4a10      	ldr	r2, [pc, #64]	; (4022ac <UDP_Handler+0x198>)
  40226a:	4b10      	ldr	r3, [pc, #64]	; (4022ac <UDP_Handler+0x198>)
  40226c:	685b      	ldr	r3, [r3, #4]
  40226e:	f023 0301 	bic.w	r3, r3, #1
  402272:	6053      	str	r3, [r2, #4]
		udd_disable_configured_state();
  402274:	4a0d      	ldr	r2, [pc, #52]	; (4022ac <UDP_Handler+0x198>)
  402276:	4b0d      	ldr	r3, [pc, #52]	; (4022ac <UDP_Handler+0x198>)
  402278:	685b      	ldr	r3, [r3, #4]
  40227a:	f023 0302 	bic.w	r3, r3, #2
  40227e:	6053      	str	r3, [r2, #4]
		// Reset endpoint control
		udd_reset_ep_ctrl();
  402280:	4b14      	ldr	r3, [pc, #80]	; (4022d4 <UDP_Handler+0x1c0>)
  402282:	4798      	blx	r3
		// Reset endpoint control management
		udd_ctrl_init();
  402284:	4b14      	ldr	r3, [pc, #80]	; (4022d8 <UDP_Handler+0x1c4>)
  402286:	4798      	blx	r3
		// After a USB reset, the suspend and SOF interrupt masks has been reseted
		// Thus, re-enable these
		udd_enable_suspend_interrupt();
  402288:	4b08      	ldr	r3, [pc, #32]	; (4022ac <UDP_Handler+0x198>)
  40228a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40228e:	611a      	str	r2, [r3, #16]
		udd_enable_sof_interrupt();
  402290:	4b06      	ldr	r3, [pc, #24]	; (4022ac <UDP_Handler+0x198>)
  402292:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402296:	611a      	str	r2, [r3, #16]
		goto udd_interrupt_end;
  402298:	bf00      	nop
  40229a:	e002      	b.n	4022a2 <UDP_Handler+0x18e>
		goto udd_interrupt_end; // Interrupt acked by control endpoint managed
  40229c:	bf00      	nop
  40229e:	e000      	b.n	4022a2 <UDP_Handler+0x18e>
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
  4022a0:	bf00      	nop
	}

udd_interrupt_end:
udd_interrupt_sof_end:
	return;
  4022a2:	bf00      	nop
  4022a4:	bf00      	nop
}
  4022a6:	bd80      	pop	{r7, pc}
  4022a8:	00404ec5 	.word	0x00404ec5
  4022ac:	40084000 	.word	0x40084000
  4022b0:	200000a2 	.word	0x200000a2
  4022b4:	00404d85 	.word	0x00404d85
  4022b8:	00400eb1 	.word	0x00400eb1
  4022bc:	004033f1 	.word	0x004033f1
  4022c0:	00403a49 	.word	0x00403a49
  4022c4:	004020bd 	.word	0x004020bd
  4022c8:	00404e09 	.word	0x00404e09
  4022cc:	00403499 	.word	0x00403499
  4022d0:	00400e5d 	.word	0x00400e5d
  4022d4:	00402c41 	.word	0x00402c41
  4022d8:	00402ce9 	.word	0x00402ce9

004022dc <udd_is_high_speed>:
	udd_sleep_mode(false);
}


bool udd_is_high_speed(void)
{
  4022dc:	b480      	push	{r7}
  4022de:	af00      	add	r7, sp, #0
	return false;
  4022e0:	2300      	movs	r3, #0
}
  4022e2:	4618      	mov	r0, r3
  4022e4:	46bd      	mov	sp, r7
  4022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022ea:	4770      	bx	lr

004022ec <udd_set_address>:


void udd_set_address(uint8_t address)
{
  4022ec:	b480      	push	{r7}
  4022ee:	b083      	sub	sp, #12
  4022f0:	af00      	add	r7, sp, #0
  4022f2:	4603      	mov	r3, r0
  4022f4:	71fb      	strb	r3, [r7, #7]
	udd_disable_address_state();
  4022f6:	4a15      	ldr	r2, [pc, #84]	; (40234c <udd_set_address+0x60>)
  4022f8:	4b14      	ldr	r3, [pc, #80]	; (40234c <udd_set_address+0x60>)
  4022fa:	685b      	ldr	r3, [r3, #4]
  4022fc:	f023 0301 	bic.w	r3, r3, #1
  402300:	6053      	str	r3, [r2, #4]
	udd_disable_address();
  402302:	4a12      	ldr	r2, [pc, #72]	; (40234c <udd_set_address+0x60>)
  402304:	4b11      	ldr	r3, [pc, #68]	; (40234c <udd_set_address+0x60>)
  402306:	689b      	ldr	r3, [r3, #8]
  402308:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  40230c:	6093      	str	r3, [r2, #8]
	if (address) {
  40230e:	79fb      	ldrb	r3, [r7, #7]
  402310:	2b00      	cmp	r3, #0
  402312:	d015      	beq.n	402340 <udd_set_address+0x54>
		udd_configure_address(address);
  402314:	490d      	ldr	r1, [pc, #52]	; (40234c <udd_set_address+0x60>)
  402316:	4b0d      	ldr	r3, [pc, #52]	; (40234c <udd_set_address+0x60>)
  402318:	689b      	ldr	r3, [r3, #8]
  40231a:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
  40231e:	79fb      	ldrb	r3, [r7, #7]
  402320:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  402324:	4313      	orrs	r3, r2
  402326:	608b      	str	r3, [r1, #8]
		udd_enable_address();
  402328:	4a08      	ldr	r2, [pc, #32]	; (40234c <udd_set_address+0x60>)
  40232a:	4b08      	ldr	r3, [pc, #32]	; (40234c <udd_set_address+0x60>)
  40232c:	689b      	ldr	r3, [r3, #8]
  40232e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  402332:	6093      	str	r3, [r2, #8]
		udd_enable_address_state();
  402334:	4a05      	ldr	r2, [pc, #20]	; (40234c <udd_set_address+0x60>)
  402336:	4b05      	ldr	r3, [pc, #20]	; (40234c <udd_set_address+0x60>)
  402338:	685b      	ldr	r3, [r3, #4]
  40233a:	f043 0301 	orr.w	r3, r3, #1
  40233e:	6053      	str	r3, [r2, #4]
	}
}
  402340:	bf00      	nop
  402342:	370c      	adds	r7, #12
  402344:	46bd      	mov	sp, r7
  402346:	f85d 7b04 	ldr.w	r7, [sp], #4
  40234a:	4770      	bx	lr
  40234c:	40084000 	.word	0x40084000

00402350 <udd_getaddress>:


uint8_t udd_getaddress(void)
{
  402350:	b480      	push	{r7}
  402352:	af00      	add	r7, sp, #0
	if (Is_udd_address_state_enabled())
  402354:	4b09      	ldr	r3, [pc, #36]	; (40237c <udd_getaddress+0x2c>)
  402356:	685b      	ldr	r3, [r3, #4]
  402358:	f003 0301 	and.w	r3, r3, #1
  40235c:	2b00      	cmp	r3, #0
  40235e:	d006      	beq.n	40236e <udd_getaddress+0x1e>
		return udd_get_configured_address();
  402360:	4b06      	ldr	r3, [pc, #24]	; (40237c <udd_getaddress+0x2c>)
  402362:	689b      	ldr	r3, [r3, #8]
  402364:	b2db      	uxtb	r3, r3
  402366:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  40236a:	b2db      	uxtb	r3, r3
  40236c:	e000      	b.n	402370 <udd_getaddress+0x20>
	return 0;
  40236e:	2300      	movs	r3, #0
}
  402370:	4618      	mov	r0, r3
  402372:	46bd      	mov	sp, r7
  402374:	f85d 7b04 	ldr.w	r7, [sp], #4
  402378:	4770      	bx	lr
  40237a:	bf00      	nop
  40237c:	40084000 	.word	0x40084000

00402380 <udd_get_frame_number>:


uint16_t udd_get_frame_number(void)
{
  402380:	b480      	push	{r7}
  402382:	af00      	add	r7, sp, #0
	return udd_frame_number();
  402384:	4b05      	ldr	r3, [pc, #20]	; (40239c <udd_get_frame_number+0x1c>)
  402386:	681b      	ldr	r3, [r3, #0]
  402388:	b29b      	uxth	r3, r3
  40238a:	f3c3 030a 	ubfx	r3, r3, #0, #11
  40238e:	b29b      	uxth	r3, r3
}
  402390:	4618      	mov	r0, r3
  402392:	46bd      	mov	sp, r7
  402394:	f85d 7b04 	ldr.w	r7, [sp], #4
  402398:	4770      	bx	lr
  40239a:	bf00      	nop
  40239c:	40084000 	.word	0x40084000

004023a0 <udd_get_micro_frame_number>:


uint16_t udd_get_micro_frame_number(void)
{
  4023a0:	b480      	push	{r7}
  4023a2:	af00      	add	r7, sp, #0
	return 0;
  4023a4:	2300      	movs	r3, #0
}
  4023a6:	4618      	mov	r0, r3
  4023a8:	46bd      	mov	sp, r7
  4023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023ae:	4770      	bx	lr

004023b0 <udd_set_setup_payload>:
	}
}


void udd_set_setup_payload( uint8_t *payload, uint16_t payload_size )
{
  4023b0:	b480      	push	{r7}
  4023b2:	b083      	sub	sp, #12
  4023b4:	af00      	add	r7, sp, #0
  4023b6:	6078      	str	r0, [r7, #4]
  4023b8:	460b      	mov	r3, r1
  4023ba:	807b      	strh	r3, [r7, #2]
	udd_g_ctrlreq.payload = payload;
  4023bc:	4a05      	ldr	r2, [pc, #20]	; (4023d4 <udd_set_setup_payload+0x24>)
  4023be:	687b      	ldr	r3, [r7, #4]
  4023c0:	6093      	str	r3, [r2, #8]
	udd_g_ctrlreq.payload_size = payload_size;
  4023c2:	4a04      	ldr	r2, [pc, #16]	; (4023d4 <udd_set_setup_payload+0x24>)
  4023c4:	887b      	ldrh	r3, [r7, #2]
  4023c6:	8193      	strh	r3, [r2, #12]
}
  4023c8:	bf00      	nop
  4023ca:	370c      	adds	r7, #12
  4023cc:	46bd      	mov	sp, r7
  4023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023d2:	4770      	bx	lr
  4023d4:	20000e34 	.word	0x20000e34

004023d8 <udd_ep_alloc>:


#if (0!=USB_DEVICE_MAX_EP)
bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
		uint16_t MaxEndpointSize)
{
  4023d8:	b480      	push	{r7}
  4023da:	b087      	sub	sp, #28
  4023dc:	af00      	add	r7, sp, #0
  4023de:	4603      	mov	r3, r0
  4023e0:	71fb      	strb	r3, [r7, #7]
  4023e2:	460b      	mov	r3, r1
  4023e4:	71bb      	strb	r3, [r7, #6]
  4023e6:	4613      	mov	r3, r2
  4023e8:	80bb      	strh	r3, [r7, #4]
	udd_ep_job_t *ptr_job;
	bool b_dir_in;
	bool b_iso;
	b_dir_in = ep & USB_EP_DIR_IN;
  4023ea:	79fb      	ldrb	r3, [r7, #7]
  4023ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4023f0:	2b00      	cmp	r3, #0
  4023f2:	bf14      	ite	ne
  4023f4:	2301      	movne	r3, #1
  4023f6:	2300      	moveq	r3, #0
  4023f8:	75fb      	strb	r3, [r7, #23]
	b_iso = (bmAttributes&USB_EP_TYPE_MASK) == USB_EP_TYPE_ISOCHRONOUS;
  4023fa:	79bb      	ldrb	r3, [r7, #6]
  4023fc:	f003 0303 	and.w	r3, r3, #3
  402400:	2b01      	cmp	r3, #1
  402402:	bf0c      	ite	eq
  402404:	2301      	moveq	r3, #1
  402406:	2300      	movne	r3, #0
  402408:	75bb      	strb	r3, [r7, #22]
	ep = ep & USB_EP_ADDR_MASK;
  40240a:	79fb      	ldrb	r3, [r7, #7]
  40240c:	f003 030f 	and.w	r3, r3, #15
  402410:	71fb      	strb	r3, [r7, #7]

	if (ep > USB_DEVICE_MAX_EP) {
  402412:	79fb      	ldrb	r3, [r7, #7]
  402414:	2b03      	cmp	r3, #3
  402416:	d901      	bls.n	40241c <udd_ep_alloc+0x44>
		return false;
  402418:	2300      	movs	r3, #0
  40241a:	e0ca      	b.n	4025b2 <udd_ep_alloc+0x1da>
	}
	if (Is_udd_endpoint_enabled(ep)) {
  40241c:	4a68      	ldr	r2, [pc, #416]	; (4025c0 <udd_ep_alloc+0x1e8>)
  40241e:	79fb      	ldrb	r3, [r7, #7]
  402420:	330c      	adds	r3, #12
  402422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402426:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  40242a:	2b00      	cmp	r3, #0
  40242c:	d001      	beq.n	402432 <udd_ep_alloc+0x5a>
		return false;
  40242e:	2300      	movs	r3, #0
  402430:	e0bf      	b.n	4025b2 <udd_ep_alloc+0x1da>
	}

	// Check parameters
	if (b_iso && (!udd_is_endpoint_support_iso(ep))) {
  402432:	7dbb      	ldrb	r3, [r7, #22]
  402434:	2b00      	cmp	r3, #0
  402436:	d007      	beq.n	402448 <udd_ep_alloc+0x70>
  402438:	79fb      	ldrb	r3, [r7, #7]
  40243a:	2b00      	cmp	r3, #0
  40243c:	d002      	beq.n	402444 <udd_ep_alloc+0x6c>
  40243e:	79fb      	ldrb	r3, [r7, #7]
  402440:	2b03      	cmp	r3, #3
  402442:	d101      	bne.n	402448 <udd_ep_alloc+0x70>
		return false;
  402444:	2300      	movs	r3, #0
  402446:	e0b4      	b.n	4025b2 <udd_ep_alloc+0x1da>
	}
	if (MaxEndpointSize > udd_get_endpoint_size_max(ep)) {
  402448:	88ba      	ldrh	r2, [r7, #4]
  40244a:	79fb      	ldrb	r3, [r7, #7]
  40244c:	2b04      	cmp	r3, #4
  40244e:	d002      	beq.n	402456 <udd_ep_alloc+0x7e>
  402450:	79fb      	ldrb	r3, [r7, #7]
  402452:	2b05      	cmp	r3, #5
  402454:	d102      	bne.n	40245c <udd_ep_alloc+0x84>
  402456:	f44f 7300 	mov.w	r3, #512	; 0x200
  40245a:	e000      	b.n	40245e <udd_ep_alloc+0x86>
  40245c:	2340      	movs	r3, #64	; 0x40
  40245e:	429a      	cmp	r2, r3
  402460:	dd01      	ble.n	402466 <udd_ep_alloc+0x8e>
		return false;
  402462:	2300      	movs	r3, #0
  402464:	e0a5      	b.n	4025b2 <udd_ep_alloc+0x1da>
	}
	ptr_job = &udd_ep_job[ep - 1];
  402466:	79fb      	ldrb	r3, [r7, #7]
  402468:	1e5a      	subs	r2, r3, #1
  40246a:	4613      	mov	r3, r2
  40246c:	009b      	lsls	r3, r3, #2
  40246e:	4413      	add	r3, r2
  402470:	009b      	lsls	r3, r3, #2
  402472:	4a54      	ldr	r2, [pc, #336]	; (4025c4 <udd_ep_alloc+0x1ec>)
  402474:	4413      	add	r3, r2
  402476:	613b      	str	r3, [r7, #16]

	// Set endpoint size
	ptr_job->size = MaxEndpointSize;
  402478:	88bb      	ldrh	r3, [r7, #4]
  40247a:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40247e:	b299      	uxth	r1, r3
  402480:	693a      	ldr	r2, [r7, #16]
  402482:	8a13      	ldrh	r3, [r2, #16]
  402484:	f361 0309 	bfi	r3, r1, #0, #10
  402488:	8213      	strh	r3, [r2, #16]
	ptr_job->b_buf_end = false;
  40248a:	693a      	ldr	r2, [r7, #16]
  40248c:	7c53      	ldrb	r3, [r2, #17]
  40248e:	f36f 13c7 	bfc	r3, #7, #1
  402492:	7453      	strb	r3, [r2, #17]
	ptr_job->b_stall_requested = false;
  402494:	693a      	ldr	r2, [r7, #16]
  402496:	7c53      	ldrb	r3, [r2, #17]
  402498:	f36f 1345 	bfc	r3, #5, #1
  40249c:	7453      	strb	r3, [r2, #17]
	if (b_dir_in) {
  40249e:	7dfb      	ldrb	r3, [r7, #23]
  4024a0:	2b00      	cmp	r3, #0
  4024a2:	d004      	beq.n	4024ae <udd_ep_alloc+0xd6>
		// No data buffered in FIFO
		ptr_job->bank = 0;
  4024a4:	693a      	ldr	r2, [r7, #16]
  4024a6:	7c53      	ldrb	r3, [r2, #17]
  4024a8:	f36f 0383 	bfc	r3, #2, #2
  4024ac:	7453      	strb	r3, [r2, #17]
	}

	// Reset FIFOs
	udd_reset_endpoint(ep);
  4024ae:	4944      	ldr	r1, [pc, #272]	; (4025c0 <udd_ep_alloc+0x1e8>)
  4024b0:	4b43      	ldr	r3, [pc, #268]	; (4025c0 <udd_ep_alloc+0x1e8>)
  4024b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4024b4:	79fb      	ldrb	r3, [r7, #7]
  4024b6:	2001      	movs	r0, #1
  4024b8:	fa00 f303 	lsl.w	r3, r0, r3
  4024bc:	4313      	orrs	r3, r2
  4024be:	628b      	str	r3, [r1, #40]	; 0x28
  4024c0:	bf00      	nop
  4024c2:	4b3f      	ldr	r3, [pc, #252]	; (4025c0 <udd_ep_alloc+0x1e8>)
  4024c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4024c6:	79fb      	ldrb	r3, [r7, #7]
  4024c8:	2101      	movs	r1, #1
  4024ca:	fa01 f303 	lsl.w	r3, r1, r3
  4024ce:	4013      	ands	r3, r2
  4024d0:	2b00      	cmp	r3, #0
  4024d2:	d0f6      	beq.n	4024c2 <udd_ep_alloc+0xea>
  4024d4:	493a      	ldr	r1, [pc, #232]	; (4025c0 <udd_ep_alloc+0x1e8>)
  4024d6:	4b3a      	ldr	r3, [pc, #232]	; (4025c0 <udd_ep_alloc+0x1e8>)
  4024d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4024da:	79fb      	ldrb	r3, [r7, #7]
  4024dc:	2001      	movs	r0, #1
  4024de:	fa00 f303 	lsl.w	r3, r0, r3
  4024e2:	43db      	mvns	r3, r3
  4024e4:	4013      	ands	r3, r2
  4024e6:	628b      	str	r3, [r1, #40]	; 0x28
	// Set configuration of new endpoint
	udd_configure_endpoint(ep,
  4024e8:	4a35      	ldr	r2, [pc, #212]	; (4025c0 <udd_ep_alloc+0x1e8>)
  4024ea:	79fb      	ldrb	r3, [r7, #7]
  4024ec:	330c      	adds	r3, #12
  4024ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4024f2:	60fb      	str	r3, [r7, #12]
  4024f4:	68fb      	ldr	r3, [r7, #12]
  4024f6:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4024fa:	60fb      	str	r3, [r7, #12]
  4024fc:	68fb      	ldr	r3, [r7, #12]
  4024fe:	f423 4307 	bic.w	r3, r3, #34560	; 0x8700
  402502:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402506:	60fb      	str	r3, [r7, #12]
  402508:	7dfb      	ldrb	r3, [r7, #23]
  40250a:	2b00      	cmp	r3, #0
  40250c:	d00d      	beq.n	40252a <udd_ep_alloc+0x152>
  40250e:	79bb      	ldrb	r3, [r7, #6]
  402510:	021b      	lsls	r3, r3, #8
  402512:	f403 7340 	and.w	r3, r3, #768	; 0x300
  402516:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  40251a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  40251e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
  402522:	f248 7380 	movw	r3, #34688	; 0x8780
  402526:	4013      	ands	r3, r2
  402528:	e008      	b.n	40253c <udd_ep_alloc+0x164>
  40252a:	79bb      	ldrb	r3, [r7, #6]
  40252c:	021b      	lsls	r3, r3, #8
  40252e:	f403 7340 	and.w	r3, r3, #768	; 0x300
  402532:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
  402536:	f248 7380 	movw	r3, #34688	; 0x8780
  40253a:	4013      	ands	r3, r2
  40253c:	68fa      	ldr	r2, [r7, #12]
  40253e:	4313      	orrs	r3, r2
  402540:	60fb      	str	r3, [r7, #12]
  402542:	491f      	ldr	r1, [pc, #124]	; (4025c0 <udd_ep_alloc+0x1e8>)
  402544:	79fb      	ldrb	r3, [r7, #7]
  402546:	68fa      	ldr	r2, [r7, #12]
  402548:	330c      	adds	r3, #12
  40254a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  40254e:	bf00      	nop
  402550:	4a1b      	ldr	r2, [pc, #108]	; (4025c0 <udd_ep_alloc+0x1e8>)
  402552:	79fb      	ldrb	r3, [r7, #7]
  402554:	330c      	adds	r3, #12
  402556:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40255a:	7dfb      	ldrb	r3, [r7, #23]
  40255c:	2b00      	cmp	r3, #0
  40255e:	d00a      	beq.n	402576 <udd_ep_alloc+0x19e>
  402560:	79bb      	ldrb	r3, [r7, #6]
  402562:	021b      	lsls	r3, r3, #8
  402564:	f403 7340 	and.w	r3, r3, #768	; 0x300
  402568:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  40256c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  402570:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  402574:	e005      	b.n	402582 <udd_ep_alloc+0x1aa>
  402576:	79bb      	ldrb	r3, [r7, #6]
  402578:	021b      	lsls	r3, r3, #8
  40257a:	f403 7340 	and.w	r3, r3, #768	; 0x300
  40257e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  402582:	401a      	ands	r2, r3
  402584:	7dfb      	ldrb	r3, [r7, #23]
  402586:	2b00      	cmp	r3, #0
  402588:	d00a      	beq.n	4025a0 <udd_ep_alloc+0x1c8>
  40258a:	79bb      	ldrb	r3, [r7, #6]
  40258c:	021b      	lsls	r3, r3, #8
  40258e:	f403 7340 	and.w	r3, r3, #768	; 0x300
  402592:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  402596:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  40259a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  40259e:	e005      	b.n	4025ac <udd_ep_alloc+0x1d4>
  4025a0:	79bb      	ldrb	r3, [r7, #6]
  4025a2:	021b      	lsls	r3, r3, #8
  4025a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4025a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  4025ac:	429a      	cmp	r2, r3
  4025ae:	d1cf      	bne.n	402550 <udd_ep_alloc+0x178>
		(b_dir_in ? ((bmAttributes&USB_EP_TYPE_MASK) | 0x4) : (bmAttributes&USB_EP_TYPE_MASK)),
		0);
	return true;
  4025b0:	2301      	movs	r3, #1
}
  4025b2:	4618      	mov	r0, r3
  4025b4:	371c      	adds	r7, #28
  4025b6:	46bd      	mov	sp, r7
  4025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025bc:	4770      	bx	lr
  4025be:	bf00      	nop
  4025c0:	40084000 	.word	0x40084000
  4025c4:	20000c48 	.word	0x20000c48

004025c8 <udd_ep_free>:


void udd_ep_free(udd_ep_id_t ep)
{
  4025c8:	b580      	push	{r7, lr}
  4025ca:	b084      	sub	sp, #16
  4025cc:	af00      	add	r7, sp, #0
  4025ce:	4603      	mov	r3, r0
  4025d0:	71fb      	strb	r3, [r7, #7]
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  4025d2:	79fb      	ldrb	r3, [r7, #7]
  4025d4:	f003 030f 	and.w	r3, r3, #15
  4025d8:	73fb      	strb	r3, [r7, #15]
	if (USB_DEVICE_MAX_EP < ep_index) {
  4025da:	7bfb      	ldrb	r3, [r7, #15]
  4025dc:	2b03      	cmp	r3, #3
  4025de:	d822      	bhi.n	402626 <udd_ep_free+0x5e>
		return;
	}
	udd_disable_endpoint(ep_index);
  4025e0:	4a13      	ldr	r2, [pc, #76]	; (402630 <udd_ep_free+0x68>)
  4025e2:	7bfb      	ldrb	r3, [r7, #15]
  4025e4:	330c      	adds	r3, #12
  4025e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4025ea:	60bb      	str	r3, [r7, #8]
  4025ec:	68bb      	ldr	r3, [r7, #8]
  4025ee:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4025f2:	60bb      	str	r3, [r7, #8]
  4025f4:	68bb      	ldr	r3, [r7, #8]
  4025f6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
  4025fa:	60bb      	str	r3, [r7, #8]
  4025fc:	490c      	ldr	r1, [pc, #48]	; (402630 <udd_ep_free+0x68>)
  4025fe:	7bfb      	ldrb	r3, [r7, #15]
  402600:	68ba      	ldr	r2, [r7, #8]
  402602:	330c      	adds	r3, #12
  402604:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  402608:	bf00      	nop
  40260a:	4a09      	ldr	r2, [pc, #36]	; (402630 <udd_ep_free+0x68>)
  40260c:	7bfb      	ldrb	r3, [r7, #15]
  40260e:	330c      	adds	r3, #12
  402610:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402614:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  402618:	2b00      	cmp	r3, #0
  40261a:	d1f6      	bne.n	40260a <udd_ep_free+0x42>
	udd_ep_abort_job(ep);
  40261c:	79fb      	ldrb	r3, [r7, #7]
  40261e:	4618      	mov	r0, r3
  402620:	4b04      	ldr	r3, [pc, #16]	; (402634 <udd_ep_free+0x6c>)
  402622:	4798      	blx	r3
  402624:	e000      	b.n	402628 <udd_ep_free+0x60>
		return;
  402626:	bf00      	nop
}
  402628:	3710      	adds	r7, #16
  40262a:	46bd      	mov	sp, r7
  40262c:	bd80      	pop	{r7, pc}
  40262e:	bf00      	nop
  402630:	40084000 	.word	0x40084000
  402634:	004034dd 	.word	0x004034dd

00402638 <udd_ep_is_halted>:


bool udd_ep_is_halted(udd_ep_id_t ep)
{
  402638:	b480      	push	{r7}
  40263a:	b085      	sub	sp, #20
  40263c:	af00      	add	r7, sp, #0
  40263e:	4603      	mov	r3, r0
  402640:	71fb      	strb	r3, [r7, #7]
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  402642:	79fb      	ldrb	r3, [r7, #7]
  402644:	f003 030f 	and.w	r3, r3, #15
  402648:	73fb      	strb	r3, [r7, #15]
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
  40264a:	7bfb      	ldrb	r3, [r7, #15]
  40264c:	1e5a      	subs	r2, r3, #1
  40264e:	4613      	mov	r3, r2
  402650:	009b      	lsls	r3, r3, #2
  402652:	4413      	add	r3, r2
  402654:	009b      	lsls	r3, r3, #2
  402656:	4a13      	ldr	r2, [pc, #76]	; (4026a4 <udd_ep_is_halted+0x6c>)
  402658:	4413      	add	r3, r2
  40265a:	60bb      	str	r3, [r7, #8]
	if (USB_DEVICE_MAX_EP < ep_index) {
  40265c:	7bfb      	ldrb	r3, [r7, #15]
  40265e:	2b03      	cmp	r3, #3
  402660:	d901      	bls.n	402666 <udd_ep_is_halted+0x2e>
		return false;
  402662:	2300      	movs	r3, #0
  402664:	e017      	b.n	402696 <udd_ep_is_halted+0x5e>
	}
	return ptr_job->b_stall_requested ||
  402666:	68bb      	ldr	r3, [r7, #8]
  402668:	7c5b      	ldrb	r3, [r3, #17]
  40266a:	f003 0320 	and.w	r3, r3, #32
  40266e:	b2db      	uxtb	r3, r3
  402670:	2b00      	cmp	r3, #0
  402672:	d10a      	bne.n	40268a <udd_ep_is_halted+0x52>
			Is_udd_endpoint_stall_pending(ep & USB_EP_ADDR_MASK);
  402674:	4a0c      	ldr	r2, [pc, #48]	; (4026a8 <udd_ep_is_halted+0x70>)
  402676:	79fb      	ldrb	r3, [r7, #7]
  402678:	f003 030f 	and.w	r3, r3, #15
  40267c:	330c      	adds	r3, #12
  40267e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402682:	f003 0328 	and.w	r3, r3, #40	; 0x28
	return ptr_job->b_stall_requested ||
  402686:	2b00      	cmp	r3, #0
  402688:	d001      	beq.n	40268e <udd_ep_is_halted+0x56>
  40268a:	2301      	movs	r3, #1
  40268c:	e000      	b.n	402690 <udd_ep_is_halted+0x58>
  40268e:	2300      	movs	r3, #0
  402690:	f003 0301 	and.w	r3, r3, #1
  402694:	b2db      	uxtb	r3, r3
}
  402696:	4618      	mov	r0, r3
  402698:	3714      	adds	r7, #20
  40269a:	46bd      	mov	sp, r7
  40269c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026a0:	4770      	bx	lr
  4026a2:	bf00      	nop
  4026a4:	20000c48 	.word	0x20000c48
  4026a8:	40084000 	.word	0x40084000

004026ac <udd_ep_set_halt>:


bool udd_ep_set_halt(udd_ep_id_t ep)
{
  4026ac:	b580      	push	{r7, lr}
  4026ae:	b086      	sub	sp, #24
  4026b0:	af00      	add	r7, sp, #0
  4026b2:	4603      	mov	r3, r0
  4026b4:	71fb      	strb	r3, [r7, #7]
	bool b_dir_in = ep & USB_EP_DIR_IN;
  4026b6:	79fb      	ldrb	r3, [r7, #7]
  4026b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4026bc:	2b00      	cmp	r3, #0
  4026be:	bf14      	ite	ne
  4026c0:	2301      	movne	r3, #1
  4026c2:	2300      	moveq	r3, #0
  4026c4:	75fb      	strb	r3, [r7, #23]
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  4026c6:	79fb      	ldrb	r3, [r7, #7]
  4026c8:	f003 030f 	and.w	r3, r3, #15
  4026cc:	75bb      	strb	r3, [r7, #22]
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
  4026ce:	7dbb      	ldrb	r3, [r7, #22]
  4026d0:	1e5a      	subs	r2, r3, #1
  4026d2:	4613      	mov	r3, r2
  4026d4:	009b      	lsls	r3, r3, #2
  4026d6:	4413      	add	r3, r2
  4026d8:	009b      	lsls	r3, r3, #2
  4026da:	4a2d      	ldr	r2, [pc, #180]	; (402790 <udd_ep_set_halt+0xe4>)
  4026dc:	4413      	add	r3, r2
  4026de:	613b      	str	r3, [r7, #16]
	irqflags_t flags;
	if (USB_DEVICE_MAX_EP < ep_index) {
  4026e0:	7dbb      	ldrb	r3, [r7, #22]
  4026e2:	2b03      	cmp	r3, #3
  4026e4:	d901      	bls.n	4026ea <udd_ep_set_halt+0x3e>
		return false;
  4026e6:	2300      	movs	r3, #0
  4026e8:	e04d      	b.n	402786 <udd_ep_set_halt+0xda>
	}
	flags = cpu_irq_save();
  4026ea:	4b2a      	ldr	r3, [pc, #168]	; (402794 <udd_ep_set_halt+0xe8>)
  4026ec:	4798      	blx	r3
  4026ee:	60f8      	str	r0, [r7, #12]
	if (b_dir_in && (Is_udd_transmit_ready(ep_index)
  4026f0:	7dfb      	ldrb	r3, [r7, #23]
  4026f2:	2b00      	cmp	r3, #0
  4026f4:	d01f      	beq.n	402736 <udd_ep_set_halt+0x8a>
  4026f6:	4a28      	ldr	r2, [pc, #160]	; (402798 <udd_ep_set_halt+0xec>)
  4026f8:	7dbb      	ldrb	r3, [r7, #22]
  4026fa:	330c      	adds	r3, #12
  4026fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402700:	f003 0310 	and.w	r3, r3, #16
  402704:	2b00      	cmp	r3, #0
  402706:	d106      	bne.n	402716 <udd_ep_set_halt+0x6a>
				|| ptr_job->bank > 1)) {
  402708:	693b      	ldr	r3, [r7, #16]
  40270a:	7c5b      	ldrb	r3, [r3, #17]
  40270c:	f3c3 0381 	ubfx	r3, r3, #2, #2
  402710:	b2db      	uxtb	r3, r3
  402712:	2b01      	cmp	r3, #1
  402714:	dd0f      	ble.n	402736 <udd_ep_set_halt+0x8a>
		// Halt until banks sent
		ptr_job->b_stall_requested = true;
  402716:	693a      	ldr	r2, [r7, #16]
  402718:	7c53      	ldrb	r3, [r2, #17]
  40271a:	f043 0320 	orr.w	r3, r3, #32
  40271e:	7453      	strb	r3, [r2, #17]
		udd_enable_endpoint_interrupt(ep_index);
  402720:	4a1d      	ldr	r2, [pc, #116]	; (402798 <udd_ep_set_halt+0xec>)
  402722:	7dbb      	ldrb	r3, [r7, #22]
  402724:	2101      	movs	r1, #1
  402726:	fa01 f303 	lsl.w	r3, r1, r3
  40272a:	6113      	str	r3, [r2, #16]
		cpu_irq_restore(flags);
  40272c:	68f8      	ldr	r0, [r7, #12]
  40272e:	4b1b      	ldr	r3, [pc, #108]	; (40279c <udd_ep_set_halt+0xf0>)
  402730:	4798      	blx	r3
		return true;
  402732:	2301      	movs	r3, #1
  402734:	e027      	b.n	402786 <udd_ep_set_halt+0xda>
	} else {
		// Stall endpoint
		udd_enable_stall_handshake(ep_index);
  402736:	4a18      	ldr	r2, [pc, #96]	; (402798 <udd_ep_set_halt+0xec>)
  402738:	7dbb      	ldrb	r3, [r7, #22]
  40273a:	330c      	adds	r3, #12
  40273c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402740:	60bb      	str	r3, [r7, #8]
  402742:	68bb      	ldr	r3, [r7, #8]
  402744:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402748:	60bb      	str	r3, [r7, #8]
  40274a:	68bb      	ldr	r3, [r7, #8]
  40274c:	f043 0320 	orr.w	r3, r3, #32
  402750:	60bb      	str	r3, [r7, #8]
  402752:	4911      	ldr	r1, [pc, #68]	; (402798 <udd_ep_set_halt+0xec>)
  402754:	7dbb      	ldrb	r3, [r7, #22]
  402756:	68ba      	ldr	r2, [r7, #8]
  402758:	330c      	adds	r3, #12
  40275a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  40275e:	bf00      	nop
  402760:	4a0d      	ldr	r2, [pc, #52]	; (402798 <udd_ep_set_halt+0xec>)
  402762:	7dbb      	ldrb	r3, [r7, #22]
  402764:	330c      	adds	r3, #12
  402766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40276a:	f003 0320 	and.w	r3, r3, #32
  40276e:	2b20      	cmp	r3, #32
  402770:	d1f6      	bne.n	402760 <udd_ep_set_halt+0xb4>
		udd_enable_endpoint_interrupt(ep_index);
  402772:	4a09      	ldr	r2, [pc, #36]	; (402798 <udd_ep_set_halt+0xec>)
  402774:	7dbb      	ldrb	r3, [r7, #22]
  402776:	2101      	movs	r1, #1
  402778:	fa01 f303 	lsl.w	r3, r1, r3
  40277c:	6113      	str	r3, [r2, #16]
		cpu_irq_restore(flags);
  40277e:	68f8      	ldr	r0, [r7, #12]
  402780:	4b06      	ldr	r3, [pc, #24]	; (40279c <udd_ep_set_halt+0xf0>)
  402782:	4798      	blx	r3
	}
	return true;
  402784:	2301      	movs	r3, #1
}
  402786:	4618      	mov	r0, r3
  402788:	3718      	adds	r7, #24
  40278a:	46bd      	mov	sp, r7
  40278c:	bd80      	pop	{r7, pc}
  40278e:	bf00      	nop
  402790:	20000c48 	.word	0x20000c48
  402794:	00401fad 	.word	0x00401fad
  402798:	40084000 	.word	0x40084000
  40279c:	00402005 	.word	0x00402005

004027a0 <udd_ep_clear_halt>:


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
  4027a0:	b580      	push	{r7, lr}
  4027a2:	b086      	sub	sp, #24
  4027a4:	af00      	add	r7, sp, #0
  4027a6:	4603      	mov	r3, r0
  4027a8:	71fb      	strb	r3, [r7, #7]
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
  4027aa:	79fb      	ldrb	r3, [r7, #7]
  4027ac:	f003 030f 	and.w	r3, r3, #15
  4027b0:	71fb      	strb	r3, [r7, #7]
	if (USB_DEVICE_MAX_EP < ep)
  4027b2:	79fb      	ldrb	r3, [r7, #7]
  4027b4:	2b03      	cmp	r3, #3
  4027b6:	d901      	bls.n	4027bc <udd_ep_clear_halt+0x1c>
		return false;
  4027b8:	2300      	movs	r3, #0
  4027ba:	e07f      	b.n	4028bc <udd_ep_clear_halt+0x11c>
	ptr_job = &udd_ep_job[ep - 1];
  4027bc:	79fb      	ldrb	r3, [r7, #7]
  4027be:	1e5a      	subs	r2, r3, #1
  4027c0:	4613      	mov	r3, r2
  4027c2:	009b      	lsls	r3, r3, #2
  4027c4:	4413      	add	r3, r2
  4027c6:	009b      	lsls	r3, r3, #2
  4027c8:	4a3e      	ldr	r2, [pc, #248]	; (4028c4 <udd_ep_clear_halt+0x124>)
  4027ca:	4413      	add	r3, r2
  4027cc:	617b      	str	r3, [r7, #20]

	ptr_job->b_stall_requested = false;
  4027ce:	697a      	ldr	r2, [r7, #20]
  4027d0:	7c53      	ldrb	r3, [r2, #17]
  4027d2:	f36f 1345 	bfc	r3, #5, #1
  4027d6:	7453      	strb	r3, [r2, #17]
	if (Is_udd_endpoint_stall_requested(ep)) {
  4027d8:	4a3b      	ldr	r2, [pc, #236]	; (4028c8 <udd_ep_clear_halt+0x128>)
  4027da:	79fb      	ldrb	r3, [r7, #7]
  4027dc:	330c      	adds	r3, #12
  4027de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4027e2:	f003 0320 	and.w	r3, r3, #32
  4027e6:	2b00      	cmp	r3, #0
  4027e8:	d067      	beq.n	4028ba <udd_ep_clear_halt+0x11a>
		// Remove stall
		udd_disable_stall_handshake(ep);
  4027ea:	4a37      	ldr	r2, [pc, #220]	; (4028c8 <udd_ep_clear_halt+0x128>)
  4027ec:	79fb      	ldrb	r3, [r7, #7]
  4027ee:	330c      	adds	r3, #12
  4027f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4027f4:	613b      	str	r3, [r7, #16]
  4027f6:	693b      	ldr	r3, [r7, #16]
  4027f8:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4027fc:	613b      	str	r3, [r7, #16]
  4027fe:	693b      	ldr	r3, [r7, #16]
  402800:	f023 0320 	bic.w	r3, r3, #32
  402804:	613b      	str	r3, [r7, #16]
  402806:	4930      	ldr	r1, [pc, #192]	; (4028c8 <udd_ep_clear_halt+0x128>)
  402808:	79fb      	ldrb	r3, [r7, #7]
  40280a:	693a      	ldr	r2, [r7, #16]
  40280c:	330c      	adds	r3, #12
  40280e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  402812:	bf00      	nop
  402814:	4a2c      	ldr	r2, [pc, #176]	; (4028c8 <udd_ep_clear_halt+0x128>)
  402816:	79fb      	ldrb	r3, [r7, #7]
  402818:	330c      	adds	r3, #12
  40281a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40281e:	f003 0320 	and.w	r3, r3, #32
  402822:	2b00      	cmp	r3, #0
  402824:	d1f6      	bne.n	402814 <udd_ep_clear_halt+0x74>
		// Reset FIFO and data toggle (after stall cleared)
		udd_reset_endpoint(ep);
  402826:	4928      	ldr	r1, [pc, #160]	; (4028c8 <udd_ep_clear_halt+0x128>)
  402828:	4b27      	ldr	r3, [pc, #156]	; (4028c8 <udd_ep_clear_halt+0x128>)
  40282a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40282c:	79fb      	ldrb	r3, [r7, #7]
  40282e:	2001      	movs	r0, #1
  402830:	fa00 f303 	lsl.w	r3, r0, r3
  402834:	4313      	orrs	r3, r2
  402836:	628b      	str	r3, [r1, #40]	; 0x28
  402838:	bf00      	nop
  40283a:	4b23      	ldr	r3, [pc, #140]	; (4028c8 <udd_ep_clear_halt+0x128>)
  40283c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40283e:	79fb      	ldrb	r3, [r7, #7]
  402840:	2101      	movs	r1, #1
  402842:	fa01 f303 	lsl.w	r3, r1, r3
  402846:	4013      	ands	r3, r2
  402848:	2b00      	cmp	r3, #0
  40284a:	d0f6      	beq.n	40283a <udd_ep_clear_halt+0x9a>
  40284c:	491e      	ldr	r1, [pc, #120]	; (4028c8 <udd_ep_clear_halt+0x128>)
  40284e:	4b1e      	ldr	r3, [pc, #120]	; (4028c8 <udd_ep_clear_halt+0x128>)
  402850:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402852:	79fb      	ldrb	r3, [r7, #7]
  402854:	2001      	movs	r0, #1
  402856:	fa00 f303 	lsl.w	r3, r0, r3
  40285a:	43db      	mvns	r3, r3
  40285c:	4013      	ands	r3, r2
  40285e:	628b      	str	r3, [r1, #40]	; 0x28
		// Clear stall status
		udd_ack_stall(ep);
  402860:	4a19      	ldr	r2, [pc, #100]	; (4028c8 <udd_ep_clear_halt+0x128>)
  402862:	79fb      	ldrb	r3, [r7, #7]
  402864:	330c      	adds	r3, #12
  402866:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40286a:	60fb      	str	r3, [r7, #12]
  40286c:	68fb      	ldr	r3, [r7, #12]
  40286e:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402872:	60fb      	str	r3, [r7, #12]
  402874:	68fb      	ldr	r3, [r7, #12]
  402876:	f023 0308 	bic.w	r3, r3, #8
  40287a:	60fb      	str	r3, [r7, #12]
  40287c:	4912      	ldr	r1, [pc, #72]	; (4028c8 <udd_ep_clear_halt+0x128>)
  40287e:	79fb      	ldrb	r3, [r7, #7]
  402880:	68fa      	ldr	r2, [r7, #12]
  402882:	330c      	adds	r3, #12
  402884:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  402888:	bf00      	nop
  40288a:	4a0f      	ldr	r2, [pc, #60]	; (4028c8 <udd_ep_clear_halt+0x128>)
  40288c:	79fb      	ldrb	r3, [r7, #7]
  40288e:	330c      	adds	r3, #12
  402890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402894:	f003 0308 	and.w	r3, r3, #8
  402898:	2b00      	cmp	r3, #0
  40289a:	d1f6      	bne.n	40288a <udd_ep_clear_halt+0xea>
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
  40289c:	697b      	ldr	r3, [r7, #20]
  40289e:	7c5b      	ldrb	r3, [r3, #17]
  4028a0:	f003 0310 	and.w	r3, r3, #16
  4028a4:	b2db      	uxtb	r3, r3
  4028a6:	2b00      	cmp	r3, #0
  4028a8:	d007      	beq.n	4028ba <udd_ep_clear_halt+0x11a>
			ptr_job->busy = false;
  4028aa:	697a      	ldr	r2, [r7, #20]
  4028ac:	7c53      	ldrb	r3, [r2, #17]
  4028ae:	f36f 1304 	bfc	r3, #4, #1
  4028b2:	7453      	strb	r3, [r2, #17]
			ptr_job->call_nohalt();
  4028b4:	697b      	ldr	r3, [r7, #20]
  4028b6:	681b      	ldr	r3, [r3, #0]
  4028b8:	4798      	blx	r3
		}
	}
	return true;
  4028ba:	2301      	movs	r3, #1
}
  4028bc:	4618      	mov	r0, r3
  4028be:	3718      	adds	r7, #24
  4028c0:	46bd      	mov	sp, r7
  4028c2:	bd80      	pop	{r7, pc}
  4028c4:	20000c48 	.word	0x20000c48
  4028c8:	40084000 	.word	0x40084000

004028cc <udd_ep_run>:


bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
		uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
  4028cc:	b580      	push	{r7, lr}
  4028ce:	b088      	sub	sp, #32
  4028d0:	af00      	add	r7, sp, #0
  4028d2:	60ba      	str	r2, [r7, #8]
  4028d4:	607b      	str	r3, [r7, #4]
  4028d6:	4603      	mov	r3, r0
  4028d8:	73fb      	strb	r3, [r7, #15]
  4028da:	460b      	mov	r3, r1
  4028dc:	73bb      	strb	r3, [r7, #14]
	udd_ep_job_t *ptr_job;
	irqflags_t flags;
	bool b_dir_in = ep & USB_EP_DIR_IN;
  4028de:	7bfb      	ldrb	r3, [r7, #15]
  4028e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4028e4:	2b00      	cmp	r3, #0
  4028e6:	bf14      	ite	ne
  4028e8:	2301      	movne	r3, #1
  4028ea:	2300      	moveq	r3, #0
  4028ec:	77fb      	strb	r3, [r7, #31]

	ep &= USB_EP_ADDR_MASK;
  4028ee:	7bfb      	ldrb	r3, [r7, #15]
  4028f0:	f003 030f 	and.w	r3, r3, #15
  4028f4:	73fb      	strb	r3, [r7, #15]
	if (USB_DEVICE_MAX_EP < ep) {
  4028f6:	7bfb      	ldrb	r3, [r7, #15]
  4028f8:	2b03      	cmp	r3, #3
  4028fa:	d901      	bls.n	402900 <udd_ep_run+0x34>
		return false;
  4028fc:	2300      	movs	r3, #0
  4028fe:	e083      	b.n	402a08 <udd_ep_run+0x13c>
	}
	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
  402900:	7bfb      	ldrb	r3, [r7, #15]
  402902:	1e5a      	subs	r2, r3, #1
  402904:	4613      	mov	r3, r2
  402906:	009b      	lsls	r3, r3, #2
  402908:	4413      	add	r3, r2
  40290a:	009b      	lsls	r3, r3, #2
  40290c:	4a40      	ldr	r2, [pc, #256]	; (402a10 <udd_ep_run+0x144>)
  40290e:	4413      	add	r3, r2
  402910:	61bb      	str	r3, [r7, #24]

	if ((!Is_udd_endpoint_enabled(ep))
  402912:	4a40      	ldr	r2, [pc, #256]	; (402a14 <udd_ep_run+0x148>)
  402914:	7bfb      	ldrb	r3, [r7, #15]
  402916:	330c      	adds	r3, #12
  402918:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40291c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  402920:	2b00      	cmp	r3, #0
  402922:	d00f      	beq.n	402944 <udd_ep_run+0x78>
			|| ptr_job->b_stall_requested
  402924:	69bb      	ldr	r3, [r7, #24]
  402926:	7c5b      	ldrb	r3, [r3, #17]
  402928:	f003 0320 	and.w	r3, r3, #32
  40292c:	b2db      	uxtb	r3, r3
  40292e:	2b00      	cmp	r3, #0
  402930:	d108      	bne.n	402944 <udd_ep_run+0x78>
			|| Is_udd_endpoint_stall_requested(ep)) {
  402932:	4a38      	ldr	r2, [pc, #224]	; (402a14 <udd_ep_run+0x148>)
  402934:	7bfb      	ldrb	r3, [r7, #15]
  402936:	330c      	adds	r3, #12
  402938:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40293c:	f003 0320 	and.w	r3, r3, #32
  402940:	2b00      	cmp	r3, #0
  402942:	d001      	beq.n	402948 <udd_ep_run+0x7c>
		return false; // Endpoint is halted
  402944:	2300      	movs	r3, #0
  402946:	e05f      	b.n	402a08 <udd_ep_run+0x13c>
	}

	flags = cpu_irq_save();
  402948:	4b33      	ldr	r3, [pc, #204]	; (402a18 <udd_ep_run+0x14c>)
  40294a:	4798      	blx	r3
  40294c:	6178      	str	r0, [r7, #20]
	if (ptr_job->busy == true) {
  40294e:	69bb      	ldr	r3, [r7, #24]
  402950:	7c5b      	ldrb	r3, [r3, #17]
  402952:	f003 0310 	and.w	r3, r3, #16
  402956:	b2db      	uxtb	r3, r3
  402958:	2b00      	cmp	r3, #0
  40295a:	d004      	beq.n	402966 <udd_ep_run+0x9a>
		cpu_irq_restore(flags);
  40295c:	6978      	ldr	r0, [r7, #20]
  40295e:	4b2f      	ldr	r3, [pc, #188]	; (402a1c <udd_ep_run+0x150>)
  402960:	4798      	blx	r3
		return false; // Job already on going
  402962:	2300      	movs	r3, #0
  402964:	e050      	b.n	402a08 <udd_ep_run+0x13c>
	}
	ptr_job->busy = true;
  402966:	69ba      	ldr	r2, [r7, #24]
  402968:	7c53      	ldrb	r3, [r2, #17]
  40296a:	f043 0310 	orr.w	r3, r3, #16
  40296e:	7453      	strb	r3, [r2, #17]
	cpu_irq_restore(flags);
  402970:	6978      	ldr	r0, [r7, #20]
  402972:	4b2a      	ldr	r3, [pc, #168]	; (402a1c <udd_ep_run+0x150>)
  402974:	4798      	blx	r3

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
  402976:	69bb      	ldr	r3, [r7, #24]
  402978:	68ba      	ldr	r2, [r7, #8]
  40297a:	605a      	str	r2, [r3, #4]
	ptr_job->buf_size = buf_size;
  40297c:	69bb      	ldr	r3, [r7, #24]
  40297e:	687a      	ldr	r2, [r7, #4]
  402980:	609a      	str	r2, [r3, #8]
	ptr_job->buf_cnt = 0;
  402982:	69bb      	ldr	r3, [r7, #24]
  402984:	2200      	movs	r2, #0
  402986:	60da      	str	r2, [r3, #12]
	ptr_job->call_trans = callback;
  402988:	69bb      	ldr	r3, [r7, #24]
  40298a:	6aba      	ldr	r2, [r7, #40]	; 0x28
  40298c:	601a      	str	r2, [r3, #0]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
  40298e:	7bbb      	ldrb	r3, [r7, #14]
  402990:	2b00      	cmp	r3, #0
  402992:	d102      	bne.n	40299a <udd_ep_run+0xce>
  402994:	687b      	ldr	r3, [r7, #4]
  402996:	2b00      	cmp	r3, #0
  402998:	d101      	bne.n	40299e <udd_ep_run+0xd2>
  40299a:	2301      	movs	r3, #1
  40299c:	e000      	b.n	4029a0 <udd_ep_run+0xd4>
  40299e:	2300      	movs	r3, #0
  4029a0:	b2db      	uxtb	r3, r3
  4029a2:	f003 0301 	and.w	r3, r3, #1
  4029a6:	b2d9      	uxtb	r1, r3
  4029a8:	69ba      	ldr	r2, [r7, #24]
  4029aa:	7c53      	ldrb	r3, [r2, #17]
  4029ac:	f361 1386 	bfi	r3, r1, #6, #1
  4029b0:	7453      	strb	r3, [r2, #17]
	ptr_job->b_buf_end = false;
  4029b2:	69ba      	ldr	r2, [r7, #24]
  4029b4:	7c53      	ldrb	r3, [r2, #17]
  4029b6:	f36f 13c7 	bfc	r3, #7, #1
  4029ba:	7453      	strb	r3, [r2, #17]

	flags = cpu_irq_save();
  4029bc:	4b16      	ldr	r3, [pc, #88]	; (402a18 <udd_ep_run+0x14c>)
  4029be:	4798      	blx	r3
  4029c0:	6178      	str	r0, [r7, #20]
	udd_enable_endpoint_interrupt(ep);
  4029c2:	4a14      	ldr	r2, [pc, #80]	; (402a14 <udd_ep_run+0x148>)
  4029c4:	7bfb      	ldrb	r3, [r7, #15]
  4029c6:	2101      	movs	r1, #1
  4029c8:	fa01 f303 	lsl.w	r3, r1, r3
  4029cc:	6113      	str	r3, [r2, #16]
	// Request first transfer
	if (b_dir_in) {
  4029ce:	7ffb      	ldrb	r3, [r7, #31]
  4029d0:	2b00      	cmp	r3, #0
  4029d2:	d015      	beq.n	402a00 <udd_ep_run+0x134>
		if (Is_udd_in_pending(ep)) {
  4029d4:	4a0f      	ldr	r2, [pc, #60]	; (402a14 <udd_ep_run+0x148>)
  4029d6:	7bfb      	ldrb	r3, [r7, #15]
  4029d8:	330c      	adds	r3, #12
  4029da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4029de:	f003 0311 	and.w	r3, r3, #17
  4029e2:	2b00      	cmp	r3, #0
  4029e4:	d10c      	bne.n	402a00 <udd_ep_run+0x134>
			// Append more data (handled in interrupt service)
		} else {
			// Start new, try to fill 1~2 banks before handling status
			if (udd_ep_in_sent(ep, true)) {
  4029e6:	7bfb      	ldrb	r3, [r7, #15]
  4029e8:	2101      	movs	r1, #1
  4029ea:	4618      	mov	r0, r3
  4029ec:	4b0c      	ldr	r3, [pc, #48]	; (402a20 <udd_ep_run+0x154>)
  4029ee:	4798      	blx	r3
  4029f0:	4603      	mov	r3, r0
  4029f2:	2b00      	cmp	r3, #0
  4029f4:	d004      	beq.n	402a00 <udd_ep_run+0x134>
				// Over one bank
				udd_ep_in_sent(ep, false);
  4029f6:	7bfb      	ldrb	r3, [r7, #15]
  4029f8:	2100      	movs	r1, #0
  4029fa:	4618      	mov	r0, r3
  4029fc:	4b08      	ldr	r3, [pc, #32]	; (402a20 <udd_ep_run+0x154>)
  4029fe:	4798      	blx	r3
			}
		}
	} else {
		// Waiting for OUT received interrupt
	}
	cpu_irq_restore(flags);
  402a00:	6978      	ldr	r0, [r7, #20]
  402a02:	4b06      	ldr	r3, [pc, #24]	; (402a1c <udd_ep_run+0x150>)
  402a04:	4798      	blx	r3

	return true;
  402a06:	2301      	movs	r3, #1
}
  402a08:	4618      	mov	r0, r3
  402a0a:	3720      	adds	r7, #32
  402a0c:	46bd      	mov	sp, r7
  402a0e:	bd80      	pop	{r7, pc}
  402a10:	20000c48 	.word	0x20000c48
  402a14:	40084000 	.word	0x40084000
  402a18:	00401fad 	.word	0x00401fad
  402a1c:	00402005 	.word	0x00402005
  402a20:	00403835 	.word	0x00403835

00402a24 <udd_ep_abort>:


void udd_ep_abort(udd_ep_id_t ep)
{
  402a24:	b580      	push	{r7, lr}
  402a26:	b088      	sub	sp, #32
  402a28:	af00      	add	r7, sp, #0
  402a2a:	4603      	mov	r3, r0
  402a2c:	71fb      	strb	r3, [r7, #7]
	bool b_dir_in = ep & USB_EP_DIR_IN;
  402a2e:	79fb      	ldrb	r3, [r7, #7]
  402a30:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402a34:	2b00      	cmp	r3, #0
  402a36:	bf14      	ite	ne
  402a38:	2301      	movne	r3, #1
  402a3a:	2300      	moveq	r3, #0
  402a3c:	77fb      	strb	r3, [r7, #31]
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
  402a3e:	79fb      	ldrb	r3, [r7, #7]
  402a40:	f003 030f 	and.w	r3, r3, #15
  402a44:	71fb      	strb	r3, [r7, #7]
	if (USB_DEVICE_MAX_EP < ep)
  402a46:	79fb      	ldrb	r3, [r7, #7]
  402a48:	2b03      	cmp	r3, #3
  402a4a:	f200 80e9 	bhi.w	402c20 <udd_ep_abort+0x1fc>
		return;

	// Disable interrupts
	flags = cpu_irq_save();
  402a4e:	4b76      	ldr	r3, [pc, #472]	; (402c28 <udd_ep_abort+0x204>)
  402a50:	4798      	blx	r3
  402a52:	61b8      	str	r0, [r7, #24]
	udd_disable_endpoint_interrupt(ep);
  402a54:	4a75      	ldr	r2, [pc, #468]	; (402c2c <udd_ep_abort+0x208>)
  402a56:	79fb      	ldrb	r3, [r7, #7]
  402a58:	2101      	movs	r1, #1
  402a5a:	fa01 f303 	lsl.w	r3, r1, r3
  402a5e:	6153      	str	r3, [r2, #20]
	cpu_irq_restore(flags);
  402a60:	69b8      	ldr	r0, [r7, #24]
  402a62:	4b73      	ldr	r3, [pc, #460]	; (402c30 <udd_ep_abort+0x20c>)
  402a64:	4798      	blx	r3
	// Clear pending statuses
	if (b_dir_in) {
  402a66:	7ffb      	ldrb	r3, [r7, #31]
  402a68:	2b00      	cmp	r3, #0
  402a6a:	f000 80ae 	beq.w	402bca <udd_ep_abort+0x1a6>
		// Kill banks
		if (Is_udd_transmit_ready(ep)) {
  402a6e:	4a6f      	ldr	r2, [pc, #444]	; (402c2c <udd_ep_abort+0x208>)
  402a70:	79fb      	ldrb	r3, [r7, #7]
  402a72:	330c      	adds	r3, #12
  402a74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402a78:	f003 0310 	and.w	r3, r3, #16
  402a7c:	2b00      	cmp	r3, #0
  402a7e:	d073      	beq.n	402b68 <udd_ep_abort+0x144>
			udd_kill_data_in_fifo(ep,
  402a80:	79fb      	ldrb	r3, [r7, #7]
  402a82:	2b00      	cmp	r3, #0
  402a84:	d052      	beq.n	402b2c <udd_ep_abort+0x108>
  402a86:	79fb      	ldrb	r3, [r7, #7]
  402a88:	2b03      	cmp	r3, #3
  402a8a:	d04f      	beq.n	402b2c <udd_ep_abort+0x108>
  402a8c:	4a67      	ldr	r2, [pc, #412]	; (402c2c <udd_ep_abort+0x208>)
  402a8e:	79fb      	ldrb	r3, [r7, #7]
  402a90:	330c      	adds	r3, #12
  402a92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402a96:	617b      	str	r3, [r7, #20]
  402a98:	697b      	ldr	r3, [r7, #20]
  402a9a:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402a9e:	617b      	str	r3, [r7, #20]
  402aa0:	697b      	ldr	r3, [r7, #20]
  402aa2:	f023 0310 	bic.w	r3, r3, #16
  402aa6:	617b      	str	r3, [r7, #20]
  402aa8:	4960      	ldr	r1, [pc, #384]	; (402c2c <udd_ep_abort+0x208>)
  402aaa:	79fb      	ldrb	r3, [r7, #7]
  402aac:	697a      	ldr	r2, [r7, #20]
  402aae:	330c      	adds	r3, #12
  402ab0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  402ab4:	bf00      	nop
  402ab6:	4a5d      	ldr	r2, [pc, #372]	; (402c2c <udd_ep_abort+0x208>)
  402ab8:	79fb      	ldrb	r3, [r7, #7]
  402aba:	330c      	adds	r3, #12
  402abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402ac0:	f003 0310 	and.w	r3, r3, #16
  402ac4:	2b00      	cmp	r3, #0
  402ac6:	d1f6      	bne.n	402ab6 <udd_ep_abort+0x92>
  402ac8:	bf00      	nop
  402aca:	4a58      	ldr	r2, [pc, #352]	; (402c2c <udd_ep_abort+0x208>)
  402acc:	79fb      	ldrb	r3, [r7, #7]
  402ace:	330c      	adds	r3, #12
  402ad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402ad4:	f003 0310 	and.w	r3, r3, #16
  402ad8:	2b00      	cmp	r3, #0
  402ada:	d1f6      	bne.n	402aca <udd_ep_abort+0xa6>
  402adc:	4a53      	ldr	r2, [pc, #332]	; (402c2c <udd_ep_abort+0x208>)
  402ade:	79fb      	ldrb	r3, [r7, #7]
  402ae0:	330c      	adds	r3, #12
  402ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402ae6:	613b      	str	r3, [r7, #16]
  402ae8:	693b      	ldr	r3, [r7, #16]
  402aea:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402aee:	613b      	str	r3, [r7, #16]
  402af0:	693b      	ldr	r3, [r7, #16]
  402af2:	f043 0310 	orr.w	r3, r3, #16
  402af6:	613b      	str	r3, [r7, #16]
  402af8:	494c      	ldr	r1, [pc, #304]	; (402c2c <udd_ep_abort+0x208>)
  402afa:	79fb      	ldrb	r3, [r7, #7]
  402afc:	693a      	ldr	r2, [r7, #16]
  402afe:	330c      	adds	r3, #12
  402b00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  402b04:	bf00      	nop
  402b06:	4a49      	ldr	r2, [pc, #292]	; (402c2c <udd_ep_abort+0x208>)
  402b08:	79fb      	ldrb	r3, [r7, #7]
  402b0a:	330c      	adds	r3, #12
  402b0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402b10:	f003 0310 	and.w	r3, r3, #16
  402b14:	2b10      	cmp	r3, #16
  402b16:	d1f6      	bne.n	402b06 <udd_ep_abort+0xe2>
  402b18:	bf00      	nop
  402b1a:	4a44      	ldr	r2, [pc, #272]	; (402c2c <udd_ep_abort+0x208>)
  402b1c:	79fb      	ldrb	r3, [r7, #7]
  402b1e:	330c      	adds	r3, #12
  402b20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402b24:	f003 0310 	and.w	r3, r3, #16
  402b28:	2b00      	cmp	r3, #0
  402b2a:	d0f6      	beq.n	402b1a <udd_ep_abort+0xf6>
  402b2c:	4a3f      	ldr	r2, [pc, #252]	; (402c2c <udd_ep_abort+0x208>)
  402b2e:	79fb      	ldrb	r3, [r7, #7]
  402b30:	330c      	adds	r3, #12
  402b32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402b36:	60fb      	str	r3, [r7, #12]
  402b38:	68fb      	ldr	r3, [r7, #12]
  402b3a:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402b3e:	60fb      	str	r3, [r7, #12]
  402b40:	68fb      	ldr	r3, [r7, #12]
  402b42:	f023 0310 	bic.w	r3, r3, #16
  402b46:	60fb      	str	r3, [r7, #12]
  402b48:	4938      	ldr	r1, [pc, #224]	; (402c2c <udd_ep_abort+0x208>)
  402b4a:	79fb      	ldrb	r3, [r7, #7]
  402b4c:	68fa      	ldr	r2, [r7, #12]
  402b4e:	330c      	adds	r3, #12
  402b50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  402b54:	bf00      	nop
  402b56:	4a35      	ldr	r2, [pc, #212]	; (402c2c <udd_ep_abort+0x208>)
  402b58:	79fb      	ldrb	r3, [r7, #7]
  402b5a:	330c      	adds	r3, #12
  402b5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402b60:	f003 0310 	and.w	r3, r3, #16
  402b64:	2b00      	cmp	r3, #0
  402b66:	d1f6      	bne.n	402b56 <udd_ep_abort+0x132>
					udd_get_endpoint_bank_max_nbr(ep)>1);
		}
		udd_ack_in_sent(ep);
  402b68:	4a30      	ldr	r2, [pc, #192]	; (402c2c <udd_ep_abort+0x208>)
  402b6a:	79fb      	ldrb	r3, [r7, #7]
  402b6c:	330c      	adds	r3, #12
  402b6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402b72:	60bb      	str	r3, [r7, #8]
  402b74:	68bb      	ldr	r3, [r7, #8]
  402b76:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402b7a:	60bb      	str	r3, [r7, #8]
  402b7c:	68bb      	ldr	r3, [r7, #8]
  402b7e:	f023 0301 	bic.w	r3, r3, #1
  402b82:	60bb      	str	r3, [r7, #8]
  402b84:	4929      	ldr	r1, [pc, #164]	; (402c2c <udd_ep_abort+0x208>)
  402b86:	79fb      	ldrb	r3, [r7, #7]
  402b88:	68ba      	ldr	r2, [r7, #8]
  402b8a:	330c      	adds	r3, #12
  402b8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  402b90:	bf00      	nop
  402b92:	4a26      	ldr	r2, [pc, #152]	; (402c2c <udd_ep_abort+0x208>)
  402b94:	79fb      	ldrb	r3, [r7, #7]
  402b96:	330c      	adds	r3, #12
  402b98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402b9c:	f003 0301 	and.w	r3, r3, #1
  402ba0:	2b00      	cmp	r3, #0
  402ba2:	d1f6      	bne.n	402b92 <udd_ep_abort+0x16e>
		// Reset number of buffered banks
		udd_ep_job[ep - 1].bank = 0;
  402ba4:	79fb      	ldrb	r3, [r7, #7]
  402ba6:	1e5a      	subs	r2, r3, #1
  402ba8:	4922      	ldr	r1, [pc, #136]	; (402c34 <udd_ep_abort+0x210>)
  402baa:	4613      	mov	r3, r2
  402bac:	009b      	lsls	r3, r3, #2
  402bae:	4413      	add	r3, r2
  402bb0:	009b      	lsls	r3, r3, #2
  402bb2:	440b      	add	r3, r1
  402bb4:	f103 0210 	add.w	r2, r3, #16
  402bb8:	7853      	ldrb	r3, [r2, #1]
  402bba:	f36f 0383 	bfc	r3, #2, #2
  402bbe:	7053      	strb	r3, [r2, #1]
  402bc0:	e00c      	b.n	402bdc <udd_ep_abort+0x1b8>
	} else {
		// Clear all pending banks statuses
		while(Is_udd_any_bank_received(ep)) {
			udd_ep_ack_out_received(ep);
  402bc2:	79fb      	ldrb	r3, [r7, #7]
  402bc4:	4618      	mov	r0, r3
  402bc6:	4b1c      	ldr	r3, [pc, #112]	; (402c38 <udd_ep_abort+0x214>)
  402bc8:	4798      	blx	r3
		while(Is_udd_any_bank_received(ep)) {
  402bca:	4a18      	ldr	r2, [pc, #96]	; (402c2c <udd_ep_abort+0x208>)
  402bcc:	79fb      	ldrb	r3, [r7, #7]
  402bce:	330c      	adds	r3, #12
  402bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  402bd4:	f003 0342 	and.w	r3, r3, #66	; 0x42
  402bd8:	2b00      	cmp	r3, #0
  402bda:	d1f2      	bne.n	402bc2 <udd_ep_abort+0x19e>
		}
	}
	// Reset FIFO and data toggle
	udd_reset_endpoint(ep);
  402bdc:	4913      	ldr	r1, [pc, #76]	; (402c2c <udd_ep_abort+0x208>)
  402bde:	4b13      	ldr	r3, [pc, #76]	; (402c2c <udd_ep_abort+0x208>)
  402be0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402be2:	79fb      	ldrb	r3, [r7, #7]
  402be4:	2001      	movs	r0, #1
  402be6:	fa00 f303 	lsl.w	r3, r0, r3
  402bea:	4313      	orrs	r3, r2
  402bec:	628b      	str	r3, [r1, #40]	; 0x28
  402bee:	bf00      	nop
  402bf0:	4b0e      	ldr	r3, [pc, #56]	; (402c2c <udd_ep_abort+0x208>)
  402bf2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402bf4:	79fb      	ldrb	r3, [r7, #7]
  402bf6:	2101      	movs	r1, #1
  402bf8:	fa01 f303 	lsl.w	r3, r1, r3
  402bfc:	4013      	ands	r3, r2
  402bfe:	2b00      	cmp	r3, #0
  402c00:	d0f6      	beq.n	402bf0 <udd_ep_abort+0x1cc>
  402c02:	490a      	ldr	r1, [pc, #40]	; (402c2c <udd_ep_abort+0x208>)
  402c04:	4b09      	ldr	r3, [pc, #36]	; (402c2c <udd_ep_abort+0x208>)
  402c06:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402c08:	79fb      	ldrb	r3, [r7, #7]
  402c0a:	2001      	movs	r0, #1
  402c0c:	fa00 f303 	lsl.w	r3, r0, r3
  402c10:	43db      	mvns	r3, r3
  402c12:	4013      	ands	r3, r2
  402c14:	628b      	str	r3, [r1, #40]	; 0x28
	// Abort job
	udd_ep_abort_job(ep);
  402c16:	79fb      	ldrb	r3, [r7, #7]
  402c18:	4618      	mov	r0, r3
  402c1a:	4b08      	ldr	r3, [pc, #32]	; (402c3c <udd_ep_abort+0x218>)
  402c1c:	4798      	blx	r3
  402c1e:	e000      	b.n	402c22 <udd_ep_abort+0x1fe>
		return;
  402c20:	bf00      	nop
}
  402c22:	3720      	adds	r7, #32
  402c24:	46bd      	mov	sp, r7
  402c26:	bd80      	pop	{r7, pc}
  402c28:	00401fad 	.word	0x00401fad
  402c2c:	40084000 	.word	0x40084000
  402c30:	00402005 	.word	0x00402005
  402c34:	20000c48 	.word	0x20000c48
  402c38:	0040358d 	.word	0x0040358d
  402c3c:	004034dd 	.word	0x004034dd

00402c40 <udd_reset_ep_ctrl>:

//--------------------------------------------------------
//--- INTERNAL ROUTINES TO MANAGED THE CONTROL ENDPOINT

static void udd_reset_ep_ctrl(void)
{
  402c40:	b580      	push	{r7, lr}
  402c42:	b084      	sub	sp, #16
  402c44:	af00      	add	r7, sp, #0
	irqflags_t flags;

	// Reset USB address to 0
	udd_enable_address();
  402c46:	4a25      	ldr	r2, [pc, #148]	; (402cdc <udd_reset_ep_ctrl+0x9c>)
  402c48:	4b24      	ldr	r3, [pc, #144]	; (402cdc <udd_reset_ep_ctrl+0x9c>)
  402c4a:	689b      	ldr	r3, [r3, #8]
  402c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  402c50:	6093      	str	r3, [r2, #8]
	udd_configure_address(0);
  402c52:	4a22      	ldr	r2, [pc, #136]	; (402cdc <udd_reset_ep_ctrl+0x9c>)
  402c54:	4b21      	ldr	r3, [pc, #132]	; (402cdc <udd_reset_ep_ctrl+0x9c>)
  402c56:	689b      	ldr	r3, [r3, #8]
  402c58:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402c5c:	6093      	str	r3, [r2, #8]
	// Alloc and configure control endpoint in OUT direction
	udd_configure_endpoint(0, USB_EP_TYPE_CONTROL, 0);
  402c5e:	4b1f      	ldr	r3, [pc, #124]	; (402cdc <udd_reset_ep_ctrl+0x9c>)
  402c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402c62:	60bb      	str	r3, [r7, #8]
  402c64:	68bb      	ldr	r3, [r7, #8]
  402c66:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402c6a:	60bb      	str	r3, [r7, #8]
  402c6c:	68bb      	ldr	r3, [r7, #8]
  402c6e:	f423 4307 	bic.w	r3, r3, #34560	; 0x8700
  402c72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402c76:	60bb      	str	r3, [r7, #8]
  402c78:	68bb      	ldr	r3, [r7, #8]
  402c7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  402c7e:	60bb      	str	r3, [r7, #8]
  402c80:	4a16      	ldr	r2, [pc, #88]	; (402cdc <udd_reset_ep_ctrl+0x9c>)
  402c82:	68bb      	ldr	r3, [r7, #8]
  402c84:	6313      	str	r3, [r2, #48]	; 0x30
  402c86:	bf00      	nop
  402c88:	4b14      	ldr	r3, [pc, #80]	; (402cdc <udd_reset_ep_ctrl+0x9c>)
  402c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402c8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  402c90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  402c94:	d1f8      	bne.n	402c88 <udd_reset_ep_ctrl+0x48>
	udd_enable_endpoint(0);
  402c96:	4b11      	ldr	r3, [pc, #68]	; (402cdc <udd_reset_ep_ctrl+0x9c>)
  402c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402c9a:	607b      	str	r3, [r7, #4]
  402c9c:	687b      	ldr	r3, [r7, #4]
  402c9e:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402ca2:	607b      	str	r3, [r7, #4]
  402ca4:	687b      	ldr	r3, [r7, #4]
  402ca6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  402caa:	607b      	str	r3, [r7, #4]
  402cac:	4a0b      	ldr	r2, [pc, #44]	; (402cdc <udd_reset_ep_ctrl+0x9c>)
  402cae:	687b      	ldr	r3, [r7, #4]
  402cb0:	6313      	str	r3, [r2, #48]	; 0x30
  402cb2:	bf00      	nop
  402cb4:	4b09      	ldr	r3, [pc, #36]	; (402cdc <udd_reset_ep_ctrl+0x9c>)
  402cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402cb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  402cbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  402cc0:	d1f8      	bne.n	402cb4 <udd_reset_ep_ctrl+0x74>

	flags = cpu_irq_save();
  402cc2:	4b07      	ldr	r3, [pc, #28]	; (402ce0 <udd_reset_ep_ctrl+0xa0>)
  402cc4:	4798      	blx	r3
  402cc6:	60f8      	str	r0, [r7, #12]
	udd_enable_endpoint_interrupt(0);
  402cc8:	4b04      	ldr	r3, [pc, #16]	; (402cdc <udd_reset_ep_ctrl+0x9c>)
  402cca:	2201      	movs	r2, #1
  402ccc:	611a      	str	r2, [r3, #16]
	cpu_irq_restore(flags);
  402cce:	68f8      	ldr	r0, [r7, #12]
  402cd0:	4b04      	ldr	r3, [pc, #16]	; (402ce4 <udd_reset_ep_ctrl+0xa4>)
  402cd2:	4798      	blx	r3
}
  402cd4:	bf00      	nop
  402cd6:	3710      	adds	r7, #16
  402cd8:	46bd      	mov	sp, r7
  402cda:	bd80      	pop	{r7, pc}
  402cdc:	40084000 	.word	0x40084000
  402ce0:	00401fad 	.word	0x00401fad
  402ce4:	00402005 	.word	0x00402005

00402ce8 <udd_ctrl_init>:

static void udd_ctrl_init(void)
{
  402ce8:	b480      	push	{r7}
  402cea:	af00      	add	r7, sp, #0
	udd_g_ctrlreq.callback = NULL;
  402cec:	4b08      	ldr	r3, [pc, #32]	; (402d10 <udd_ctrl_init+0x28>)
  402cee:	2200      	movs	r2, #0
  402cf0:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  402cf2:	4b07      	ldr	r3, [pc, #28]	; (402d10 <udd_ctrl_init+0x28>)
  402cf4:	2200      	movs	r2, #0
  402cf6:	615a      	str	r2, [r3, #20]
	udd_g_ctrlreq.payload_size = 0;
  402cf8:	4b05      	ldr	r3, [pc, #20]	; (402d10 <udd_ctrl_init+0x28>)
  402cfa:	2200      	movs	r2, #0
  402cfc:	819a      	strh	r2, [r3, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
  402cfe:	4b05      	ldr	r3, [pc, #20]	; (402d14 <udd_ctrl_init+0x2c>)
  402d00:	2200      	movs	r2, #0
  402d02:	701a      	strb	r2, [r3, #0]
}
  402d04:	bf00      	nop
  402d06:	46bd      	mov	sp, r7
  402d08:	f85d 7b04 	ldr.w	r7, [sp], #4
  402d0c:	4770      	bx	lr
  402d0e:	bf00      	nop
  402d10:	20000e34 	.word	0x20000e34
  402d14:	20000c41 	.word	0x20000c41

00402d18 <udd_ctrl_setup_received>:


static void udd_ctrl_setup_received(void)
{
  402d18:	b580      	push	{r7, lr}
  402d1a:	b086      	sub	sp, #24
  402d1c:	af00      	add	r7, sp, #0
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
  402d1e:	4b63      	ldr	r3, [pc, #396]	; (402eac <udd_ctrl_setup_received+0x194>)
  402d20:	781b      	ldrb	r3, [r3, #0]
  402d22:	2b00      	cmp	r3, #0
  402d24:	d003      	beq.n	402d2e <udd_ctrl_setup_received+0x16>
		// May be a hidden DATA or ZLP phase
		// or protocol abort
		udd_ctrl_endofrequest();
  402d26:	4b62      	ldr	r3, [pc, #392]	; (402eb0 <udd_ctrl_setup_received+0x198>)
  402d28:	4798      	blx	r3

		// Reinitializes control endpoint management
		udd_ctrl_init();
  402d2a:	4b62      	ldr	r3, [pc, #392]	; (402eb4 <udd_ctrl_setup_received+0x19c>)
  402d2c:	4798      	blx	r3
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
  402d2e:	4b62      	ldr	r3, [pc, #392]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d32:	0c1b      	lsrs	r3, r3, #16
  402d34:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402d38:	2b08      	cmp	r3, #8
  402d3a:	d017      	beq.n	402d6c <udd_ctrl_setup_received+0x54>
		udd_ack_setup_received(0);
  402d3c:	4b5e      	ldr	r3, [pc, #376]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d40:	613b      	str	r3, [r7, #16]
  402d42:	693b      	ldr	r3, [r7, #16]
  402d44:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402d48:	613b      	str	r3, [r7, #16]
  402d4a:	693b      	ldr	r3, [r7, #16]
  402d4c:	f023 0304 	bic.w	r3, r3, #4
  402d50:	613b      	str	r3, [r7, #16]
  402d52:	4a59      	ldr	r2, [pc, #356]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402d54:	693b      	ldr	r3, [r7, #16]
  402d56:	6313      	str	r3, [r2, #48]	; 0x30
  402d58:	bf00      	nop
  402d5a:	4b57      	ldr	r3, [pc, #348]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d5e:	f003 0304 	and.w	r3, r3, #4
  402d62:	2b00      	cmp	r3, #0
  402d64:	d1f9      	bne.n	402d5a <udd_ctrl_setup_received+0x42>
		udd_ctrl_stall_data();
  402d66:	4b55      	ldr	r3, [pc, #340]	; (402ebc <udd_ctrl_setup_received+0x1a4>)
  402d68:	4798      	blx	r3
		return; // Error data number doesn't correspond to SETUP packet
  402d6a:	e09b      	b.n	402ea4 <udd_ctrl_setup_received+0x18c>
	}
	for (i = 0; i < 8; i++) {
  402d6c:	2300      	movs	r3, #0
  402d6e:	75fb      	strb	r3, [r7, #23]
  402d70:	e009      	b.n	402d86 <udd_ctrl_setup_received+0x6e>
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  402d72:	7dfb      	ldrb	r3, [r7, #23]
  402d74:	4a52      	ldr	r2, [pc, #328]	; (402ec0 <udd_ctrl_setup_received+0x1a8>)
  402d76:	4413      	add	r3, r2
			udd_endpoint_fifo_read(0);
  402d78:	4a4f      	ldr	r2, [pc, #316]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402d7a:	6d12      	ldr	r2, [r2, #80]	; 0x50
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  402d7c:	b2d2      	uxtb	r2, r2
  402d7e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
  402d80:	7dfb      	ldrb	r3, [r7, #23]
  402d82:	3301      	adds	r3, #1
  402d84:	75fb      	strb	r3, [r7, #23]
  402d86:	7dfb      	ldrb	r3, [r7, #23]
  402d88:	2b07      	cmp	r3, #7
  402d8a:	d9f2      	bls.n	402d72 <udd_ctrl_setup_received+0x5a>
	}
	// Manage LSB/MSB to fit with CPU usage
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
  402d8c:	4b4c      	ldr	r3, [pc, #304]	; (402ec0 <udd_ctrl_setup_received+0x1a8>)
  402d8e:	885a      	ldrh	r2, [r3, #2]
  402d90:	4b4b      	ldr	r3, [pc, #300]	; (402ec0 <udd_ctrl_setup_received+0x1a8>)
  402d92:	805a      	strh	r2, [r3, #2]
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
  402d94:	4b4a      	ldr	r3, [pc, #296]	; (402ec0 <udd_ctrl_setup_received+0x1a8>)
  402d96:	889a      	ldrh	r2, [r3, #4]
  402d98:	4b49      	ldr	r3, [pc, #292]	; (402ec0 <udd_ctrl_setup_received+0x1a8>)
  402d9a:	809a      	strh	r2, [r3, #4]
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);
  402d9c:	4b48      	ldr	r3, [pc, #288]	; (402ec0 <udd_ctrl_setup_received+0x1a8>)
  402d9e:	88da      	ldrh	r2, [r3, #6]
  402da0:	4b47      	ldr	r3, [pc, #284]	; (402ec0 <udd_ctrl_setup_received+0x1a8>)
  402da2:	80da      	strh	r2, [r3, #6]

	// Decode setup request
	if (udc_process_setup() == false) {
  402da4:	4b47      	ldr	r3, [pc, #284]	; (402ec4 <udd_ctrl_setup_received+0x1ac>)
  402da6:	4798      	blx	r3
  402da8:	4603      	mov	r3, r0
  402daa:	f083 0301 	eor.w	r3, r3, #1
  402dae:	b2db      	uxtb	r3, r3
  402db0:	2b00      	cmp	r3, #0
  402db2:	d017      	beq.n	402de4 <udd_ctrl_setup_received+0xcc>
		// Setup request unknown then stall it
		udd_ack_setup_received(0);
  402db4:	4b40      	ldr	r3, [pc, #256]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402db8:	60fb      	str	r3, [r7, #12]
  402dba:	68fb      	ldr	r3, [r7, #12]
  402dbc:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402dc0:	60fb      	str	r3, [r7, #12]
  402dc2:	68fb      	ldr	r3, [r7, #12]
  402dc4:	f023 0304 	bic.w	r3, r3, #4
  402dc8:	60fb      	str	r3, [r7, #12]
  402dca:	4a3b      	ldr	r2, [pc, #236]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402dcc:	68fb      	ldr	r3, [r7, #12]
  402dce:	6313      	str	r3, [r2, #48]	; 0x30
  402dd0:	bf00      	nop
  402dd2:	4b39      	ldr	r3, [pc, #228]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402dd6:	f003 0304 	and.w	r3, r3, #4
  402dda:	2b00      	cmp	r3, #0
  402ddc:	d1f9      	bne.n	402dd2 <udd_ctrl_setup_received+0xba>
		udd_ctrl_stall_data();
  402dde:	4b37      	ldr	r3, [pc, #220]	; (402ebc <udd_ctrl_setup_received+0x1a4>)
  402de0:	4798      	blx	r3
		return;
  402de2:	e05f      	b.n	402ea4 <udd_ctrl_setup_received+0x18c>
	}

	if (Udd_setup_is_in()) {
  402de4:	4b36      	ldr	r3, [pc, #216]	; (402ec0 <udd_ctrl_setup_received+0x1a8>)
  402de6:	781b      	ldrb	r3, [r3, #0]
  402de8:	b25b      	sxtb	r3, r3
  402dea:	2b00      	cmp	r3, #0
  402dec:	da35      	bge.n	402e5a <udd_ctrl_setup_received+0x142>
		// Set DIR
		udd_set_endpoint_direction_in(0);
  402dee:	4b32      	ldr	r3, [pc, #200]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402df2:	60bb      	str	r3, [r7, #8]
  402df4:	68bb      	ldr	r3, [r7, #8]
  402df6:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402dfa:	60bb      	str	r3, [r7, #8]
  402dfc:	68bb      	ldr	r3, [r7, #8]
  402dfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402e02:	60bb      	str	r3, [r7, #8]
  402e04:	4a2c      	ldr	r2, [pc, #176]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402e06:	68bb      	ldr	r3, [r7, #8]
  402e08:	6313      	str	r3, [r2, #48]	; 0x30
  402e0a:	bf00      	nop
  402e0c:	4b2a      	ldr	r3, [pc, #168]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e10:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402e14:	2b80      	cmp	r3, #128	; 0x80
  402e16:	d1f9      	bne.n	402e0c <udd_ctrl_setup_received+0xf4>
		udd_ack_setup_received(0);
  402e18:	4b27      	ldr	r3, [pc, #156]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e1c:	607b      	str	r3, [r7, #4]
  402e1e:	687b      	ldr	r3, [r7, #4]
  402e20:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402e24:	607b      	str	r3, [r7, #4]
  402e26:	687b      	ldr	r3, [r7, #4]
  402e28:	f023 0304 	bic.w	r3, r3, #4
  402e2c:	607b      	str	r3, [r7, #4]
  402e2e:	4a22      	ldr	r2, [pc, #136]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402e30:	687b      	ldr	r3, [r7, #4]
  402e32:	6313      	str	r3, [r2, #48]	; 0x30
  402e34:	bf00      	nop
  402e36:	4b20      	ldr	r3, [pc, #128]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e3a:	f003 0304 	and.w	r3, r3, #4
  402e3e:	2b00      	cmp	r3, #0
  402e40:	d1f9      	bne.n	402e36 <udd_ctrl_setup_received+0x11e>
		// IN data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
  402e42:	4b21      	ldr	r3, [pc, #132]	; (402ec8 <udd_ctrl_setup_received+0x1b0>)
  402e44:	2200      	movs	r2, #0
  402e46:	801a      	strh	r2, [r3, #0]
		udd_ctrl_payload_nb_trans = 0;
  402e48:	4b20      	ldr	r3, [pc, #128]	; (402ecc <udd_ctrl_setup_received+0x1b4>)
  402e4a:	2200      	movs	r2, #0
  402e4c:	801a      	strh	r2, [r3, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
  402e4e:	4b17      	ldr	r3, [pc, #92]	; (402eac <udd_ctrl_setup_received+0x194>)
  402e50:	2202      	movs	r2, #2
  402e52:	701a      	strb	r2, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
  402e54:	4b1e      	ldr	r3, [pc, #120]	; (402ed0 <udd_ctrl_setup_received+0x1b8>)
  402e56:	4798      	blx	r3
  402e58:	e024      	b.n	402ea4 <udd_ctrl_setup_received+0x18c>
	} else {
		udd_ack_setup_received(0);
  402e5a:	4b17      	ldr	r3, [pc, #92]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e5e:	603b      	str	r3, [r7, #0]
  402e60:	683b      	ldr	r3, [r7, #0]
  402e62:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402e66:	603b      	str	r3, [r7, #0]
  402e68:	683b      	ldr	r3, [r7, #0]
  402e6a:	f023 0304 	bic.w	r3, r3, #4
  402e6e:	603b      	str	r3, [r7, #0]
  402e70:	4a11      	ldr	r2, [pc, #68]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402e72:	683b      	ldr	r3, [r7, #0]
  402e74:	6313      	str	r3, [r2, #48]	; 0x30
  402e76:	bf00      	nop
  402e78:	4b0f      	ldr	r3, [pc, #60]	; (402eb8 <udd_ctrl_setup_received+0x1a0>)
  402e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e7c:	f003 0304 	and.w	r3, r3, #4
  402e80:	2b00      	cmp	r3, #0
  402e82:	d1f9      	bne.n	402e78 <udd_ctrl_setup_received+0x160>
		if (0 == udd_g_ctrlreq.req.wLength) {
  402e84:	4b0e      	ldr	r3, [pc, #56]	; (402ec0 <udd_ctrl_setup_received+0x1a8>)
  402e86:	88db      	ldrh	r3, [r3, #6]
  402e88:	2b00      	cmp	r3, #0
  402e8a:	d102      	bne.n	402e92 <udd_ctrl_setup_received+0x17a>
			// No data phase requested
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
  402e8c:	4b11      	ldr	r3, [pc, #68]	; (402ed4 <udd_ctrl_setup_received+0x1bc>)
  402e8e:	4798      	blx	r3
			return;
  402e90:	e008      	b.n	402ea4 <udd_ctrl_setup_received+0x18c>
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
  402e92:	4b0d      	ldr	r3, [pc, #52]	; (402ec8 <udd_ctrl_setup_received+0x1b0>)
  402e94:	2200      	movs	r2, #0
  402e96:	801a      	strh	r2, [r3, #0]
		udd_ctrl_payload_nb_trans = 0;
  402e98:	4b0c      	ldr	r3, [pc, #48]	; (402ecc <udd_ctrl_setup_received+0x1b4>)
  402e9a:	2200      	movs	r2, #0
  402e9c:	801a      	strh	r2, [r3, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
  402e9e:	4b03      	ldr	r3, [pc, #12]	; (402eac <udd_ctrl_setup_received+0x194>)
  402ea0:	2201      	movs	r2, #1
  402ea2:	701a      	strb	r2, [r3, #0]
	}
}
  402ea4:	3718      	adds	r7, #24
  402ea6:	46bd      	mov	sp, r7
  402ea8:	bd80      	pop	{r7, pc}
  402eaa:	bf00      	nop
  402eac:	20000c41 	.word	0x20000c41
  402eb0:	004033d5 	.word	0x004033d5
  402eb4:	00402ce9 	.word	0x00402ce9
  402eb8:	40084000 	.word	0x40084000
  402ebc:	00403325 	.word	0x00403325
  402ec0:	20000e34 	.word	0x20000e34
  402ec4:	004016ed 	.word	0x004016ed
  402ec8:	20000c42 	.word	0x20000c42
  402ecc:	20000c44 	.word	0x20000c44
  402ed0:	00402ed9 	.word	0x00402ed9
  402ed4:	00403371 	.word	0x00403371

00402ed8 <udd_ctrl_in_sent>:


static void udd_ctrl_in_sent(void)
{
  402ed8:	b580      	push	{r7, lr}
  402eda:	b088      	sub	sp, #32
  402edc:	af00      	add	r7, sp, #0
	uint16_t nb_remain;
	uint8_t i;
	uint8_t *ptr_src;
	irqflags_t flags;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
  402ede:	4b71      	ldr	r3, [pc, #452]	; (4030a4 <udd_ctrl_in_sent+0x1cc>)
  402ee0:	781b      	ldrb	r3, [r3, #0]
  402ee2:	2b03      	cmp	r3, #3
  402ee4:	d119      	bne.n	402f1a <udd_ctrl_in_sent+0x42>
		// Ack
		udd_ack_in_sent(0);
  402ee6:	4b70      	ldr	r3, [pc, #448]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  402ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402eea:	613b      	str	r3, [r7, #16]
  402eec:	693b      	ldr	r3, [r7, #16]
  402eee:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402ef2:	613b      	str	r3, [r7, #16]
  402ef4:	693b      	ldr	r3, [r7, #16]
  402ef6:	f023 0301 	bic.w	r3, r3, #1
  402efa:	613b      	str	r3, [r7, #16]
  402efc:	4a6a      	ldr	r2, [pc, #424]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  402efe:	693b      	ldr	r3, [r7, #16]
  402f00:	6313      	str	r3, [r2, #48]	; 0x30
  402f02:	bf00      	nop
  402f04:	4b68      	ldr	r3, [pc, #416]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  402f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402f08:	f003 0301 	and.w	r3, r3, #1
  402f0c:	2b00      	cmp	r3, #0
  402f0e:	d1f9      	bne.n	402f04 <udd_ctrl_in_sent+0x2c>
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
  402f10:	4b66      	ldr	r3, [pc, #408]	; (4030ac <udd_ctrl_in_sent+0x1d4>)
  402f12:	4798      	blx	r3
		// Reinitializes control endpoint management
		udd_ctrl_init();
  402f14:	4b66      	ldr	r3, [pc, #408]	; (4030b0 <udd_ctrl_in_sent+0x1d8>)
  402f16:	4798      	blx	r3
		return;
  402f18:	e0c1      	b.n	40309e <udd_ctrl_in_sent+0x1c6>
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
  402f1a:	4b66      	ldr	r3, [pc, #408]	; (4030b4 <udd_ctrl_in_sent+0x1dc>)
  402f1c:	899a      	ldrh	r2, [r3, #12]
  402f1e:	4b66      	ldr	r3, [pc, #408]	; (4030b8 <udd_ctrl_in_sent+0x1e0>)
  402f20:	881b      	ldrh	r3, [r3, #0]
  402f22:	1ad3      	subs	r3, r2, r3
  402f24:	83fb      	strh	r3, [r7, #30]
	if (0 == nb_remain) {
  402f26:	8bfb      	ldrh	r3, [r7, #30]
  402f28:	2b00      	cmp	r3, #0
  402f2a:	d13c      	bne.n	402fa6 <udd_ctrl_in_sent+0xce>
		// All content of current buffer payload are sent
		// Update number of total data sending by previous payload buffer
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  402f2c:	4b63      	ldr	r3, [pc, #396]	; (4030bc <udd_ctrl_in_sent+0x1e4>)
  402f2e:	881a      	ldrh	r2, [r3, #0]
  402f30:	4b61      	ldr	r3, [pc, #388]	; (4030b8 <udd_ctrl_in_sent+0x1e0>)
  402f32:	881b      	ldrh	r3, [r3, #0]
  402f34:	4413      	add	r3, r2
  402f36:	b29a      	uxth	r2, r3
  402f38:	4b60      	ldr	r3, [pc, #384]	; (4030bc <udd_ctrl_in_sent+0x1e4>)
  402f3a:	801a      	strh	r2, [r3, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans)
  402f3c:	4b5d      	ldr	r3, [pc, #372]	; (4030b4 <udd_ctrl_in_sent+0x1dc>)
  402f3e:	88da      	ldrh	r2, [r3, #6]
  402f40:	4b5e      	ldr	r3, [pc, #376]	; (4030bc <udd_ctrl_in_sent+0x1e4>)
  402f42:	881b      	ldrh	r3, [r3, #0]
  402f44:	429a      	cmp	r2, r3
  402f46:	d003      	beq.n	402f50 <udd_ctrl_in_sent+0x78>
				|| b_shortpacket) {
  402f48:	4b5d      	ldr	r3, [pc, #372]	; (4030c0 <udd_ctrl_in_sent+0x1e8>)
  402f4a:	781b      	ldrb	r3, [r3, #0]
  402f4c:	2b00      	cmp	r3, #0
  402f4e:	d017      	beq.n	402f80 <udd_ctrl_in_sent+0xa8>
			// All data requested are transfered or a short packet has been sent
			// then it is the end of data phase.
			// Generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
  402f50:	4b5c      	ldr	r3, [pc, #368]	; (4030c4 <udd_ctrl_in_sent+0x1ec>)
  402f52:	4798      	blx	r3
			udd_ack_in_sent(0);
  402f54:	4b54      	ldr	r3, [pc, #336]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  402f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402f58:	60fb      	str	r3, [r7, #12]
  402f5a:	68fb      	ldr	r3, [r7, #12]
  402f5c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402f60:	60fb      	str	r3, [r7, #12]
  402f62:	68fb      	ldr	r3, [r7, #12]
  402f64:	f023 0301 	bic.w	r3, r3, #1
  402f68:	60fb      	str	r3, [r7, #12]
  402f6a:	4a4f      	ldr	r2, [pc, #316]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  402f6c:	68fb      	ldr	r3, [r7, #12]
  402f6e:	6313      	str	r3, [r2, #48]	; 0x30
  402f70:	bf00      	nop
  402f72:	4b4d      	ldr	r3, [pc, #308]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  402f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402f76:	f003 0301 	and.w	r3, r3, #1
  402f7a:	2b00      	cmp	r3, #0
  402f7c:	d1f9      	bne.n	402f72 <udd_ctrl_in_sent+0x9a>
			return;
  402f7e:	e08e      	b.n	40309e <udd_ctrl_in_sent+0x1c6>
		}
		// Need of new buffer because the data phase is not complete
		if ((!udd_g_ctrlreq.over_under_run)
  402f80:	4b4c      	ldr	r3, [pc, #304]	; (4030b4 <udd_ctrl_in_sent+0x1dc>)
  402f82:	695b      	ldr	r3, [r3, #20]
  402f84:	2b00      	cmp	r3, #0
  402f86:	d00e      	beq.n	402fa6 <udd_ctrl_in_sent+0xce>
				|| (!udd_g_ctrlreq.over_under_run())) {
  402f88:	4b4a      	ldr	r3, [pc, #296]	; (4030b4 <udd_ctrl_in_sent+0x1dc>)
  402f8a:	695b      	ldr	r3, [r3, #20]
  402f8c:	4798      	blx	r3
  402f8e:	4603      	mov	r3, r0
  402f90:	f083 0301 	eor.w	r3, r3, #1
  402f94:	b2db      	uxtb	r3, r3
  402f96:	2b00      	cmp	r3, #0
  402f98:	d105      	bne.n	402fa6 <udd_ctrl_in_sent+0xce>
			// Underrun then send zlp on IN
			// Here nb_remain=0 and allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			udd_ctrl_payload_nb_trans = 0;
  402f9a:	4b47      	ldr	r3, [pc, #284]	; (4030b8 <udd_ctrl_in_sent+0x1e0>)
  402f9c:	2200      	movs	r2, #0
  402f9e:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
  402fa0:	4b44      	ldr	r3, [pc, #272]	; (4030b4 <udd_ctrl_in_sent+0x1dc>)
  402fa2:	899b      	ldrh	r3, [r3, #12]
  402fa4:	83fb      	strh	r3, [r7, #30]
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
  402fa6:	8bfb      	ldrh	r3, [r7, #30]
  402fa8:	2b3f      	cmp	r3, #63	; 0x3f
  402faa:	d905      	bls.n	402fb8 <udd_ctrl_in_sent+0xe0>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
  402fac:	2340      	movs	r3, #64	; 0x40
  402fae:	83fb      	strh	r3, [r7, #30]
		b_shortpacket = false;
  402fb0:	4b43      	ldr	r3, [pc, #268]	; (4030c0 <udd_ctrl_in_sent+0x1e8>)
  402fb2:	2200      	movs	r2, #0
  402fb4:	701a      	strb	r2, [r3, #0]
  402fb6:	e002      	b.n	402fbe <udd_ctrl_in_sent+0xe6>
	} else {
		b_shortpacket = true;
  402fb8:	4b41      	ldr	r3, [pc, #260]	; (4030c0 <udd_ctrl_in_sent+0x1e8>)
  402fba:	2201      	movs	r2, #1
  402fbc:	701a      	strb	r2, [r3, #0]
	}
	// Fill buffer of endpoint control
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  402fbe:	4b3d      	ldr	r3, [pc, #244]	; (4030b4 <udd_ctrl_in_sent+0x1dc>)
  402fc0:	689b      	ldr	r3, [r3, #8]
  402fc2:	4a3d      	ldr	r2, [pc, #244]	; (4030b8 <udd_ctrl_in_sent+0x1e0>)
  402fc4:	8812      	ldrh	r2, [r2, #0]
  402fc6:	4413      	add	r3, r2
  402fc8:	61bb      	str	r3, [r7, #24]
	// The IN data don't must be written in endpoint 0 DPRAM during
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write
	// and if no OUT ZLP is received the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
  402fca:	4b3f      	ldr	r3, [pc, #252]	; (4030c8 <udd_ctrl_in_sent+0x1f0>)
  402fcc:	4798      	blx	r3
  402fce:	6178      	str	r0, [r7, #20]
	if (Is_udd_bank0_received(0)) {
  402fd0:	4b35      	ldr	r3, [pc, #212]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  402fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402fd4:	f003 0302 	and.w	r3, r3, #2
  402fd8:	2b00      	cmp	r3, #0
  402fda:	d01b      	beq.n	403014 <udd_ctrl_in_sent+0x13c>
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
  402fdc:	6978      	ldr	r0, [r7, #20]
  402fde:	4b3b      	ldr	r3, [pc, #236]	; (4030cc <udd_ctrl_in_sent+0x1f4>)
  402fe0:	4798      	blx	r3
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  402fe2:	4b30      	ldr	r3, [pc, #192]	; (4030a4 <udd_ctrl_in_sent+0x1cc>)
  402fe4:	2204      	movs	r2, #4
  402fe6:	701a      	strb	r2, [r3, #0]
		udd_ack_in_sent(0);
  402fe8:	4b2f      	ldr	r3, [pc, #188]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  402fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402fec:	60bb      	str	r3, [r7, #8]
  402fee:	68bb      	ldr	r3, [r7, #8]
  402ff0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402ff4:	60bb      	str	r3, [r7, #8]
  402ff6:	68bb      	ldr	r3, [r7, #8]
  402ff8:	f023 0301 	bic.w	r3, r3, #1
  402ffc:	60bb      	str	r3, [r7, #8]
  402ffe:	4a2a      	ldr	r2, [pc, #168]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  403000:	68bb      	ldr	r3, [r7, #8]
  403002:	6313      	str	r3, [r2, #48]	; 0x30
  403004:	bf00      	nop
  403006:	4b28      	ldr	r3, [pc, #160]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  403008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40300a:	f003 0301 	and.w	r3, r3, #1
  40300e:	2b00      	cmp	r3, #0
  403010:	d1f9      	bne.n	403006 <udd_ctrl_in_sent+0x12e>
		return; // Exit of IN DATA phase
  403012:	e044      	b.n	40309e <udd_ctrl_in_sent+0x1c6>
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
  403014:	2300      	movs	r3, #0
  403016:	777b      	strb	r3, [r7, #29]
  403018:	e008      	b.n	40302c <udd_ctrl_in_sent+0x154>
		udd_endpoint_fifo_write(0, *ptr_src++);
  40301a:	4923      	ldr	r1, [pc, #140]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  40301c:	69bb      	ldr	r3, [r7, #24]
  40301e:	1c5a      	adds	r2, r3, #1
  403020:	61ba      	str	r2, [r7, #24]
  403022:	781b      	ldrb	r3, [r3, #0]
  403024:	650b      	str	r3, [r1, #80]	; 0x50
	for (i = 0; i < nb_remain; i++) {
  403026:	7f7b      	ldrb	r3, [r7, #29]
  403028:	3301      	adds	r3, #1
  40302a:	777b      	strb	r3, [r7, #29]
  40302c:	7f7b      	ldrb	r3, [r7, #29]
  40302e:	b29b      	uxth	r3, r3
  403030:	8bfa      	ldrh	r2, [r7, #30]
  403032:	429a      	cmp	r2, r3
  403034:	d8f1      	bhi.n	40301a <udd_ctrl_in_sent+0x142>
	}
	udd_ctrl_payload_nb_trans += nb_remain;
  403036:	4b20      	ldr	r3, [pc, #128]	; (4030b8 <udd_ctrl_in_sent+0x1e0>)
  403038:	881a      	ldrh	r2, [r3, #0]
  40303a:	8bfb      	ldrh	r3, [r7, #30]
  40303c:	4413      	add	r3, r2
  40303e:	b29a      	uxth	r2, r3
  403040:	4b1d      	ldr	r3, [pc, #116]	; (4030b8 <udd_ctrl_in_sent+0x1e0>)
  403042:	801a      	strh	r2, [r3, #0]
	// Validate and send the data available in the control endpoint buffer
	udd_set_transmit_ready(0);
  403044:	4b18      	ldr	r3, [pc, #96]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  403046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403048:	607b      	str	r3, [r7, #4]
  40304a:	687b      	ldr	r3, [r7, #4]
  40304c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403050:	607b      	str	r3, [r7, #4]
  403052:	687b      	ldr	r3, [r7, #4]
  403054:	f043 0310 	orr.w	r3, r3, #16
  403058:	607b      	str	r3, [r7, #4]
  40305a:	4a13      	ldr	r2, [pc, #76]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  40305c:	687b      	ldr	r3, [r7, #4]
  40305e:	6313      	str	r3, [r2, #48]	; 0x30
  403060:	bf00      	nop
  403062:	4b11      	ldr	r3, [pc, #68]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  403064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403066:	f003 0310 	and.w	r3, r3, #16
  40306a:	2b10      	cmp	r3, #16
  40306c:	d1f9      	bne.n	403062 <udd_ctrl_in_sent+0x18a>
	udd_ack_in_sent(0);
  40306e:	4b0e      	ldr	r3, [pc, #56]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  403070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403072:	603b      	str	r3, [r7, #0]
  403074:	683b      	ldr	r3, [r7, #0]
  403076:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40307a:	603b      	str	r3, [r7, #0]
  40307c:	683b      	ldr	r3, [r7, #0]
  40307e:	f023 0301 	bic.w	r3, r3, #1
  403082:	603b      	str	r3, [r7, #0]
  403084:	4a08      	ldr	r2, [pc, #32]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  403086:	683b      	ldr	r3, [r7, #0]
  403088:	6313      	str	r3, [r2, #48]	; 0x30
  40308a:	bf00      	nop
  40308c:	4b06      	ldr	r3, [pc, #24]	; (4030a8 <udd_ctrl_in_sent+0x1d0>)
  40308e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403090:	f003 0301 	and.w	r3, r3, #1
  403094:	2b00      	cmp	r3, #0
  403096:	d1f9      	bne.n	40308c <udd_ctrl_in_sent+0x1b4>

	// In case of abort of DATA IN phase, no need to enable nak OUT interrupt
	// because OUT endpoint is already free and ZLP OUT accepted.
	cpu_irq_restore(flags);
  403098:	6978      	ldr	r0, [r7, #20]
  40309a:	4b0c      	ldr	r3, [pc, #48]	; (4030cc <udd_ctrl_in_sent+0x1f4>)
  40309c:	4798      	blx	r3
}
  40309e:	3720      	adds	r7, #32
  4030a0:	46bd      	mov	sp, r7
  4030a2:	bd80      	pop	{r7, pc}
  4030a4:	20000c41 	.word	0x20000c41
  4030a8:	40084000 	.word	0x40084000
  4030ac:	004033d5 	.word	0x004033d5
  4030b0:	00402ce9 	.word	0x00402ce9
  4030b4:	20000e34 	.word	0x20000e34
  4030b8:	20000c44 	.word	0x20000c44
  4030bc:	20000c42 	.word	0x20000c42
  4030c0:	20000c84 	.word	0x20000c84
  4030c4:	004033bd 	.word	0x004033bd
  4030c8:	00401fad 	.word	0x00401fad
  4030cc:	00402005 	.word	0x00402005

004030d0 <udd_ctrl_out_received>:


static void udd_ctrl_out_received(void)
{
  4030d0:	b580      	push	{r7, lr}
  4030d2:	b088      	sub	sp, #32
  4030d4:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
  4030d6:	4b8a      	ldr	r3, [pc, #552]	; (403300 <udd_ctrl_out_received+0x230>)
  4030d8:	781b      	ldrb	r3, [r3, #0]
  4030da:	2b01      	cmp	r3, #1
  4030dc:	d024      	beq.n	403128 <udd_ctrl_out_received+0x58>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
  4030de:	4b88      	ldr	r3, [pc, #544]	; (403300 <udd_ctrl_out_received+0x230>)
  4030e0:	781b      	ldrb	r3, [r3, #0]
  4030e2:	2b02      	cmp	r3, #2
  4030e4:	d003      	beq.n	4030ee <udd_ctrl_out_received+0x1e>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
  4030e6:	4b86      	ldr	r3, [pc, #536]	; (403300 <udd_ctrl_out_received+0x230>)
  4030e8:	781b      	ldrb	r3, [r3, #0]
  4030ea:	2b04      	cmp	r3, #4
  4030ec:	d102      	bne.n	4030f4 <udd_ctrl_out_received+0x24>
				udd_ep_control_state)) {
			// End of SETUP request:
			// - Data IN Phase aborted,
			// - or last Data IN Phase hidden by ZLP OUT sending quickly,
			// - or ZLP OUT received normally.
			udd_ctrl_endofrequest();
  4030ee:	4b85      	ldr	r3, [pc, #532]	; (403304 <udd_ctrl_out_received+0x234>)
  4030f0:	4798      	blx	r3
  4030f2:	e001      	b.n	4030f8 <udd_ctrl_out_received+0x28>
		} else {
			// Protocol error during SETUP request
			udd_ctrl_stall_data();
  4030f4:	4b84      	ldr	r3, [pc, #528]	; (403308 <udd_ctrl_out_received+0x238>)
  4030f6:	4798      	blx	r3
		}
		udd_ack_bank0_received(0);
  4030f8:	4b84      	ldr	r3, [pc, #528]	; (40330c <udd_ctrl_out_received+0x23c>)
  4030fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4030fc:	617b      	str	r3, [r7, #20]
  4030fe:	697b      	ldr	r3, [r7, #20]
  403100:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403104:	617b      	str	r3, [r7, #20]
  403106:	697b      	ldr	r3, [r7, #20]
  403108:	f023 0302 	bic.w	r3, r3, #2
  40310c:	617b      	str	r3, [r7, #20]
  40310e:	4a7f      	ldr	r2, [pc, #508]	; (40330c <udd_ctrl_out_received+0x23c>)
  403110:	697b      	ldr	r3, [r7, #20]
  403112:	6313      	str	r3, [r2, #48]	; 0x30
  403114:	bf00      	nop
  403116:	4b7d      	ldr	r3, [pc, #500]	; (40330c <udd_ctrl_out_received+0x23c>)
  403118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40311a:	f003 0302 	and.w	r3, r3, #2
  40311e:	2b00      	cmp	r3, #0
  403120:	d1f9      	bne.n	403116 <udd_ctrl_out_received+0x46>
		// Reinitializes control endpoint management
		udd_ctrl_init();
  403122:	4b7b      	ldr	r3, [pc, #492]	; (403310 <udd_ctrl_out_received+0x240>)
  403124:	4798      	blx	r3
		return;
  403126:	e0e7      	b.n	4032f8 <udd_ctrl_out_received+0x228>
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
  403128:	4b78      	ldr	r3, [pc, #480]	; (40330c <udd_ctrl_out_received+0x23c>)
  40312a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40312c:	0c1b      	lsrs	r3, r3, #16
  40312e:	b29b      	uxth	r3, r3
  403130:	f3c3 030a 	ubfx	r3, r3, #0, #11
  403134:	83bb      	strh	r3, [r7, #28]
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
  403136:	4b77      	ldr	r3, [pc, #476]	; (403314 <udd_ctrl_out_received+0x244>)
  403138:	899b      	ldrh	r3, [r3, #12]
  40313a:	461a      	mov	r2, r3
  40313c:	4b76      	ldr	r3, [pc, #472]	; (403318 <udd_ctrl_out_received+0x248>)
  40313e:	881b      	ldrh	r3, [r3, #0]
  403140:	4619      	mov	r1, r3
  403142:	8bbb      	ldrh	r3, [r7, #28]
  403144:	440b      	add	r3, r1
  403146:	429a      	cmp	r2, r3
  403148:	da05      	bge.n	403156 <udd_ctrl_out_received+0x86>
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
  40314a:	4b72      	ldr	r3, [pc, #456]	; (403314 <udd_ctrl_out_received+0x244>)
  40314c:	899a      	ldrh	r2, [r3, #12]
  40314e:	4b72      	ldr	r3, [pc, #456]	; (403318 <udd_ctrl_out_received+0x248>)
  403150:	881b      	ldrh	r3, [r3, #0]
  403152:	1ad3      	subs	r3, r2, r3
  403154:	83bb      	strh	r3, [r7, #28]
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  403156:	4b6f      	ldr	r3, [pc, #444]	; (403314 <udd_ctrl_out_received+0x244>)
  403158:	689b      	ldr	r3, [r3, #8]
  40315a:	4a6f      	ldr	r2, [pc, #444]	; (403318 <udd_ctrl_out_received+0x248>)
  40315c:	8812      	ldrh	r2, [r2, #0]
  40315e:	4413      	add	r3, r2
  403160:	61bb      	str	r3, [r7, #24]
	for (i = 0; i < nb_data; i++) {
  403162:	2300      	movs	r3, #0
  403164:	77fb      	strb	r3, [r7, #31]
  403166:	e009      	b.n	40317c <udd_ctrl_out_received+0xac>
		*ptr_dest++ = udd_endpoint_fifo_read(0);
  403168:	69bb      	ldr	r3, [r7, #24]
  40316a:	1c5a      	adds	r2, r3, #1
  40316c:	61ba      	str	r2, [r7, #24]
  40316e:	4a67      	ldr	r2, [pc, #412]	; (40330c <udd_ctrl_out_received+0x23c>)
  403170:	6d12      	ldr	r2, [r2, #80]	; 0x50
  403172:	b2d2      	uxtb	r2, r2
  403174:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < nb_data; i++) {
  403176:	7ffb      	ldrb	r3, [r7, #31]
  403178:	3301      	adds	r3, #1
  40317a:	77fb      	strb	r3, [r7, #31]
  40317c:	7ffb      	ldrb	r3, [r7, #31]
  40317e:	b29b      	uxth	r3, r3
  403180:	8bba      	ldrh	r2, [r7, #28]
  403182:	429a      	cmp	r2, r3
  403184:	d8f0      	bhi.n	403168 <udd_ctrl_out_received+0x98>
	}
	udd_ctrl_payload_nb_trans += nb_data;
  403186:	4b64      	ldr	r3, [pc, #400]	; (403318 <udd_ctrl_out_received+0x248>)
  403188:	881a      	ldrh	r2, [r3, #0]
  40318a:	8bbb      	ldrh	r3, [r7, #28]
  40318c:	4413      	add	r3, r2
  40318e:	b29a      	uxth	r2, r3
  403190:	4b61      	ldr	r3, [pc, #388]	; (403318 <udd_ctrl_out_received+0x248>)
  403192:	801a      	strh	r2, [r3, #0]

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
  403194:	8bbb      	ldrh	r3, [r7, #28]
  403196:	2b40      	cmp	r3, #64	; 0x40
  403198:	d10a      	bne.n	4031b0 <udd_ctrl_out_received+0xe0>
			|| (udd_g_ctrlreq.req.wLength <=
  40319a:	4b5e      	ldr	r3, [pc, #376]	; (403314 <udd_ctrl_out_received+0x244>)
  40319c:	88db      	ldrh	r3, [r3, #6]
  40319e:	461a      	mov	r2, r3
			(udd_ctrl_prev_payload_nb_trans +
  4031a0:	4b5e      	ldr	r3, [pc, #376]	; (40331c <udd_ctrl_out_received+0x24c>)
  4031a2:	881b      	ldrh	r3, [r3, #0]
  4031a4:	4619      	mov	r1, r3
  4031a6:	4b5c      	ldr	r3, [pc, #368]	; (403318 <udd_ctrl_out_received+0x248>)
  4031a8:	881b      	ldrh	r3, [r3, #0]
  4031aa:	440b      	add	r3, r1
			|| (udd_g_ctrlreq.req.wLength <=
  4031ac:	429a      	cmp	r2, r3
  4031ae:	dc40      	bgt.n	403232 <udd_ctrl_out_received+0x162>
			udd_ctrl_payload_nb_trans))) {
		// End of reception because it is a short packet
		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
  4031b0:	4b59      	ldr	r3, [pc, #356]	; (403318 <udd_ctrl_out_received+0x248>)
  4031b2:	881a      	ldrh	r2, [r3, #0]
  4031b4:	4b57      	ldr	r3, [pc, #348]	; (403314 <udd_ctrl_out_received+0x244>)
  4031b6:	819a      	strh	r2, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
  4031b8:	4b56      	ldr	r3, [pc, #344]	; (403314 <udd_ctrl_out_received+0x244>)
  4031ba:	695b      	ldr	r3, [r3, #20]
  4031bc:	2b00      	cmp	r3, #0
  4031be:	d020      	beq.n	403202 <udd_ctrl_out_received+0x132>
			if (!udd_g_ctrlreq.over_under_run()) {
  4031c0:	4b54      	ldr	r3, [pc, #336]	; (403314 <udd_ctrl_out_received+0x244>)
  4031c2:	695b      	ldr	r3, [r3, #20]
  4031c4:	4798      	blx	r3
  4031c6:	4603      	mov	r3, r0
  4031c8:	f083 0301 	eor.w	r3, r3, #1
  4031cc:	b2db      	uxtb	r3, r3
  4031ce:	2b00      	cmp	r3, #0
  4031d0:	d017      	beq.n	403202 <udd_ctrl_out_received+0x132>
				// Stall ZLP
				udd_ctrl_stall_data();
  4031d2:	4b4d      	ldr	r3, [pc, #308]	; (403308 <udd_ctrl_out_received+0x238>)
  4031d4:	4798      	blx	r3
				// Ack reception of OUT to replace NAK by a STALL
				udd_ack_bank0_received(0);
  4031d6:	4b4d      	ldr	r3, [pc, #308]	; (40330c <udd_ctrl_out_received+0x23c>)
  4031d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4031da:	613b      	str	r3, [r7, #16]
  4031dc:	693b      	ldr	r3, [r7, #16]
  4031de:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4031e2:	613b      	str	r3, [r7, #16]
  4031e4:	693b      	ldr	r3, [r7, #16]
  4031e6:	f023 0302 	bic.w	r3, r3, #2
  4031ea:	613b      	str	r3, [r7, #16]
  4031ec:	4a47      	ldr	r2, [pc, #284]	; (40330c <udd_ctrl_out_received+0x23c>)
  4031ee:	693b      	ldr	r3, [r7, #16]
  4031f0:	6313      	str	r3, [r2, #48]	; 0x30
  4031f2:	bf00      	nop
  4031f4:	4b45      	ldr	r3, [pc, #276]	; (40330c <udd_ctrl_out_received+0x23c>)
  4031f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4031f8:	f003 0302 	and.w	r3, r3, #2
  4031fc:	2b00      	cmp	r3, #0
  4031fe:	d1f9      	bne.n	4031f4 <udd_ctrl_out_received+0x124>
				return;
  403200:	e07a      	b.n	4032f8 <udd_ctrl_out_received+0x228>
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_bank0_received(0);
  403202:	4b42      	ldr	r3, [pc, #264]	; (40330c <udd_ctrl_out_received+0x23c>)
  403204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403206:	60fb      	str	r3, [r7, #12]
  403208:	68fb      	ldr	r3, [r7, #12]
  40320a:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40320e:	60fb      	str	r3, [r7, #12]
  403210:	68fb      	ldr	r3, [r7, #12]
  403212:	f023 0302 	bic.w	r3, r3, #2
  403216:	60fb      	str	r3, [r7, #12]
  403218:	4a3c      	ldr	r2, [pc, #240]	; (40330c <udd_ctrl_out_received+0x23c>)
  40321a:	68fb      	ldr	r3, [r7, #12]
  40321c:	6313      	str	r3, [r2, #48]	; 0x30
  40321e:	bf00      	nop
  403220:	4b3a      	ldr	r3, [pc, #232]	; (40330c <udd_ctrl_out_received+0x23c>)
  403222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403224:	f003 0302 	and.w	r3, r3, #2
  403228:	2b00      	cmp	r3, #0
  40322a:	d1f9      	bne.n	403220 <udd_ctrl_out_received+0x150>
		udd_ctrl_send_zlp_in();
  40322c:	4b3c      	ldr	r3, [pc, #240]	; (403320 <udd_ctrl_out_received+0x250>)
  40322e:	4798      	blx	r3
		return;
  403230:	e062      	b.n	4032f8 <udd_ctrl_out_received+0x228>
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
  403232:	4b38      	ldr	r3, [pc, #224]	; (403314 <udd_ctrl_out_received+0x244>)
  403234:	899a      	ldrh	r2, [r3, #12]
  403236:	4b38      	ldr	r3, [pc, #224]	; (403318 <udd_ctrl_out_received+0x248>)
  403238:	881b      	ldrh	r3, [r3, #0]
  40323a:	429a      	cmp	r2, r3
  40323c:	d147      	bne.n	4032ce <udd_ctrl_out_received+0x1fe>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
  40323e:	4b35      	ldr	r3, [pc, #212]	; (403314 <udd_ctrl_out_received+0x244>)
  403240:	695b      	ldr	r3, [r3, #20]
  403242:	2b00      	cmp	r3, #0
  403244:	d117      	bne.n	403276 <udd_ctrl_out_received+0x1a6>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
  403246:	4b30      	ldr	r3, [pc, #192]	; (403308 <udd_ctrl_out_received+0x238>)
  403248:	4798      	blx	r3
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_bank0_received(0);
  40324a:	4b30      	ldr	r3, [pc, #192]	; (40330c <udd_ctrl_out_received+0x23c>)
  40324c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40324e:	60bb      	str	r3, [r7, #8]
  403250:	68bb      	ldr	r3, [r7, #8]
  403252:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403256:	60bb      	str	r3, [r7, #8]
  403258:	68bb      	ldr	r3, [r7, #8]
  40325a:	f023 0302 	bic.w	r3, r3, #2
  40325e:	60bb      	str	r3, [r7, #8]
  403260:	4a2a      	ldr	r2, [pc, #168]	; (40330c <udd_ctrl_out_received+0x23c>)
  403262:	68bb      	ldr	r3, [r7, #8]
  403264:	6313      	str	r3, [r2, #48]	; 0x30
  403266:	bf00      	nop
  403268:	4b28      	ldr	r3, [pc, #160]	; (40330c <udd_ctrl_out_received+0x23c>)
  40326a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40326c:	f003 0302 	and.w	r3, r3, #2
  403270:	2b00      	cmp	r3, #0
  403272:	d1f9      	bne.n	403268 <udd_ctrl_out_received+0x198>
			return;
  403274:	e040      	b.n	4032f8 <udd_ctrl_out_received+0x228>
		}
		if (!udd_g_ctrlreq.over_under_run()) {
  403276:	4b27      	ldr	r3, [pc, #156]	; (403314 <udd_ctrl_out_received+0x244>)
  403278:	695b      	ldr	r3, [r3, #20]
  40327a:	4798      	blx	r3
  40327c:	4603      	mov	r3, r0
  40327e:	f083 0301 	eor.w	r3, r3, #1
  403282:	b2db      	uxtb	r3, r3
  403284:	2b00      	cmp	r3, #0
  403286:	d017      	beq.n	4032b8 <udd_ctrl_out_received+0x1e8>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
  403288:	4b1f      	ldr	r3, [pc, #124]	; (403308 <udd_ctrl_out_received+0x238>)
  40328a:	4798      	blx	r3
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_bank0_received(0);
  40328c:	4b1f      	ldr	r3, [pc, #124]	; (40330c <udd_ctrl_out_received+0x23c>)
  40328e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403290:	607b      	str	r3, [r7, #4]
  403292:	687b      	ldr	r3, [r7, #4]
  403294:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403298:	607b      	str	r3, [r7, #4]
  40329a:	687b      	ldr	r3, [r7, #4]
  40329c:	f023 0302 	bic.w	r3, r3, #2
  4032a0:	607b      	str	r3, [r7, #4]
  4032a2:	4a1a      	ldr	r2, [pc, #104]	; (40330c <udd_ctrl_out_received+0x23c>)
  4032a4:	687b      	ldr	r3, [r7, #4]
  4032a6:	6313      	str	r3, [r2, #48]	; 0x30
  4032a8:	bf00      	nop
  4032aa:	4b18      	ldr	r3, [pc, #96]	; (40330c <udd_ctrl_out_received+0x23c>)
  4032ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4032ae:	f003 0302 	and.w	r3, r3, #2
  4032b2:	2b00      	cmp	r3, #0
  4032b4:	d1f9      	bne.n	4032aa <udd_ctrl_out_received+0x1da>
			return;
  4032b6:	e01f      	b.n	4032f8 <udd_ctrl_out_received+0x228>
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  4032b8:	4b18      	ldr	r3, [pc, #96]	; (40331c <udd_ctrl_out_received+0x24c>)
  4032ba:	881a      	ldrh	r2, [r3, #0]
  4032bc:	4b16      	ldr	r3, [pc, #88]	; (403318 <udd_ctrl_out_received+0x248>)
  4032be:	881b      	ldrh	r3, [r3, #0]
  4032c0:	4413      	add	r3, r2
  4032c2:	b29a      	uxth	r2, r3
  4032c4:	4b15      	ldr	r3, [pc, #84]	; (40331c <udd_ctrl_out_received+0x24c>)
  4032c6:	801a      	strh	r2, [r3, #0]
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
  4032c8:	4b13      	ldr	r3, [pc, #76]	; (403318 <udd_ctrl_out_received+0x248>)
  4032ca:	2200      	movs	r2, #0
  4032cc:	801a      	strh	r2, [r3, #0]
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_bank0_received(0);
  4032ce:	4b0f      	ldr	r3, [pc, #60]	; (40330c <udd_ctrl_out_received+0x23c>)
  4032d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4032d2:	603b      	str	r3, [r7, #0]
  4032d4:	683b      	ldr	r3, [r7, #0]
  4032d6:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4032da:	603b      	str	r3, [r7, #0]
  4032dc:	683b      	ldr	r3, [r7, #0]
  4032de:	f023 0302 	bic.w	r3, r3, #2
  4032e2:	603b      	str	r3, [r7, #0]
  4032e4:	4a09      	ldr	r2, [pc, #36]	; (40330c <udd_ctrl_out_received+0x23c>)
  4032e6:	683b      	ldr	r3, [r7, #0]
  4032e8:	6313      	str	r3, [r2, #48]	; 0x30
  4032ea:	bf00      	nop
  4032ec:	4b07      	ldr	r3, [pc, #28]	; (40330c <udd_ctrl_out_received+0x23c>)
  4032ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4032f0:	f003 0302 	and.w	r3, r3, #2
  4032f4:	2b00      	cmp	r3, #0
  4032f6:	d1f9      	bne.n	4032ec <udd_ctrl_out_received+0x21c>
}
  4032f8:	3720      	adds	r7, #32
  4032fa:	46bd      	mov	sp, r7
  4032fc:	bd80      	pop	{r7, pc}
  4032fe:	bf00      	nop
  403300:	20000c41 	.word	0x20000c41
  403304:	004033d5 	.word	0x004033d5
  403308:	00403325 	.word	0x00403325
  40330c:	40084000 	.word	0x40084000
  403310:	00402ce9 	.word	0x00402ce9
  403314:	20000e34 	.word	0x20000e34
  403318:	20000c44 	.word	0x20000c44
  40331c:	20000c42 	.word	0x20000c42
  403320:	00403371 	.word	0x00403371

00403324 <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
  403324:	b480      	push	{r7}
  403326:	b083      	sub	sp, #12
  403328:	af00      	add	r7, sp, #0
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
  40332a:	4b0f      	ldr	r3, [pc, #60]	; (403368 <udd_ctrl_stall_data+0x44>)
  40332c:	2205      	movs	r2, #5
  40332e:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
  403330:	4b0e      	ldr	r3, [pc, #56]	; (40336c <udd_ctrl_stall_data+0x48>)
  403332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403334:	607b      	str	r3, [r7, #4]
  403336:	687b      	ldr	r3, [r7, #4]
  403338:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40333c:	607b      	str	r3, [r7, #4]
  40333e:	687b      	ldr	r3, [r7, #4]
  403340:	f043 0320 	orr.w	r3, r3, #32
  403344:	607b      	str	r3, [r7, #4]
  403346:	4a09      	ldr	r2, [pc, #36]	; (40336c <udd_ctrl_stall_data+0x48>)
  403348:	687b      	ldr	r3, [r7, #4]
  40334a:	6313      	str	r3, [r2, #48]	; 0x30
  40334c:	bf00      	nop
  40334e:	4b07      	ldr	r3, [pc, #28]	; (40336c <udd_ctrl_stall_data+0x48>)
  403350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403352:	f003 0320 	and.w	r3, r3, #32
  403356:	2b20      	cmp	r3, #32
  403358:	d1f9      	bne.n	40334e <udd_ctrl_stall_data+0x2a>
}
  40335a:	bf00      	nop
  40335c:	370c      	adds	r7, #12
  40335e:	46bd      	mov	sp, r7
  403360:	f85d 7b04 	ldr.w	r7, [sp], #4
  403364:	4770      	bx	lr
  403366:	bf00      	nop
  403368:	20000c41 	.word	0x20000c41
  40336c:	40084000 	.word	0x40084000

00403370 <udd_ctrl_send_zlp_in>:


static void udd_ctrl_send_zlp_in(void)
{
  403370:	b480      	push	{r7}
  403372:	b083      	sub	sp, #12
  403374:	af00      	add	r7, sp, #0
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
  403376:	4b0f      	ldr	r3, [pc, #60]	; (4033b4 <udd_ctrl_send_zlp_in+0x44>)
  403378:	2203      	movs	r2, #3
  40337a:	701a      	strb	r2, [r3, #0]
	// Validate and send empty IN packet on control endpoint
	// Send ZLP on IN endpoint
	udd_set_transmit_ready(0);
  40337c:	4b0e      	ldr	r3, [pc, #56]	; (4033b8 <udd_ctrl_send_zlp_in+0x48>)
  40337e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403380:	607b      	str	r3, [r7, #4]
  403382:	687b      	ldr	r3, [r7, #4]
  403384:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403388:	607b      	str	r3, [r7, #4]
  40338a:	687b      	ldr	r3, [r7, #4]
  40338c:	f043 0310 	orr.w	r3, r3, #16
  403390:	607b      	str	r3, [r7, #4]
  403392:	4a09      	ldr	r2, [pc, #36]	; (4033b8 <udd_ctrl_send_zlp_in+0x48>)
  403394:	687b      	ldr	r3, [r7, #4]
  403396:	6313      	str	r3, [r2, #48]	; 0x30
  403398:	bf00      	nop
  40339a:	4b07      	ldr	r3, [pc, #28]	; (4033b8 <udd_ctrl_send_zlp_in+0x48>)
  40339c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40339e:	f003 0310 	and.w	r3, r3, #16
  4033a2:	2b10      	cmp	r3, #16
  4033a4:	d1f9      	bne.n	40339a <udd_ctrl_send_zlp_in+0x2a>
}
  4033a6:	bf00      	nop
  4033a8:	370c      	adds	r7, #12
  4033aa:	46bd      	mov	sp, r7
  4033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033b0:	4770      	bx	lr
  4033b2:	bf00      	nop
  4033b4:	20000c41 	.word	0x20000c41
  4033b8:	40084000 	.word	0x40084000

004033bc <udd_ctrl_send_zlp_out>:


static void udd_ctrl_send_zlp_out(void)
{
  4033bc:	b480      	push	{r7}
  4033be:	af00      	add	r7, sp, #0
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  4033c0:	4b03      	ldr	r3, [pc, #12]	; (4033d0 <udd_ctrl_send_zlp_out+0x14>)
  4033c2:	2204      	movs	r2, #4
  4033c4:	701a      	strb	r2, [r3, #0]
	// No action is necessary to accept OUT ZLP
	// because the buffer of control endpoint is already free
}
  4033c6:	bf00      	nop
  4033c8:	46bd      	mov	sp, r7
  4033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033ce:	4770      	bx	lr
  4033d0:	20000c41 	.word	0x20000c41

004033d4 <udd_ctrl_endofrequest>:


static void udd_ctrl_endofrequest(void)
{
  4033d4:	b580      	push	{r7, lr}
  4033d6:	af00      	add	r7, sp, #0
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
  4033d8:	4b04      	ldr	r3, [pc, #16]	; (4033ec <udd_ctrl_endofrequest+0x18>)
  4033da:	691b      	ldr	r3, [r3, #16]
  4033dc:	2b00      	cmp	r3, #0
  4033de:	d002      	beq.n	4033e6 <udd_ctrl_endofrequest+0x12>
		udd_g_ctrlreq.callback();
  4033e0:	4b02      	ldr	r3, [pc, #8]	; (4033ec <udd_ctrl_endofrequest+0x18>)
  4033e2:	691b      	ldr	r3, [r3, #16]
  4033e4:	4798      	blx	r3
	}
}
  4033e6:	bf00      	nop
  4033e8:	bd80      	pop	{r7, pc}
  4033ea:	bf00      	nop
  4033ec:	20000e34 	.word	0x20000e34

004033f0 <udd_ctrl_interrupt>:


static bool udd_ctrl_interrupt(void)
{
  4033f0:	b580      	push	{r7, lr}
  4033f2:	b082      	sub	sp, #8
  4033f4:	af00      	add	r7, sp, #0
	if (!Is_udd_endpoint_interrupt(0))
  4033f6:	4b24      	ldr	r3, [pc, #144]	; (403488 <udd_ctrl_interrupt+0x98>)
  4033f8:	69db      	ldr	r3, [r3, #28]
  4033fa:	f003 0301 	and.w	r3, r3, #1
  4033fe:	2b00      	cmp	r3, #0
  403400:	d101      	bne.n	403406 <udd_ctrl_interrupt+0x16>
		return false; // No interrupt events on control endpoint
  403402:	2300      	movs	r3, #0
  403404:	e03b      	b.n	40347e <udd_ctrl_interrupt+0x8e>

	// Search event on control endpoint
	if (Is_udd_setup_received(0)) {
  403406:	4b20      	ldr	r3, [pc, #128]	; (403488 <udd_ctrl_interrupt+0x98>)
  403408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40340a:	f003 0304 	and.w	r3, r3, #4
  40340e:	2b00      	cmp	r3, #0
  403410:	d003      	beq.n	40341a <udd_ctrl_interrupt+0x2a>
		// SETUP packet received
		udd_ctrl_setup_received();
  403412:	4b1e      	ldr	r3, [pc, #120]	; (40348c <udd_ctrl_interrupt+0x9c>)
  403414:	4798      	blx	r3
		return true;
  403416:	2301      	movs	r3, #1
  403418:	e031      	b.n	40347e <udd_ctrl_interrupt+0x8e>
	}
	if (Is_udd_in_sent(0)) {
  40341a:	4b1b      	ldr	r3, [pc, #108]	; (403488 <udd_ctrl_interrupt+0x98>)
  40341c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40341e:	f003 0301 	and.w	r3, r3, #1
  403422:	2b00      	cmp	r3, #0
  403424:	d003      	beq.n	40342e <udd_ctrl_interrupt+0x3e>
		// IN packet sent
		udd_ctrl_in_sent();
  403426:	4b1a      	ldr	r3, [pc, #104]	; (403490 <udd_ctrl_interrupt+0xa0>)
  403428:	4798      	blx	r3
		return true;
  40342a:	2301      	movs	r3, #1
  40342c:	e027      	b.n	40347e <udd_ctrl_interrupt+0x8e>
	}
	if (Is_udd_bank0_received(0)) {
  40342e:	4b16      	ldr	r3, [pc, #88]	; (403488 <udd_ctrl_interrupt+0x98>)
  403430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403432:	f003 0302 	and.w	r3, r3, #2
  403436:	2b00      	cmp	r3, #0
  403438:	d003      	beq.n	403442 <udd_ctrl_interrupt+0x52>
		// OUT packet received
		udd_ctrl_out_received();
  40343a:	4b16      	ldr	r3, [pc, #88]	; (403494 <udd_ctrl_interrupt+0xa4>)
  40343c:	4798      	blx	r3
		return true;
  40343e:	2301      	movs	r3, #1
  403440:	e01d      	b.n	40347e <udd_ctrl_interrupt+0x8e>
	}
	if (Is_udd_stall(0)) {
  403442:	4b11      	ldr	r3, [pc, #68]	; (403488 <udd_ctrl_interrupt+0x98>)
  403444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403446:	f003 0308 	and.w	r3, r3, #8
  40344a:	2b00      	cmp	r3, #0
  40344c:	d016      	beq.n	40347c <udd_ctrl_interrupt+0x8c>
		// STALLed
		udd_ack_stall(0);
  40344e:	4b0e      	ldr	r3, [pc, #56]	; (403488 <udd_ctrl_interrupt+0x98>)
  403450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403452:	607b      	str	r3, [r7, #4]
  403454:	687b      	ldr	r3, [r7, #4]
  403456:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40345a:	607b      	str	r3, [r7, #4]
  40345c:	687b      	ldr	r3, [r7, #4]
  40345e:	f023 0308 	bic.w	r3, r3, #8
  403462:	607b      	str	r3, [r7, #4]
  403464:	4a08      	ldr	r2, [pc, #32]	; (403488 <udd_ctrl_interrupt+0x98>)
  403466:	687b      	ldr	r3, [r7, #4]
  403468:	6313      	str	r3, [r2, #48]	; 0x30
  40346a:	bf00      	nop
  40346c:	4b06      	ldr	r3, [pc, #24]	; (403488 <udd_ctrl_interrupt+0x98>)
  40346e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403470:	f003 0308 	and.w	r3, r3, #8
  403474:	2b00      	cmp	r3, #0
  403476:	d1f9      	bne.n	40346c <udd_ctrl_interrupt+0x7c>
		return true;
  403478:	2301      	movs	r3, #1
  40347a:	e000      	b.n	40347e <udd_ctrl_interrupt+0x8e>
	}
	return false;
  40347c:	2300      	movs	r3, #0
}
  40347e:	4618      	mov	r0, r3
  403480:	3708      	adds	r7, #8
  403482:	46bd      	mov	sp, r7
  403484:	bd80      	pop	{r7, pc}
  403486:	bf00      	nop
  403488:	40084000 	.word	0x40084000
  40348c:	00402d19 	.word	0x00402d19
  403490:	00402ed9 	.word	0x00402ed9
  403494:	004030d1 	.word	0x004030d1

00403498 <udd_ep_job_table_kill>:
	}
}


static void udd_ep_job_table_kill(void)
{
  403498:	b580      	push	{r7, lr}
  40349a:	b082      	sub	sp, #8
  40349c:	af00      	add	r7, sp, #0
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
  40349e:	2300      	movs	r3, #0
  4034a0:	71fb      	strb	r3, [r7, #7]
  4034a2:	e010      	b.n	4034c6 <udd_ep_job_table_kill+0x2e>
		udd_ep_finish_job(&udd_ep_job[i], UDD_EP_TRANSFER_ABORT, i + 1);
  4034a4:	79fa      	ldrb	r2, [r7, #7]
  4034a6:	4613      	mov	r3, r2
  4034a8:	009b      	lsls	r3, r3, #2
  4034aa:	4413      	add	r3, r2
  4034ac:	009b      	lsls	r3, r3, #2
  4034ae:	4a09      	ldr	r2, [pc, #36]	; (4034d4 <udd_ep_job_table_kill+0x3c>)
  4034b0:	1898      	adds	r0, r3, r2
  4034b2:	79fb      	ldrb	r3, [r7, #7]
  4034b4:	3301      	adds	r3, #1
  4034b6:	b2db      	uxtb	r3, r3
  4034b8:	461a      	mov	r2, r3
  4034ba:	2101      	movs	r1, #1
  4034bc:	4b06      	ldr	r3, [pc, #24]	; (4034d8 <udd_ep_job_table_kill+0x40>)
  4034be:	4798      	blx	r3
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
  4034c0:	79fb      	ldrb	r3, [r7, #7]
  4034c2:	3301      	adds	r3, #1
  4034c4:	71fb      	strb	r3, [r7, #7]
  4034c6:	79fb      	ldrb	r3, [r7, #7]
  4034c8:	2b02      	cmp	r3, #2
  4034ca:	d9eb      	bls.n	4034a4 <udd_ep_job_table_kill+0xc>
	}
}
  4034cc:	bf00      	nop
  4034ce:	3708      	adds	r7, #8
  4034d0:	46bd      	mov	sp, r7
  4034d2:	bd80      	pop	{r7, pc}
  4034d4:	20000c48 	.word	0x20000c48
  4034d8:	00403519 	.word	0x00403519

004034dc <udd_ep_abort_job>:


static void udd_ep_abort_job(udd_ep_id_t ep)
{
  4034dc:	b580      	push	{r7, lr}
  4034de:	b082      	sub	sp, #8
  4034e0:	af00      	add	r7, sp, #0
  4034e2:	4603      	mov	r3, r0
  4034e4:	71fb      	strb	r3, [r7, #7]
	ep &= USB_EP_ADDR_MASK;
  4034e6:	79fb      	ldrb	r3, [r7, #7]
  4034e8:	f003 030f 	and.w	r3, r3, #15
  4034ec:	71fb      	strb	r3, [r7, #7]

	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], UDD_EP_TRANSFER_ABORT, ep);
  4034ee:	79fb      	ldrb	r3, [r7, #7]
  4034f0:	1e5a      	subs	r2, r3, #1
  4034f2:	4613      	mov	r3, r2
  4034f4:	009b      	lsls	r3, r3, #2
  4034f6:	4413      	add	r3, r2
  4034f8:	009b      	lsls	r3, r3, #2
  4034fa:	4a05      	ldr	r2, [pc, #20]	; (403510 <udd_ep_abort_job+0x34>)
  4034fc:	4413      	add	r3, r2
  4034fe:	79fa      	ldrb	r2, [r7, #7]
  403500:	2101      	movs	r1, #1
  403502:	4618      	mov	r0, r3
  403504:	4b03      	ldr	r3, [pc, #12]	; (403514 <udd_ep_abort_job+0x38>)
  403506:	4798      	blx	r3
}
  403508:	bf00      	nop
  40350a:	3708      	adds	r7, #8
  40350c:	46bd      	mov	sp, r7
  40350e:	bd80      	pop	{r7, pc}
  403510:	20000c48 	.word	0x20000c48
  403514:	00403519 	.word	0x00403519

00403518 <udd_ep_finish_job>:


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, int status,
		uint8_t ep_num)
{
  403518:	b580      	push	{r7, lr}
  40351a:	b084      	sub	sp, #16
  40351c:	af00      	add	r7, sp, #0
  40351e:	60f8      	str	r0, [r7, #12]
  403520:	60b9      	str	r1, [r7, #8]
  403522:	4613      	mov	r3, r2
  403524:	71fb      	strb	r3, [r7, #7]
	if (ptr_job->busy == false) {
  403526:	68fb      	ldr	r3, [r7, #12]
  403528:	7c5b      	ldrb	r3, [r3, #17]
  40352a:	f003 0310 	and.w	r3, r3, #16
  40352e:	b2db      	uxtb	r3, r3
  403530:	2b00      	cmp	r3, #0
  403532:	d023      	beq.n	40357c <udd_ep_finish_job+0x64>
		return; // No on-going job
	}
	ptr_job->busy = false;
  403534:	68fa      	ldr	r2, [r7, #12]
  403536:	7c53      	ldrb	r3, [r2, #17]
  403538:	f36f 1304 	bfc	r3, #4, #1
  40353c:	7453      	strb	r3, [r2, #17]
	if (NULL == ptr_job->call_trans) {
  40353e:	68fb      	ldr	r3, [r7, #12]
  403540:	681b      	ldr	r3, [r3, #0]
  403542:	2b00      	cmp	r3, #0
  403544:	d01c      	beq.n	403580 <udd_ep_finish_job+0x68>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_type_in(ep_num)) {
  403546:	4a10      	ldr	r2, [pc, #64]	; (403588 <udd_ep_finish_job+0x70>)
  403548:	79fb      	ldrb	r3, [r7, #7]
  40354a:	330c      	adds	r3, #12
  40354c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403550:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  403554:	2b00      	cmp	r3, #0
  403556:	d003      	beq.n	403560 <udd_ep_finish_job+0x48>
		ep_num |= USB_EP_DIR_IN;
  403558:	79fb      	ldrb	r3, [r7, #7]
  40355a:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40355e:	71fb      	strb	r3, [r7, #7]
	}	
	ptr_job->call_trans((status == UDD_EP_TRANSFER_ABORT) ?
  403560:	68fb      	ldr	r3, [r7, #12]
  403562:	681b      	ldr	r3, [r3, #0]
  403564:	68ba      	ldr	r2, [r7, #8]
  403566:	2a01      	cmp	r2, #1
  403568:	bf0c      	ite	eq
  40356a:	2201      	moveq	r2, #1
  40356c:	2200      	movne	r2, #0
  40356e:	b2d2      	uxtb	r2, r2
  403570:	4610      	mov	r0, r2
  403572:	68fa      	ldr	r2, [r7, #12]
  403574:	6891      	ldr	r1, [r2, #8]
  403576:	79fa      	ldrb	r2, [r7, #7]
  403578:	4798      	blx	r3
  40357a:	e002      	b.n	403582 <udd_ep_finish_job+0x6a>
		return; // No on-going job
  40357c:	bf00      	nop
  40357e:	e000      	b.n	403582 <udd_ep_finish_job+0x6a>
		return; // No callback linked to job
  403580:	bf00      	nop
		UDD_EP_TRANSFER_ABORT : UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}
  403582:	3710      	adds	r7, #16
  403584:	46bd      	mov	sp, r7
  403586:	bd80      	pop	{r7, pc}
  403588:	40084000 	.word	0x40084000

0040358c <udd_ep_ack_out_received>:


static void udd_ep_ack_out_received(udd_ep_id_t ep)
{
  40358c:	b480      	push	{r7}
  40358e:	b087      	sub	sp, #28
  403590:	af00      	add	r7, sp, #0
  403592:	4603      	mov	r3, r0
  403594:	71fb      	strb	r3, [r7, #7]
	bool bank0_received, bank1_received;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  403596:	79fb      	ldrb	r3, [r7, #7]
  403598:	1e5a      	subs	r2, r3, #1
  40359a:	4613      	mov	r3, r2
  40359c:	009b      	lsls	r3, r3, #2
  40359e:	4413      	add	r3, r2
  4035a0:	009b      	lsls	r3, r3, #2
  4035a2:	4a45      	ldr	r2, [pc, #276]	; (4036b8 <udd_ep_ack_out_received+0x12c>)
  4035a4:	4413      	add	r3, r2
  4035a6:	617b      	str	r3, [r7, #20]

	bank0_received = Is_udd_bank0_received(ep);
  4035a8:	4a44      	ldr	r2, [pc, #272]	; (4036bc <udd_ep_ack_out_received+0x130>)
  4035aa:	79fb      	ldrb	r3, [r7, #7]
  4035ac:	330c      	adds	r3, #12
  4035ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4035b2:	f003 0302 	and.w	r3, r3, #2
  4035b6:	2b00      	cmp	r3, #0
  4035b8:	bf14      	ite	ne
  4035ba:	2301      	movne	r3, #1
  4035bc:	2300      	moveq	r3, #0
  4035be:	74fb      	strb	r3, [r7, #19]
	bank1_received = Is_udd_bank1_received(ep);
  4035c0:	4a3e      	ldr	r2, [pc, #248]	; (4036bc <udd_ep_ack_out_received+0x130>)
  4035c2:	79fb      	ldrb	r3, [r7, #7]
  4035c4:	330c      	adds	r3, #12
  4035c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4035ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4035ce:	2b00      	cmp	r3, #0
  4035d0:	bf14      	ite	ne
  4035d2:	2301      	movne	r3, #1
  4035d4:	2300      	moveq	r3, #0
  4035d6:	74bb      	strb	r3, [r7, #18]

	if (bank0_received && bank1_received) {
  4035d8:	7cfb      	ldrb	r3, [r7, #19]
  4035da:	2b00      	cmp	r3, #0
  4035dc:	d002      	beq.n	4035e4 <udd_ep_ack_out_received+0x58>
  4035de:	7cbb      	ldrb	r3, [r7, #18]
  4035e0:	2b00      	cmp	r3, #0
  4035e2:	d10e      	bne.n	403602 <udd_ep_ack_out_received+0x76>
		// The only way is to use ptr_job->bank
	} else if (bank0_received) {
  4035e4:	7cfb      	ldrb	r3, [r7, #19]
  4035e6:	2b00      	cmp	r3, #0
  4035e8:	d005      	beq.n	4035f6 <udd_ep_ack_out_received+0x6a>
		// Must be bank0
		ptr_job->bank = 0;
  4035ea:	697a      	ldr	r2, [r7, #20]
  4035ec:	7c53      	ldrb	r3, [r2, #17]
  4035ee:	f36f 0383 	bfc	r3, #2, #2
  4035f2:	7453      	strb	r3, [r2, #17]
  4035f4:	e005      	b.n	403602 <udd_ep_ack_out_received+0x76>
	} else {
		// Must be bank1
		ptr_job->bank = 1;
  4035f6:	697a      	ldr	r2, [r7, #20]
  4035f8:	7c53      	ldrb	r3, [r2, #17]
  4035fa:	2101      	movs	r1, #1
  4035fc:	f361 0383 	bfi	r3, r1, #2, #2
  403600:	7453      	strb	r3, [r2, #17]
	}
	if (ptr_job->bank == 0) {
  403602:	697b      	ldr	r3, [r7, #20]
  403604:	7c5b      	ldrb	r3, [r3, #17]
  403606:	f003 030c 	and.w	r3, r3, #12
  40360a:	b2db      	uxtb	r3, r3
  40360c:	2b00      	cmp	r3, #0
  40360e:	d12a      	bne.n	403666 <udd_ep_ack_out_received+0xda>
		udd_ack_bank0_received(ep);
  403610:	4a2a      	ldr	r2, [pc, #168]	; (4036bc <udd_ep_ack_out_received+0x130>)
  403612:	79fb      	ldrb	r3, [r7, #7]
  403614:	330c      	adds	r3, #12
  403616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40361a:	60fb      	str	r3, [r7, #12]
  40361c:	68fb      	ldr	r3, [r7, #12]
  40361e:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403622:	60fb      	str	r3, [r7, #12]
  403624:	68fb      	ldr	r3, [r7, #12]
  403626:	f023 0302 	bic.w	r3, r3, #2
  40362a:	60fb      	str	r3, [r7, #12]
  40362c:	4923      	ldr	r1, [pc, #140]	; (4036bc <udd_ep_ack_out_received+0x130>)
  40362e:	79fb      	ldrb	r3, [r7, #7]
  403630:	68fa      	ldr	r2, [r7, #12]
  403632:	330c      	adds	r3, #12
  403634:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  403638:	bf00      	nop
  40363a:	4a20      	ldr	r2, [pc, #128]	; (4036bc <udd_ep_ack_out_received+0x130>)
  40363c:	79fb      	ldrb	r3, [r7, #7]
  40363e:	330c      	adds	r3, #12
  403640:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403644:	f003 0302 	and.w	r3, r3, #2
  403648:	2b00      	cmp	r3, #0
  40364a:	d1f6      	bne.n	40363a <udd_ep_ack_out_received+0xae>
		if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
  40364c:	79fb      	ldrb	r3, [r7, #7]
  40364e:	2b00      	cmp	r3, #0
  403650:	d02c      	beq.n	4036ac <udd_ep_ack_out_received+0x120>
  403652:	79fb      	ldrb	r3, [r7, #7]
  403654:	2b03      	cmp	r3, #3
  403656:	d029      	beq.n	4036ac <udd_ep_ack_out_received+0x120>
			ptr_job->bank = 1;
  403658:	697a      	ldr	r2, [r7, #20]
  40365a:	7c53      	ldrb	r3, [r2, #17]
  40365c:	2101      	movs	r1, #1
  40365e:	f361 0383 	bfi	r3, r1, #2, #2
  403662:	7453      	strb	r3, [r2, #17]
		}
	} else {
		udd_ack_bank1_received(ep);
		ptr_job->bank = 0;
	}
}
  403664:	e022      	b.n	4036ac <udd_ep_ack_out_received+0x120>
		udd_ack_bank1_received(ep);
  403666:	4a15      	ldr	r2, [pc, #84]	; (4036bc <udd_ep_ack_out_received+0x130>)
  403668:	79fb      	ldrb	r3, [r7, #7]
  40366a:	330c      	adds	r3, #12
  40366c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403670:	60bb      	str	r3, [r7, #8]
  403672:	68bb      	ldr	r3, [r7, #8]
  403674:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403678:	60bb      	str	r3, [r7, #8]
  40367a:	68bb      	ldr	r3, [r7, #8]
  40367c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  403680:	60bb      	str	r3, [r7, #8]
  403682:	490e      	ldr	r1, [pc, #56]	; (4036bc <udd_ep_ack_out_received+0x130>)
  403684:	79fb      	ldrb	r3, [r7, #7]
  403686:	68ba      	ldr	r2, [r7, #8]
  403688:	330c      	adds	r3, #12
  40368a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  40368e:	bf00      	nop
  403690:	4a0a      	ldr	r2, [pc, #40]	; (4036bc <udd_ep_ack_out_received+0x130>)
  403692:	79fb      	ldrb	r3, [r7, #7]
  403694:	330c      	adds	r3, #12
  403696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40369a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40369e:	2b00      	cmp	r3, #0
  4036a0:	d1f6      	bne.n	403690 <udd_ep_ack_out_received+0x104>
		ptr_job->bank = 0;
  4036a2:	697a      	ldr	r2, [r7, #20]
  4036a4:	7c53      	ldrb	r3, [r2, #17]
  4036a6:	f36f 0383 	bfc	r3, #2, #2
  4036aa:	7453      	strb	r3, [r2, #17]
}
  4036ac:	bf00      	nop
  4036ae:	371c      	adds	r7, #28
  4036b0:	46bd      	mov	sp, r7
  4036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4036b6:	4770      	bx	lr
  4036b8:	20000c48 	.word	0x20000c48
  4036bc:	40084000 	.word	0x40084000

004036c0 <udd_ep_write_fifo>:


static bool udd_ep_write_fifo(udd_ep_id_t ep)
{
  4036c0:	b480      	push	{r7}
  4036c2:	b089      	sub	sp, #36	; 0x24
  4036c4:	af00      	add	r7, sp, #0
  4036c6:	4603      	mov	r3, r0
  4036c8:	71fb      	strb	r3, [r7, #7]
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  4036ca:	79fb      	ldrb	r3, [r7, #7]
  4036cc:	1e5a      	subs	r2, r3, #1
  4036ce:	4613      	mov	r3, r2
  4036d0:	009b      	lsls	r3, r3, #2
  4036d2:	4413      	add	r3, r2
  4036d4:	009b      	lsls	r3, r3, #2
  4036d6:	4a55      	ldr	r2, [pc, #340]	; (40382c <udd_ep_write_fifo+0x16c>)
  4036d8:	4413      	add	r3, r2
  4036da:	613b      	str	r3, [r7, #16]
	uint8_t *ptr_src = &ptr_job->buf[ptr_job->buf_cnt];
  4036dc:	693b      	ldr	r3, [r7, #16]
  4036de:	685a      	ldr	r2, [r3, #4]
  4036e0:	693b      	ldr	r3, [r7, #16]
  4036e2:	68db      	ldr	r3, [r3, #12]
  4036e4:	4413      	add	r3, r2
  4036e6:	61fb      	str	r3, [r7, #28]
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  4036e8:	693b      	ldr	r3, [r7, #16]
  4036ea:	689a      	ldr	r2, [r3, #8]
  4036ec:	693b      	ldr	r3, [r7, #16]
  4036ee:	68db      	ldr	r3, [r3, #12]
  4036f0:	1ad3      	subs	r3, r2, r3
  4036f2:	60fb      	str	r3, [r7, #12]
	uint32_t pkt_size = ptr_job->size;
  4036f4:	693b      	ldr	r3, [r7, #16]
  4036f6:	8a1b      	ldrh	r3, [r3, #16]
  4036f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
  4036fc:	b29b      	uxth	r3, r3
  4036fe:	61bb      	str	r3, [r7, #24]
	bool is_short_pkt = false;
  403700:	2300      	movs	r3, #0
  403702:	75fb      	strb	r3, [r7, #23]

	// Packet size
	if (nb_remain < pkt_size) {
  403704:	68fa      	ldr	r2, [r7, #12]
  403706:	69bb      	ldr	r3, [r7, #24]
  403708:	429a      	cmp	r2, r3
  40370a:	d203      	bcs.n	403714 <udd_ep_write_fifo+0x54>
		pkt_size = nb_remain;
  40370c:	68fb      	ldr	r3, [r7, #12]
  40370e:	61bb      	str	r3, [r7, #24]
		is_short_pkt = true;
  403710:	2301      	movs	r3, #1
  403712:	75fb      	strb	r3, [r7, #23]
	}

	// Modify job information
	ptr_job->buf_cnt += pkt_size;
  403714:	693b      	ldr	r3, [r7, #16]
  403716:	68da      	ldr	r2, [r3, #12]
  403718:	69bb      	ldr	r3, [r7, #24]
  40371a:	441a      	add	r2, r3
  40371c:	693b      	ldr	r3, [r7, #16]
  40371e:	60da      	str	r2, [r3, #12]

	// Speed block data transfer to FIFO (DPRAM)
	for (; pkt_size >= 8; pkt_size -= 8) {
  403720:	e05a      	b.n	4037d8 <udd_ep_write_fifo+0x118>
		udd_endpoint_fifo_write(ep, *ptr_src++);
  403722:	4843      	ldr	r0, [pc, #268]	; (403830 <udd_ep_write_fifo+0x170>)
  403724:	79fa      	ldrb	r2, [r7, #7]
  403726:	69fb      	ldr	r3, [r7, #28]
  403728:	1c59      	adds	r1, r3, #1
  40372a:	61f9      	str	r1, [r7, #28]
  40372c:	781b      	ldrb	r3, [r3, #0]
  40372e:	4619      	mov	r1, r3
  403730:	f102 0314 	add.w	r3, r2, #20
  403734:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  403738:	483d      	ldr	r0, [pc, #244]	; (403830 <udd_ep_write_fifo+0x170>)
  40373a:	79fa      	ldrb	r2, [r7, #7]
  40373c:	69fb      	ldr	r3, [r7, #28]
  40373e:	1c59      	adds	r1, r3, #1
  403740:	61f9      	str	r1, [r7, #28]
  403742:	781b      	ldrb	r3, [r3, #0]
  403744:	4619      	mov	r1, r3
  403746:	f102 0314 	add.w	r3, r2, #20
  40374a:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  40374e:	4838      	ldr	r0, [pc, #224]	; (403830 <udd_ep_write_fifo+0x170>)
  403750:	79fa      	ldrb	r2, [r7, #7]
  403752:	69fb      	ldr	r3, [r7, #28]
  403754:	1c59      	adds	r1, r3, #1
  403756:	61f9      	str	r1, [r7, #28]
  403758:	781b      	ldrb	r3, [r3, #0]
  40375a:	4619      	mov	r1, r3
  40375c:	f102 0314 	add.w	r3, r2, #20
  403760:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  403764:	4832      	ldr	r0, [pc, #200]	; (403830 <udd_ep_write_fifo+0x170>)
  403766:	79fa      	ldrb	r2, [r7, #7]
  403768:	69fb      	ldr	r3, [r7, #28]
  40376a:	1c59      	adds	r1, r3, #1
  40376c:	61f9      	str	r1, [r7, #28]
  40376e:	781b      	ldrb	r3, [r3, #0]
  403770:	4619      	mov	r1, r3
  403772:	f102 0314 	add.w	r3, r2, #20
  403776:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  40377a:	482d      	ldr	r0, [pc, #180]	; (403830 <udd_ep_write_fifo+0x170>)
  40377c:	79fa      	ldrb	r2, [r7, #7]
  40377e:	69fb      	ldr	r3, [r7, #28]
  403780:	1c59      	adds	r1, r3, #1
  403782:	61f9      	str	r1, [r7, #28]
  403784:	781b      	ldrb	r3, [r3, #0]
  403786:	4619      	mov	r1, r3
  403788:	f102 0314 	add.w	r3, r2, #20
  40378c:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  403790:	4827      	ldr	r0, [pc, #156]	; (403830 <udd_ep_write_fifo+0x170>)
  403792:	79fa      	ldrb	r2, [r7, #7]
  403794:	69fb      	ldr	r3, [r7, #28]
  403796:	1c59      	adds	r1, r3, #1
  403798:	61f9      	str	r1, [r7, #28]
  40379a:	781b      	ldrb	r3, [r3, #0]
  40379c:	4619      	mov	r1, r3
  40379e:	f102 0314 	add.w	r3, r2, #20
  4037a2:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4037a6:	4822      	ldr	r0, [pc, #136]	; (403830 <udd_ep_write_fifo+0x170>)
  4037a8:	79fa      	ldrb	r2, [r7, #7]
  4037aa:	69fb      	ldr	r3, [r7, #28]
  4037ac:	1c59      	adds	r1, r3, #1
  4037ae:	61f9      	str	r1, [r7, #28]
  4037b0:	781b      	ldrb	r3, [r3, #0]
  4037b2:	4619      	mov	r1, r3
  4037b4:	f102 0314 	add.w	r3, r2, #20
  4037b8:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4037bc:	481c      	ldr	r0, [pc, #112]	; (403830 <udd_ep_write_fifo+0x170>)
  4037be:	79fa      	ldrb	r2, [r7, #7]
  4037c0:	69fb      	ldr	r3, [r7, #28]
  4037c2:	1c59      	adds	r1, r3, #1
  4037c4:	61f9      	str	r1, [r7, #28]
  4037c6:	781b      	ldrb	r3, [r3, #0]
  4037c8:	4619      	mov	r1, r3
  4037ca:	f102 0314 	add.w	r3, r2, #20
  4037ce:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
	for (; pkt_size >= 8; pkt_size -= 8) {
  4037d2:	69bb      	ldr	r3, [r7, #24]
  4037d4:	3b08      	subs	r3, #8
  4037d6:	61bb      	str	r3, [r7, #24]
  4037d8:	69bb      	ldr	r3, [r7, #24]
  4037da:	2b07      	cmp	r3, #7
  4037dc:	d8a1      	bhi.n	403722 <udd_ep_write_fifo+0x62>
	}
	// Normal speed data transfer to FIFO (DPRAM)
	for (; pkt_size; pkt_size--) {
  4037de:	e00d      	b.n	4037fc <udd_ep_write_fifo+0x13c>
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4037e0:	4813      	ldr	r0, [pc, #76]	; (403830 <udd_ep_write_fifo+0x170>)
  4037e2:	79fa      	ldrb	r2, [r7, #7]
  4037e4:	69fb      	ldr	r3, [r7, #28]
  4037e6:	1c59      	adds	r1, r3, #1
  4037e8:	61f9      	str	r1, [r7, #28]
  4037ea:	781b      	ldrb	r3, [r3, #0]
  4037ec:	4619      	mov	r1, r3
  4037ee:	f102 0314 	add.w	r3, r2, #20
  4037f2:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
	for (; pkt_size; pkt_size--) {
  4037f6:	69bb      	ldr	r3, [r7, #24]
  4037f8:	3b01      	subs	r3, #1
  4037fa:	61bb      	str	r3, [r7, #24]
  4037fc:	69bb      	ldr	r3, [r7, #24]
  4037fe:	2b00      	cmp	r3, #0
  403800:	d1ee      	bne.n	4037e0 <udd_ep_write_fifo+0x120>
	}

	// Add to buffered banks
	ptr_job->bank++;
  403802:	693b      	ldr	r3, [r7, #16]
  403804:	7c5b      	ldrb	r3, [r3, #17]
  403806:	f3c3 0381 	ubfx	r3, r3, #2, #2
  40380a:	b2db      	uxtb	r3, r3
  40380c:	3301      	adds	r3, #1
  40380e:	f003 0303 	and.w	r3, r3, #3
  403812:	b2d9      	uxtb	r1, r3
  403814:	693a      	ldr	r2, [r7, #16]
  403816:	7c53      	ldrb	r3, [r2, #17]
  403818:	f361 0383 	bfi	r3, r1, #2, #2
  40381c:	7453      	strb	r3, [r2, #17]
	return is_short_pkt;
  40381e:	7dfb      	ldrb	r3, [r7, #23]
}
  403820:	4618      	mov	r0, r3
  403822:	3724      	adds	r7, #36	; 0x24
  403824:	46bd      	mov	sp, r7
  403826:	f85d 7b04 	ldr.w	r7, [sp], #4
  40382a:	4770      	bx	lr
  40382c:	20000c48 	.word	0x20000c48
  403830:	40084000 	.word	0x40084000

00403834 <udd_ep_in_sent>:


static bool udd_ep_in_sent(udd_ep_id_t ep, bool b_tx)
{
  403834:	b580      	push	{r7, lr}
  403836:	b086      	sub	sp, #24
  403838:	af00      	add	r7, sp, #0
  40383a:	4603      	mov	r3, r0
  40383c:	460a      	mov	r2, r1
  40383e:	71fb      	strb	r3, [r7, #7]
  403840:	4613      	mov	r3, r2
  403842:	71bb      	strb	r3, [r7, #6]
	bool b_shortpacket;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  403844:	79fb      	ldrb	r3, [r7, #7]
  403846:	1e5a      	subs	r2, r3, #1
  403848:	4613      	mov	r3, r2
  40384a:	009b      	lsls	r3, r3, #2
  40384c:	4413      	add	r3, r2
  40384e:	009b      	lsls	r3, r3, #2
  403850:	4a36      	ldr	r2, [pc, #216]	; (40392c <udd_ep_in_sent+0xf8>)
  403852:	4413      	add	r3, r2
  403854:	617b      	str	r3, [r7, #20]

	// All banks are full
	if (ptr_job->bank >= udd_get_endpoint_bank_max_nbr(ep)) {
  403856:	697b      	ldr	r3, [r7, #20]
  403858:	7c5b      	ldrb	r3, [r3, #17]
  40385a:	f3c3 0381 	ubfx	r3, r3, #2, #2
  40385e:	b2db      	uxtb	r3, r3
  403860:	461a      	mov	r2, r3
  403862:	79fb      	ldrb	r3, [r7, #7]
  403864:	2b00      	cmp	r3, #0
  403866:	d002      	beq.n	40386e <udd_ep_in_sent+0x3a>
  403868:	79fb      	ldrb	r3, [r7, #7]
  40386a:	2b03      	cmp	r3, #3
  40386c:	d101      	bne.n	403872 <udd_ep_in_sent+0x3e>
  40386e:	2301      	movs	r3, #1
  403870:	e000      	b.n	403874 <udd_ep_in_sent+0x40>
  403872:	2302      	movs	r3, #2
  403874:	429a      	cmp	r2, r3
  403876:	db01      	blt.n	40387c <udd_ep_in_sent+0x48>
		return true; // Data pending
  403878:	2301      	movs	r3, #1
  40387a:	e052      	b.n	403922 <udd_ep_in_sent+0xee>
	}

	// No more data in buffer
	if (ptr_job->buf_cnt >= ptr_job->buf_size && !ptr_job->b_shortpacket) {
  40387c:	697b      	ldr	r3, [r7, #20]
  40387e:	68da      	ldr	r2, [r3, #12]
  403880:	697b      	ldr	r3, [r7, #20]
  403882:	689b      	ldr	r3, [r3, #8]
  403884:	429a      	cmp	r2, r3
  403886:	d308      	bcc.n	40389a <udd_ep_in_sent+0x66>
  403888:	697b      	ldr	r3, [r7, #20]
  40388a:	7c5b      	ldrb	r3, [r3, #17]
  40388c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  403890:	b2db      	uxtb	r3, r3
  403892:	2b00      	cmp	r3, #0
  403894:	d101      	bne.n	40389a <udd_ep_in_sent+0x66>
		return false;
  403896:	2300      	movs	r3, #0
  403898:	e043      	b.n	403922 <udd_ep_in_sent+0xee>
	}

	// Fill FIFO
	b_shortpacket = udd_ep_write_fifo(ep);
  40389a:	79fb      	ldrb	r3, [r7, #7]
  40389c:	4618      	mov	r0, r3
  40389e:	4b24      	ldr	r3, [pc, #144]	; (403930 <udd_ep_in_sent+0xfc>)
  4038a0:	4798      	blx	r3
  4038a2:	4603      	mov	r3, r0
  4038a4:	74fb      	strb	r3, [r7, #19]

	// Data is ready to send
	if (b_tx) {
  4038a6:	79bb      	ldrb	r3, [r7, #6]
  4038a8:	2b00      	cmp	r3, #0
  4038aa:	d01d      	beq.n	4038e8 <udd_ep_in_sent+0xb4>
		udd_set_transmit_ready(ep);
  4038ac:	4a21      	ldr	r2, [pc, #132]	; (403934 <udd_ep_in_sent+0x100>)
  4038ae:	79fb      	ldrb	r3, [r7, #7]
  4038b0:	330c      	adds	r3, #12
  4038b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4038b6:	60fb      	str	r3, [r7, #12]
  4038b8:	68fb      	ldr	r3, [r7, #12]
  4038ba:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4038be:	60fb      	str	r3, [r7, #12]
  4038c0:	68fb      	ldr	r3, [r7, #12]
  4038c2:	f043 0310 	orr.w	r3, r3, #16
  4038c6:	60fb      	str	r3, [r7, #12]
  4038c8:	491a      	ldr	r1, [pc, #104]	; (403934 <udd_ep_in_sent+0x100>)
  4038ca:	79fb      	ldrb	r3, [r7, #7]
  4038cc:	68fa      	ldr	r2, [r7, #12]
  4038ce:	330c      	adds	r3, #12
  4038d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  4038d4:	bf00      	nop
  4038d6:	4a17      	ldr	r2, [pc, #92]	; (403934 <udd_ep_in_sent+0x100>)
  4038d8:	79fb      	ldrb	r3, [r7, #7]
  4038da:	330c      	adds	r3, #12
  4038dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4038e0:	f003 0310 	and.w	r3, r3, #16
  4038e4:	2b10      	cmp	r3, #16
  4038e6:	d1f6      	bne.n	4038d6 <udd_ep_in_sent+0xa2>
	}
	// Short PKT? no need to send it again.
	if (b_shortpacket) {
  4038e8:	7cfb      	ldrb	r3, [r7, #19]
  4038ea:	2b00      	cmp	r3, #0
  4038ec:	d004      	beq.n	4038f8 <udd_ep_in_sent+0xc4>
		ptr_job->b_shortpacket = false;
  4038ee:	697a      	ldr	r2, [r7, #20]
  4038f0:	7c53      	ldrb	r3, [r2, #17]
  4038f2:	f36f 1386 	bfc	r3, #6, #1
  4038f6:	7453      	strb	r3, [r2, #17]
	}
	// All transfer done, including ZLP, Finish Job
	if ((ptr_job->buf_cnt >= ptr_job->buf_size)
  4038f8:	697b      	ldr	r3, [r7, #20]
  4038fa:	68da      	ldr	r2, [r3, #12]
  4038fc:	697b      	ldr	r3, [r7, #20]
  4038fe:	689b      	ldr	r3, [r3, #8]
  403900:	429a      	cmp	r2, r3
  403902:	d30d      	bcc.n	403920 <udd_ep_in_sent+0xec>
			&& (!ptr_job->b_shortpacket)) {
  403904:	697b      	ldr	r3, [r7, #20]
  403906:	7c5b      	ldrb	r3, [r3, #17]
  403908:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40390c:	b2db      	uxtb	r3, r3
  40390e:	2b00      	cmp	r3, #0
  403910:	d106      	bne.n	403920 <udd_ep_in_sent+0xec>
		ptr_job->b_buf_end = true;
  403912:	697a      	ldr	r2, [r7, #20]
  403914:	7c53      	ldrb	r3, [r2, #17]
  403916:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40391a:	7453      	strb	r3, [r2, #17]
		return false;
  40391c:	2300      	movs	r3, #0
  40391e:	e000      	b.n	403922 <udd_ep_in_sent+0xee>
	}
	return true; // Pending
  403920:	2301      	movs	r3, #1
}
  403922:	4618      	mov	r0, r3
  403924:	3718      	adds	r7, #24
  403926:	46bd      	mov	sp, r7
  403928:	bd80      	pop	{r7, pc}
  40392a:	bf00      	nop
  40392c:	20000c48 	.word	0x20000c48
  403930:	004036c1 	.word	0x004036c1
  403934:	40084000 	.word	0x40084000

00403938 <udd_ep_out_received>:


static void udd_ep_out_received(udd_ep_id_t ep)
{
  403938:	b580      	push	{r7, lr}
  40393a:	b08a      	sub	sp, #40	; 0x28
  40393c:	af00      	add	r7, sp, #0
  40393e:	4603      	mov	r3, r0
  403940:	71fb      	strb	r3, [r7, #7]
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  403942:	79fb      	ldrb	r3, [r7, #7]
  403944:	1e5a      	subs	r2, r3, #1
  403946:	4613      	mov	r3, r2
  403948:	009b      	lsls	r3, r3, #2
  40394a:	4413      	add	r3, r2
  40394c:	009b      	lsls	r3, r3, #2
  40394e:	4a3a      	ldr	r2, [pc, #232]	; (403a38 <udd_ep_out_received+0x100>)
  403950:	4413      	add	r3, r2
  403952:	617b      	str	r3, [r7, #20]
	uint32_t nb_data = 0, i;
  403954:	2300      	movs	r3, #0
  403956:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  403958:	697b      	ldr	r3, [r7, #20]
  40395a:	689a      	ldr	r2, [r3, #8]
  40395c:	697b      	ldr	r3, [r7, #20]
  40395e:	68db      	ldr	r3, [r3, #12]
  403960:	1ad3      	subs	r3, r2, r3
  403962:	613b      	str	r3, [r7, #16]
	uint32_t pkt_size = ptr_job->size;
  403964:	697b      	ldr	r3, [r7, #20]
  403966:	8a1b      	ldrh	r3, [r3, #16]
  403968:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40396c:	b29b      	uxth	r3, r3
  40396e:	60fb      	str	r3, [r7, #12]
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
  403970:	697b      	ldr	r3, [r7, #20]
  403972:	685a      	ldr	r2, [r3, #4]
  403974:	697b      	ldr	r3, [r7, #20]
  403976:	68db      	ldr	r3, [r3, #12]
  403978:	4413      	add	r3, r2
  40397a:	61fb      	str	r3, [r7, #28]
	bool b_full = false, b_short;
  40397c:	2300      	movs	r3, #0
  40397e:	76fb      	strb	r3, [r7, #27]

	// Read byte count
	nb_data = udd_byte_count(ep);
  403980:	4a2e      	ldr	r2, [pc, #184]	; (403a3c <udd_ep_out_received+0x104>)
  403982:	79fb      	ldrb	r3, [r7, #7]
  403984:	330c      	adds	r3, #12
  403986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40398a:	0c1b      	lsrs	r3, r3, #16
  40398c:	f3c3 030a 	ubfx	r3, r3, #0, #11
  403990:	627b      	str	r3, [r7, #36]	; 0x24
	b_short = (nb_data < pkt_size);
  403992:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  403994:	68fb      	ldr	r3, [r7, #12]
  403996:	429a      	cmp	r2, r3
  403998:	bf34      	ite	cc
  40399a:	2301      	movcc	r3, #1
  40399c:	2300      	movcs	r3, #0
  40399e:	72fb      	strb	r3, [r7, #11]

	// Copy data if there is
	if (nb_data > 0) {
  4039a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4039a2:	2b00      	cmp	r3, #0
  4039a4:	d021      	beq.n	4039ea <udd_ep_out_received+0xb2>
		if (nb_data >= nb_remain) {
  4039a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4039a8:	693b      	ldr	r3, [r7, #16]
  4039aa:	429a      	cmp	r2, r3
  4039ac:	d303      	bcc.n	4039b6 <udd_ep_out_received+0x7e>
			nb_data = nb_remain;
  4039ae:	693b      	ldr	r3, [r7, #16]
  4039b0:	627b      	str	r3, [r7, #36]	; 0x24
			b_full = true;
  4039b2:	2301      	movs	r3, #1
  4039b4:	76fb      	strb	r3, [r7, #27]
		}
		// Modify job information
		ptr_job->buf_cnt += nb_data;
  4039b6:	697b      	ldr	r3, [r7, #20]
  4039b8:	68da      	ldr	r2, [r3, #12]
  4039ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4039bc:	441a      	add	r2, r3
  4039be:	697b      	ldr	r3, [r7, #20]
  4039c0:	60da      	str	r2, [r3, #12]

		// Copy FIFO (DPRAM) to buffer
		for (i = 0; i < nb_data; i++) {
  4039c2:	2300      	movs	r3, #0
  4039c4:	623b      	str	r3, [r7, #32]
  4039c6:	e00c      	b.n	4039e2 <udd_ep_out_received+0xaa>
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
  4039c8:	69fb      	ldr	r3, [r7, #28]
  4039ca:	1c5a      	adds	r2, r3, #1
  4039cc:	61fa      	str	r2, [r7, #28]
  4039ce:	491b      	ldr	r1, [pc, #108]	; (403a3c <udd_ep_out_received+0x104>)
  4039d0:	79fa      	ldrb	r2, [r7, #7]
  4039d2:	3214      	adds	r2, #20
  4039d4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
  4039d8:	b2d2      	uxtb	r2, r2
  4039da:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < nb_data; i++) {
  4039dc:	6a3b      	ldr	r3, [r7, #32]
  4039de:	3301      	adds	r3, #1
  4039e0:	623b      	str	r3, [r7, #32]
  4039e2:	6a3a      	ldr	r2, [r7, #32]
  4039e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4039e6:	429a      	cmp	r2, r3
  4039e8:	d3ee      	bcc.n	4039c8 <udd_ep_out_received+0x90>
		}
	}
	// Clear FIFO Status
	udd_ep_ack_out_received(ep);
  4039ea:	79fb      	ldrb	r3, [r7, #7]
  4039ec:	4618      	mov	r0, r3
  4039ee:	4b14      	ldr	r3, [pc, #80]	; (403a40 <udd_ep_out_received+0x108>)
  4039f0:	4798      	blx	r3
	// Finish job on error or short packet
	if ((b_full || b_short) &&
  4039f2:	7efb      	ldrb	r3, [r7, #27]
  4039f4:	2b00      	cmp	r3, #0
  4039f6:	d102      	bne.n	4039fe <udd_ep_out_received+0xc6>
  4039f8:	7afb      	ldrb	r3, [r7, #11]
  4039fa:	2b00      	cmp	r3, #0
  4039fc:	d018      	beq.n	403a30 <udd_ep_out_received+0xf8>
			!Is_udd_endpoint_stall_requested(ep)) {
  4039fe:	4a0f      	ldr	r2, [pc, #60]	; (403a3c <udd_ep_out_received+0x104>)
  403a00:	79fb      	ldrb	r3, [r7, #7]
  403a02:	330c      	adds	r3, #12
  403a04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403a08:	f003 0320 	and.w	r3, r3, #32
	if ((b_full || b_short) &&
  403a0c:	2b00      	cmp	r3, #0
  403a0e:	d10f      	bne.n	403a30 <udd_ep_out_received+0xf8>
		udd_disable_endpoint_interrupt(ep);
  403a10:	4a0a      	ldr	r2, [pc, #40]	; (403a3c <udd_ep_out_received+0x104>)
  403a12:	79fb      	ldrb	r3, [r7, #7]
  403a14:	2101      	movs	r1, #1
  403a16:	fa01 f303 	lsl.w	r3, r1, r3
  403a1a:	6153      	str	r3, [r2, #20]
		ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  403a1c:	697b      	ldr	r3, [r7, #20]
  403a1e:	68da      	ldr	r2, [r3, #12]
  403a20:	697b      	ldr	r3, [r7, #20]
  403a22:	609a      	str	r2, [r3, #8]
		udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  403a24:	79fb      	ldrb	r3, [r7, #7]
  403a26:	461a      	mov	r2, r3
  403a28:	2100      	movs	r1, #0
  403a2a:	6978      	ldr	r0, [r7, #20]
  403a2c:	4b05      	ldr	r3, [pc, #20]	; (403a44 <udd_ep_out_received+0x10c>)
  403a2e:	4798      	blx	r3
	}
}
  403a30:	bf00      	nop
  403a32:	3728      	adds	r7, #40	; 0x28
  403a34:	46bd      	mov	sp, r7
  403a36:	bd80      	pop	{r7, pc}
  403a38:	20000c48 	.word	0x20000c48
  403a3c:	40084000 	.word	0x40084000
  403a40:	0040358d 	.word	0x0040358d
  403a44:	00403519 	.word	0x00403519

00403a48 <udd_ep_interrupt>:


static bool udd_ep_interrupt(void)
{
  403a48:	b580      	push	{r7, lr}
  403a4a:	b08e      	sub	sp, #56	; 0x38
  403a4c:	af00      	add	r7, sp, #0
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
  403a4e:	2301      	movs	r3, #1
  403a50:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  403a54:	e260      	b.n	403f18 <udd_ep_interrupt+0x4d0>
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  403a56:	4b9e      	ldr	r3, [pc, #632]	; (403cd0 <udd_ep_interrupt+0x288>)
  403a58:	699a      	ldr	r2, [r3, #24]
  403a5a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403a5e:	2101      	movs	r1, #1
  403a60:	fa01 f303 	lsl.w	r3, r1, r3
  403a64:	4013      	ands	r3, r2
  403a66:	2b00      	cmp	r3, #0
  403a68:	f000 8250 	beq.w	403f0c <udd_ep_interrupt+0x4c4>
			continue;
		}

		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
  403a6c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403a70:	1e5a      	subs	r2, r3, #1
  403a72:	4613      	mov	r3, r2
  403a74:	009b      	lsls	r3, r3, #2
  403a76:	4413      	add	r3, r2
  403a78:	009b      	lsls	r3, r3, #2
  403a7a:	4a96      	ldr	r2, [pc, #600]	; (403cd4 <udd_ep_interrupt+0x28c>)
  403a7c:	4413      	add	r3, r2
  403a7e:	633b      	str	r3, [r7, #48]	; 0x30

		// RXOUT: Full packet received
		if (Is_udd_any_bank_received(ep)) {
  403a80:	4a93      	ldr	r2, [pc, #588]	; (403cd0 <udd_ep_interrupt+0x288>)
  403a82:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403a86:	330c      	adds	r3, #12
  403a88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403a8c:	f003 0342 	and.w	r3, r3, #66	; 0x42
  403a90:	2b00      	cmp	r3, #0
  403a92:	d006      	beq.n	403aa2 <udd_ep_interrupt+0x5a>
			udd_ep_out_received(ep);
  403a94:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403a98:	4618      	mov	r0, r3
  403a9a:	4b8f      	ldr	r3, [pc, #572]	; (403cd8 <udd_ep_interrupt+0x290>)
  403a9c:	4798      	blx	r3
			return true;
  403a9e:	2301      	movs	r3, #1
  403aa0:	e240      	b.n	403f24 <udd_ep_interrupt+0x4dc>
		}
		// TXIN: packet sent
		if (Is_udd_in_sent(ep)) {
  403aa2:	4a8b      	ldr	r2, [pc, #556]	; (403cd0 <udd_ep_interrupt+0x288>)
  403aa4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403aa8:	330c      	adds	r3, #12
  403aaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403aae:	f003 0301 	and.w	r3, r3, #1
  403ab2:	2b00      	cmp	r3, #0
  403ab4:	f000 81ec 	beq.w	403e90 <udd_ep_interrupt+0x448>

			ptr_job->bank--;
  403ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403aba:	7c5b      	ldrb	r3, [r3, #17]
  403abc:	f3c3 0381 	ubfx	r3, r3, #2, #2
  403ac0:	b2db      	uxtb	r3, r3
  403ac2:	3303      	adds	r3, #3
  403ac4:	f003 0303 	and.w	r3, r3, #3
  403ac8:	b2d9      	uxtb	r1, r3
  403aca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  403acc:	7c53      	ldrb	r3, [r2, #17]
  403ace:	f361 0383 	bfi	r3, r1, #2, #2
  403ad2:	7453      	strb	r3, [r2, #17]
			// Stall when all banks free
			if (ptr_job->b_stall_requested) {
  403ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403ad6:	7c5b      	ldrb	r3, [r3, #17]
  403ad8:	f003 0320 	and.w	r3, r3, #32
  403adc:	b2db      	uxtb	r3, r3
  403ade:	2b00      	cmp	r3, #0
  403ae0:	f000 8093 	beq.w	403c0a <udd_ep_interrupt+0x1c2>
				if (ptr_job->bank) {
  403ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403ae6:	7c5b      	ldrb	r3, [r3, #17]
  403ae8:	f003 030c 	and.w	r3, r3, #12
  403aec:	b2db      	uxtb	r3, r3
  403aee:	2b00      	cmp	r3, #0
  403af0:	d042      	beq.n	403b78 <udd_ep_interrupt+0x130>
					// Send remaining
					udd_set_transmit_ready(ep);
  403af2:	4a77      	ldr	r2, [pc, #476]	; (403cd0 <udd_ep_interrupt+0x288>)
  403af4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403af8:	330c      	adds	r3, #12
  403afa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403afe:	62bb      	str	r3, [r7, #40]	; 0x28
  403b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
  403b02:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403b06:	62bb      	str	r3, [r7, #40]	; 0x28
  403b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
  403b0a:	f043 0310 	orr.w	r3, r3, #16
  403b0e:	62bb      	str	r3, [r7, #40]	; 0x28
  403b10:	496f      	ldr	r1, [pc, #444]	; (403cd0 <udd_ep_interrupt+0x288>)
  403b12:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403b16:	6aba      	ldr	r2, [r7, #40]	; 0x28
  403b18:	330c      	adds	r3, #12
  403b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  403b1e:	bf00      	nop
  403b20:	4a6b      	ldr	r2, [pc, #428]	; (403cd0 <udd_ep_interrupt+0x288>)
  403b22:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403b26:	330c      	adds	r3, #12
  403b28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403b2c:	f003 0310 	and.w	r3, r3, #16
  403b30:	2b10      	cmp	r3, #16
  403b32:	d1f5      	bne.n	403b20 <udd_ep_interrupt+0xd8>
					udd_ack_in_sent(ep);
  403b34:	4a66      	ldr	r2, [pc, #408]	; (403cd0 <udd_ep_interrupt+0x288>)
  403b36:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403b3a:	330c      	adds	r3, #12
  403b3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403b40:	627b      	str	r3, [r7, #36]	; 0x24
  403b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403b44:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403b48:	627b      	str	r3, [r7, #36]	; 0x24
  403b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403b4c:	f023 0301 	bic.w	r3, r3, #1
  403b50:	627b      	str	r3, [r7, #36]	; 0x24
  403b52:	495f      	ldr	r1, [pc, #380]	; (403cd0 <udd_ep_interrupt+0x288>)
  403b54:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403b58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  403b5a:	330c      	adds	r3, #12
  403b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  403b60:	bf00      	nop
  403b62:	4a5b      	ldr	r2, [pc, #364]	; (403cd0 <udd_ep_interrupt+0x288>)
  403b64:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403b68:	330c      	adds	r3, #12
  403b6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403b6e:	f003 0301 	and.w	r3, r3, #1
  403b72:	2b00      	cmp	r3, #0
  403b74:	d1f5      	bne.n	403b62 <udd_ep_interrupt+0x11a>
  403b76:	e046      	b.n	403c06 <udd_ep_interrupt+0x1be>
				} else {
					// Ack last packet
					udd_ack_in_sent(ep);
  403b78:	4a55      	ldr	r2, [pc, #340]	; (403cd0 <udd_ep_interrupt+0x288>)
  403b7a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403b7e:	330c      	adds	r3, #12
  403b80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403b84:	623b      	str	r3, [r7, #32]
  403b86:	6a3b      	ldr	r3, [r7, #32]
  403b88:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403b8c:	623b      	str	r3, [r7, #32]
  403b8e:	6a3b      	ldr	r3, [r7, #32]
  403b90:	f023 0301 	bic.w	r3, r3, #1
  403b94:	623b      	str	r3, [r7, #32]
  403b96:	494e      	ldr	r1, [pc, #312]	; (403cd0 <udd_ep_interrupt+0x288>)
  403b98:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403b9c:	6a3a      	ldr	r2, [r7, #32]
  403b9e:	330c      	adds	r3, #12
  403ba0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  403ba4:	bf00      	nop
  403ba6:	4a4a      	ldr	r2, [pc, #296]	; (403cd0 <udd_ep_interrupt+0x288>)
  403ba8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403bac:	330c      	adds	r3, #12
  403bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403bb2:	f003 0301 	and.w	r3, r3, #1
  403bb6:	2b00      	cmp	r3, #0
  403bb8:	d1f5      	bne.n	403ba6 <udd_ep_interrupt+0x15e>
					// Enable stall
					udd_enable_stall_handshake(ep);
  403bba:	4a45      	ldr	r2, [pc, #276]	; (403cd0 <udd_ep_interrupt+0x288>)
  403bbc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403bc0:	330c      	adds	r3, #12
  403bc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403bc6:	61fb      	str	r3, [r7, #28]
  403bc8:	69fb      	ldr	r3, [r7, #28]
  403bca:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403bce:	61fb      	str	r3, [r7, #28]
  403bd0:	69fb      	ldr	r3, [r7, #28]
  403bd2:	f043 0320 	orr.w	r3, r3, #32
  403bd6:	61fb      	str	r3, [r7, #28]
  403bd8:	493d      	ldr	r1, [pc, #244]	; (403cd0 <udd_ep_interrupt+0x288>)
  403bda:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403bde:	69fa      	ldr	r2, [r7, #28]
  403be0:	330c      	adds	r3, #12
  403be2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  403be6:	bf00      	nop
  403be8:	4a39      	ldr	r2, [pc, #228]	; (403cd0 <udd_ep_interrupt+0x288>)
  403bea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403bee:	330c      	adds	r3, #12
  403bf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403bf4:	f003 0320 	and.w	r3, r3, #32
  403bf8:	2b20      	cmp	r3, #32
  403bfa:	d1f5      	bne.n	403be8 <udd_ep_interrupt+0x1a0>
					// Halt executed
					ptr_job->b_stall_requested = false;
  403bfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  403bfe:	7c53      	ldrb	r3, [r2, #17]
  403c00:	f36f 1345 	bfc	r3, #5, #1
  403c04:	7453      	strb	r3, [r2, #17]
				}
				return true;
  403c06:	2301      	movs	r3, #1
  403c08:	e18c      	b.n	403f24 <udd_ep_interrupt+0x4dc>
			}
			// Finish Job when buffer end
			if (ptr_job->b_buf_end) {
  403c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403c0c:	7c5b      	ldrb	r3, [r3, #17]
  403c0e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  403c12:	b2db      	uxtb	r3, r3
  403c14:	2b00      	cmp	r3, #0
  403c16:	d016      	beq.n	403c46 <udd_ep_interrupt+0x1fe>
				ptr_job->b_buf_end = false;
  403c18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  403c1a:	7c53      	ldrb	r3, [r2, #17]
  403c1c:	f36f 13c7 	bfc	r3, #7, #1
  403c20:	7453      	strb	r3, [r2, #17]
				ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  403c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403c24:	68da      	ldr	r2, [r3, #12]
  403c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403c28:	609a      	str	r2, [r3, #8]
                udd_disable_endpoint_interrupt(ep);
  403c2a:	4a29      	ldr	r2, [pc, #164]	; (403cd0 <udd_ep_interrupt+0x288>)
  403c2c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403c30:	2101      	movs	r1, #1
  403c32:	fa01 f303 	lsl.w	r3, r1, r3
  403c36:	6153      	str	r3, [r2, #20]
                udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  403c38:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403c3c:	461a      	mov	r2, r3
  403c3e:	2100      	movs	r1, #0
  403c40:	6b38      	ldr	r0, [r7, #48]	; 0x30
  403c42:	4b26      	ldr	r3, [pc, #152]	; (403cdc <udd_ep_interrupt+0x294>)
  403c44:	4798      	blx	r3
			}
			if (ptr_job->buf_cnt >= ptr_job->buf_size &&
  403c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403c48:	68da      	ldr	r2, [r3, #12]
  403c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403c4c:	689b      	ldr	r3, [r3, #8]
  403c4e:	429a      	cmp	r2, r3
  403c50:	d34a      	bcc.n	403ce8 <udd_ep_interrupt+0x2a0>
					!ptr_job->b_shortpacket &&
  403c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403c54:	7c5b      	ldrb	r3, [r3, #17]
  403c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
  403c5a:	b2db      	uxtb	r3, r3
			if (ptr_job->buf_cnt >= ptr_job->buf_size &&
  403c5c:	2b00      	cmp	r3, #0
  403c5e:	d143      	bne.n	403ce8 <udd_ep_interrupt+0x2a0>
					ptr_job->bank == 0) {
  403c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403c62:	7c5b      	ldrb	r3, [r3, #17]
  403c64:	f003 030c 	and.w	r3, r3, #12
  403c68:	b2db      	uxtb	r3, r3
					!ptr_job->b_shortpacket &&
  403c6a:	2b00      	cmp	r3, #0
  403c6c:	d13c      	bne.n	403ce8 <udd_ep_interrupt+0x2a0>
				// All transfer done, including ZLP
				irqflags_t flags = cpu_irq_save();
  403c6e:	4b1c      	ldr	r3, [pc, #112]	; (403ce0 <udd_ep_interrupt+0x298>)
  403c70:	4798      	blx	r3
  403c72:	62f8      	str	r0, [r7, #44]	; 0x2c
				udd_disable_endpoint_interrupt(ep);
  403c74:	4a16      	ldr	r2, [pc, #88]	; (403cd0 <udd_ep_interrupt+0x288>)
  403c76:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403c7a:	2101      	movs	r1, #1
  403c7c:	fa01 f303 	lsl.w	r3, r1, r3
  403c80:	6153      	str	r3, [r2, #20]
				cpu_irq_restore(flags);
  403c82:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  403c84:	4b17      	ldr	r3, [pc, #92]	; (403ce4 <udd_ep_interrupt+0x29c>)
  403c86:	4798      	blx	r3
				// Ack last packet
				udd_ack_in_sent(ep);
  403c88:	4a11      	ldr	r2, [pc, #68]	; (403cd0 <udd_ep_interrupt+0x288>)
  403c8a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403c8e:	330c      	adds	r3, #12
  403c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403c94:	61bb      	str	r3, [r7, #24]
  403c96:	69bb      	ldr	r3, [r7, #24]
  403c98:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403c9c:	61bb      	str	r3, [r7, #24]
  403c9e:	69bb      	ldr	r3, [r7, #24]
  403ca0:	f023 0301 	bic.w	r3, r3, #1
  403ca4:	61bb      	str	r3, [r7, #24]
  403ca6:	490a      	ldr	r1, [pc, #40]	; (403cd0 <udd_ep_interrupt+0x288>)
  403ca8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403cac:	69ba      	ldr	r2, [r7, #24]
  403cae:	330c      	adds	r3, #12
  403cb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  403cb4:	bf00      	nop
  403cb6:	4a06      	ldr	r2, [pc, #24]	; (403cd0 <udd_ep_interrupt+0x288>)
  403cb8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403cbc:	330c      	adds	r3, #12
  403cbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403cc2:	f003 0301 	and.w	r3, r3, #1
  403cc6:	2b00      	cmp	r3, #0
  403cc8:	d1f5      	bne.n	403cb6 <udd_ep_interrupt+0x26e>
				return true;
  403cca:	2301      	movs	r3, #1
  403ccc:	e12a      	b.n	403f24 <udd_ep_interrupt+0x4dc>
  403cce:	bf00      	nop
  403cd0:	40084000 	.word	0x40084000
  403cd4:	20000c48 	.word	0x20000c48
  403cd8:	00403939 	.word	0x00403939
  403cdc:	00403519 	.word	0x00403519
  403ce0:	00401fad 	.word	0x00401fad
  403ce4:	00402005 	.word	0x00402005
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1
  403ce8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403cec:	2b00      	cmp	r3, #0
  403cee:	d053      	beq.n	403d98 <udd_ep_interrupt+0x350>
  403cf0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403cf4:	2b03      	cmp	r3, #3
  403cf6:	d04f      	beq.n	403d98 <udd_ep_interrupt+0x350>
					&& ptr_job->bank > 0) {
  403cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403cfa:	7c5b      	ldrb	r3, [r3, #17]
  403cfc:	f3c3 0381 	ubfx	r3, r3, #2, #2
  403d00:	b2db      	uxtb	r3, r3
  403d02:	2b00      	cmp	r3, #0
  403d04:	dd48      	ble.n	403d98 <udd_ep_interrupt+0x350>
				// Already banks buffered, transmit while loading
				udd_set_transmit_ready(ep);
  403d06:	4a89      	ldr	r2, [pc, #548]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403d08:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403d0c:	330c      	adds	r3, #12
  403d0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403d12:	617b      	str	r3, [r7, #20]
  403d14:	697b      	ldr	r3, [r7, #20]
  403d16:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403d1a:	617b      	str	r3, [r7, #20]
  403d1c:	697b      	ldr	r3, [r7, #20]
  403d1e:	f043 0310 	orr.w	r3, r3, #16
  403d22:	617b      	str	r3, [r7, #20]
  403d24:	4981      	ldr	r1, [pc, #516]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403d26:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403d2a:	697a      	ldr	r2, [r7, #20]
  403d2c:	330c      	adds	r3, #12
  403d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  403d32:	bf00      	nop
  403d34:	4a7d      	ldr	r2, [pc, #500]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403d36:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403d3a:	330c      	adds	r3, #12
  403d3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403d40:	f003 0310 	and.w	r3, r3, #16
  403d44:	2b10      	cmp	r3, #16
  403d46:	d1f5      	bne.n	403d34 <udd_ep_interrupt+0x2ec>
				udd_ack_in_sent(ep);
  403d48:	4a78      	ldr	r2, [pc, #480]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403d4a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403d4e:	330c      	adds	r3, #12
  403d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403d54:	613b      	str	r3, [r7, #16]
  403d56:	693b      	ldr	r3, [r7, #16]
  403d58:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403d5c:	613b      	str	r3, [r7, #16]
  403d5e:	693b      	ldr	r3, [r7, #16]
  403d60:	f023 0301 	bic.w	r3, r3, #1
  403d64:	613b      	str	r3, [r7, #16]
  403d66:	4971      	ldr	r1, [pc, #452]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403d68:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403d6c:	693a      	ldr	r2, [r7, #16]
  403d6e:	330c      	adds	r3, #12
  403d70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  403d74:	bf00      	nop
  403d76:	4a6d      	ldr	r2, [pc, #436]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403d78:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403d7c:	330c      	adds	r3, #12
  403d7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403d82:	f003 0301 	and.w	r3, r3, #1
  403d86:	2b00      	cmp	r3, #0
  403d88:	d1f5      	bne.n	403d76 <udd_ep_interrupt+0x32e>
				udd_ep_in_sent(ep, false);
  403d8a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403d8e:	2100      	movs	r1, #0
  403d90:	4618      	mov	r0, r3
  403d92:	4b67      	ldr	r3, [pc, #412]	; (403f30 <udd_ep_interrupt+0x4e8>)
  403d94:	4798      	blx	r3
  403d96:	e079      	b.n	403e8c <udd_ep_interrupt+0x444>
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
  403d98:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403d9c:	2b00      	cmp	r3, #0
  403d9e:	d04e      	beq.n	403e3e <udd_ep_interrupt+0x3f6>
  403da0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403da4:	2b03      	cmp	r3, #3
  403da6:	d04a      	beq.n	403e3e <udd_ep_interrupt+0x3f6>
				// Still bank free, load and transmit
				if (!udd_ep_in_sent(ep, true)) {
  403da8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403dac:	2101      	movs	r1, #1
  403dae:	4618      	mov	r0, r3
  403db0:	4b5f      	ldr	r3, [pc, #380]	; (403f30 <udd_ep_interrupt+0x4e8>)
  403db2:	4798      	blx	r3
  403db4:	4603      	mov	r3, r0
  403db6:	f083 0301 	eor.w	r3, r3, #1
  403dba:	b2db      	uxtb	r3, r3
  403dbc:	2b00      	cmp	r3, #0
  403dbe:	d016      	beq.n	403dee <udd_ep_interrupt+0x3a6>
					ptr_job->b_buf_end = false;
  403dc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  403dc2:	7c53      	ldrb	r3, [r2, #17]
  403dc4:	f36f 13c7 	bfc	r3, #7, #1
  403dc8:	7453      	strb	r3, [r2, #17]
					ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  403dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403dcc:	68da      	ldr	r2, [r3, #12]
  403dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403dd0:	609a      	str	r2, [r3, #8]
                    udd_disable_endpoint_interrupt(ep);
  403dd2:	4a56      	ldr	r2, [pc, #344]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403dd4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403dd8:	2101      	movs	r1, #1
  403dda:	fa01 f303 	lsl.w	r3, r1, r3
  403dde:	6153      	str	r3, [r2, #20]
                    udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  403de0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403de4:	461a      	mov	r2, r3
  403de6:	2100      	movs	r1, #0
  403de8:	6b38      	ldr	r0, [r7, #48]	; 0x30
  403dea:	4b52      	ldr	r3, [pc, #328]	; (403f34 <udd_ep_interrupt+0x4ec>)
  403dec:	4798      	blx	r3
				}
				udd_ack_in_sent(ep);
  403dee:	4a4f      	ldr	r2, [pc, #316]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403df0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403df4:	330c      	adds	r3, #12
  403df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403dfa:	60fb      	str	r3, [r7, #12]
  403dfc:	68fb      	ldr	r3, [r7, #12]
  403dfe:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403e02:	60fb      	str	r3, [r7, #12]
  403e04:	68fb      	ldr	r3, [r7, #12]
  403e06:	f023 0301 	bic.w	r3, r3, #1
  403e0a:	60fb      	str	r3, [r7, #12]
  403e0c:	4947      	ldr	r1, [pc, #284]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403e0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403e12:	68fa      	ldr	r2, [r7, #12]
  403e14:	330c      	adds	r3, #12
  403e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  403e1a:	bf00      	nop
  403e1c:	4a43      	ldr	r2, [pc, #268]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403e1e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403e22:	330c      	adds	r3, #12
  403e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403e28:	f003 0301 	and.w	r3, r3, #1
  403e2c:	2b00      	cmp	r3, #0
  403e2e:	d1f5      	bne.n	403e1c <udd_ep_interrupt+0x3d4>
				udd_ep_in_sent(ep, false);
  403e30:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403e34:	2100      	movs	r1, #0
  403e36:	4618      	mov	r0, r3
  403e38:	4b3d      	ldr	r3, [pc, #244]	; (403f30 <udd_ep_interrupt+0x4e8>)
  403e3a:	4798      	blx	r3
  403e3c:	e026      	b.n	403e8c <udd_ep_interrupt+0x444>
			} else {
				// Single bank transfer, ack when ready
				udd_ep_in_sent(ep, true);
  403e3e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403e42:	2101      	movs	r1, #1
  403e44:	4618      	mov	r0, r3
  403e46:	4b3a      	ldr	r3, [pc, #232]	; (403f30 <udd_ep_interrupt+0x4e8>)
  403e48:	4798      	blx	r3
				udd_ack_in_sent(ep);
  403e4a:	4a38      	ldr	r2, [pc, #224]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403e4c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403e50:	330c      	adds	r3, #12
  403e52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403e56:	60bb      	str	r3, [r7, #8]
  403e58:	68bb      	ldr	r3, [r7, #8]
  403e5a:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403e5e:	60bb      	str	r3, [r7, #8]
  403e60:	68bb      	ldr	r3, [r7, #8]
  403e62:	f023 0301 	bic.w	r3, r3, #1
  403e66:	60bb      	str	r3, [r7, #8]
  403e68:	4930      	ldr	r1, [pc, #192]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403e6a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403e6e:	68ba      	ldr	r2, [r7, #8]
  403e70:	330c      	adds	r3, #12
  403e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  403e76:	bf00      	nop
  403e78:	4a2c      	ldr	r2, [pc, #176]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403e7a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403e7e:	330c      	adds	r3, #12
  403e80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403e84:	f003 0301 	and.w	r3, r3, #1
  403e88:	2b00      	cmp	r3, #0
  403e8a:	d1f5      	bne.n	403e78 <udd_ep_interrupt+0x430>
			}
			return true;
  403e8c:	2301      	movs	r3, #1
  403e8e:	e049      	b.n	403f24 <udd_ep_interrupt+0x4dc>
		}
		// Stall sent/CRC error
		if (Is_udd_stall(ep)) {
  403e90:	4a26      	ldr	r2, [pc, #152]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403e92:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403e96:	330c      	adds	r3, #12
  403e98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403e9c:	f003 0308 	and.w	r3, r3, #8
  403ea0:	2b00      	cmp	r3, #0
  403ea2:	d034      	beq.n	403f0e <udd_ep_interrupt+0x4c6>
			udd_ack_stall(ep);
  403ea4:	4a21      	ldr	r2, [pc, #132]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403ea6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403eaa:	330c      	adds	r3, #12
  403eac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403eb0:	607b      	str	r3, [r7, #4]
  403eb2:	687b      	ldr	r3, [r7, #4]
  403eb4:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403eb8:	607b      	str	r3, [r7, #4]
  403eba:	687b      	ldr	r3, [r7, #4]
  403ebc:	f023 0308 	bic.w	r3, r3, #8
  403ec0:	607b      	str	r3, [r7, #4]
  403ec2:	491a      	ldr	r1, [pc, #104]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403ec4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403ec8:	687a      	ldr	r2, [r7, #4]
  403eca:	330c      	adds	r3, #12
  403ecc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  403ed0:	bf00      	nop
  403ed2:	4a16      	ldr	r2, [pc, #88]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403ed4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403ed8:	330c      	adds	r3, #12
  403eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403ede:	f003 0308 	and.w	r3, r3, #8
  403ee2:	2b00      	cmp	r3, #0
  403ee4:	d1f5      	bne.n	403ed2 <udd_ep_interrupt+0x48a>
			if (udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_OUT ||
  403ee6:	4a11      	ldr	r2, [pc, #68]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403ee8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403eec:	330c      	adds	r3, #12
  403eee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403ef2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  403ef6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  403efa:	d005      	beq.n	403f08 <udd_ep_interrupt+0x4c0>
				udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_IN) {
  403efc:	4a0b      	ldr	r2, [pc, #44]	; (403f2c <udd_ep_interrupt+0x4e4>)
  403efe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403f02:	330c      	adds	r3, #12
  403f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
			}
			return true;
  403f08:	2301      	movs	r3, #1
  403f0a:	e00b      	b.n	403f24 <udd_ep_interrupt+0x4dc>
			continue;
  403f0c:	bf00      	nop
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
  403f0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403f12:	3301      	adds	r3, #1
  403f14:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  403f18:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403f1c:	2b03      	cmp	r3, #3
  403f1e:	f67f ad9a 	bls.w	403a56 <udd_ep_interrupt+0xe>
		}
	}
	return false;
  403f22:	2300      	movs	r3, #0
}
  403f24:	4618      	mov	r0, r3
  403f26:	3738      	adds	r7, #56	; 0x38
  403f28:	46bd      	mov	sp, r7
  403f2a:	bd80      	pop	{r7, pc}
  403f2c:	40084000 	.word	0x40084000
  403f30:	00403835 	.word	0x00403835
  403f34:	00403519 	.word	0x00403519

00403f38 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  403f38:	b480      	push	{r7}
  403f3a:	b089      	sub	sp, #36	; 0x24
  403f3c:	af00      	add	r7, sp, #0
  403f3e:	60f8      	str	r0, [r7, #12]
  403f40:	60b9      	str	r1, [r7, #8]
  403f42:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  403f44:	68bb      	ldr	r3, [r7, #8]
  403f46:	011a      	lsls	r2, r3, #4
  403f48:	687b      	ldr	r3, [r7, #4]
  403f4a:	429a      	cmp	r2, r3
  403f4c:	d802      	bhi.n	403f54 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  403f4e:	2310      	movs	r3, #16
  403f50:	61fb      	str	r3, [r7, #28]
  403f52:	e001      	b.n	403f58 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  403f54:	2308      	movs	r3, #8
  403f56:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  403f58:	687b      	ldr	r3, [r7, #4]
  403f5a:	00da      	lsls	r2, r3, #3
  403f5c:	69fb      	ldr	r3, [r7, #28]
  403f5e:	68b9      	ldr	r1, [r7, #8]
  403f60:	fb01 f303 	mul.w	r3, r1, r3
  403f64:	085b      	lsrs	r3, r3, #1
  403f66:	441a      	add	r2, r3
  403f68:	69fb      	ldr	r3, [r7, #28]
  403f6a:	68b9      	ldr	r1, [r7, #8]
  403f6c:	fb01 f303 	mul.w	r3, r1, r3
  403f70:	fbb2 f3f3 	udiv	r3, r2, r3
  403f74:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  403f76:	69bb      	ldr	r3, [r7, #24]
  403f78:	08db      	lsrs	r3, r3, #3
  403f7a:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  403f7c:	69bb      	ldr	r3, [r7, #24]
  403f7e:	f003 0307 	and.w	r3, r3, #7
  403f82:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  403f84:	697b      	ldr	r3, [r7, #20]
  403f86:	2b00      	cmp	r3, #0
  403f88:	d003      	beq.n	403f92 <usart_set_async_baudrate+0x5a>
  403f8a:	697b      	ldr	r3, [r7, #20]
  403f8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  403f90:	d301      	bcc.n	403f96 <usart_set_async_baudrate+0x5e>
		return 1;
  403f92:	2301      	movs	r3, #1
  403f94:	e00f      	b.n	403fb6 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  403f96:	69fb      	ldr	r3, [r7, #28]
  403f98:	2b08      	cmp	r3, #8
  403f9a:	d105      	bne.n	403fa8 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  403f9c:	68fb      	ldr	r3, [r7, #12]
  403f9e:	685b      	ldr	r3, [r3, #4]
  403fa0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  403fa4:	68fb      	ldr	r3, [r7, #12]
  403fa6:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  403fa8:	693b      	ldr	r3, [r7, #16]
  403faa:	041a      	lsls	r2, r3, #16
  403fac:	697b      	ldr	r3, [r7, #20]
  403fae:	431a      	orrs	r2, r3
  403fb0:	68fb      	ldr	r3, [r7, #12]
  403fb2:	621a      	str	r2, [r3, #32]

	return 0;
  403fb4:	2300      	movs	r3, #0
}
  403fb6:	4618      	mov	r0, r3
  403fb8:	3724      	adds	r7, #36	; 0x24
  403fba:	46bd      	mov	sp, r7
  403fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
  403fc0:	4770      	bx	lr
	...

00403fc4 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  403fc4:	b580      	push	{r7, lr}
  403fc6:	b082      	sub	sp, #8
  403fc8:	af00      	add	r7, sp, #0
  403fca:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  403fcc:	6878      	ldr	r0, [r7, #4]
  403fce:	4b0f      	ldr	r3, [pc, #60]	; (40400c <usart_reset+0x48>)
  403fd0:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  403fd2:	687b      	ldr	r3, [r7, #4]
  403fd4:	2200      	movs	r2, #0
  403fd6:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  403fd8:	687b      	ldr	r3, [r7, #4]
  403fda:	2200      	movs	r2, #0
  403fdc:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  403fde:	687b      	ldr	r3, [r7, #4]
  403fe0:	2200      	movs	r2, #0
  403fe2:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  403fe4:	6878      	ldr	r0, [r7, #4]
  403fe6:	4b0a      	ldr	r3, [pc, #40]	; (404010 <usart_reset+0x4c>)
  403fe8:	4798      	blx	r3
	usart_reset_rx(p_usart);
  403fea:	6878      	ldr	r0, [r7, #4]
  403fec:	4b09      	ldr	r3, [pc, #36]	; (404014 <usart_reset+0x50>)
  403fee:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  403ff0:	6878      	ldr	r0, [r7, #4]
  403ff2:	4b09      	ldr	r3, [pc, #36]	; (404018 <usart_reset+0x54>)
  403ff4:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  403ff6:	6878      	ldr	r0, [r7, #4]
  403ff8:	4b08      	ldr	r3, [pc, #32]	; (40401c <usart_reset+0x58>)
  403ffa:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  403ffc:	6878      	ldr	r0, [r7, #4]
  403ffe:	4b08      	ldr	r3, [pc, #32]	; (404020 <usart_reset+0x5c>)
  404000:	4798      	blx	r3
#endif
}
  404002:	bf00      	nop
  404004:	3708      	adds	r7, #8
  404006:	46bd      	mov	sp, r7
  404008:	bd80      	pop	{r7, pc}
  40400a:	bf00      	nop
  40400c:	004041cd 	.word	0x004041cd
  404010:	004040c3 	.word	0x004040c3
  404014:	004040f7 	.word	0x004040f7
  404018:	00404111 	.word	0x00404111
  40401c:	00404149 	.word	0x00404149
  404020:	0040412d 	.word	0x0040412d

00404024 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  404024:	b580      	push	{r7, lr}
  404026:	b084      	sub	sp, #16
  404028:	af00      	add	r7, sp, #0
  40402a:	60f8      	str	r0, [r7, #12]
  40402c:	60b9      	str	r1, [r7, #8]
  40402e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  404030:	68f8      	ldr	r0, [r7, #12]
  404032:	4b1a      	ldr	r3, [pc, #104]	; (40409c <usart_init_rs232+0x78>)
  404034:	4798      	blx	r3

	ul_reg_val = 0;
  404036:	4b1a      	ldr	r3, [pc, #104]	; (4040a0 <usart_init_rs232+0x7c>)
  404038:	2200      	movs	r2, #0
  40403a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40403c:	68bb      	ldr	r3, [r7, #8]
  40403e:	2b00      	cmp	r3, #0
  404040:	d009      	beq.n	404056 <usart_init_rs232+0x32>
  404042:	68bb      	ldr	r3, [r7, #8]
  404044:	681b      	ldr	r3, [r3, #0]
  404046:	687a      	ldr	r2, [r7, #4]
  404048:	4619      	mov	r1, r3
  40404a:	68f8      	ldr	r0, [r7, #12]
  40404c:	4b15      	ldr	r3, [pc, #84]	; (4040a4 <usart_init_rs232+0x80>)
  40404e:	4798      	blx	r3
  404050:	4603      	mov	r3, r0
  404052:	2b00      	cmp	r3, #0
  404054:	d001      	beq.n	40405a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  404056:	2301      	movs	r3, #1
  404058:	e01b      	b.n	404092 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40405a:	68bb      	ldr	r3, [r7, #8]
  40405c:	685a      	ldr	r2, [r3, #4]
  40405e:	68bb      	ldr	r3, [r7, #8]
  404060:	689b      	ldr	r3, [r3, #8]
  404062:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  404064:	68bb      	ldr	r3, [r7, #8]
  404066:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  404068:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40406a:	68bb      	ldr	r3, [r7, #8]
  40406c:	68db      	ldr	r3, [r3, #12]
  40406e:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  404070:	4b0b      	ldr	r3, [pc, #44]	; (4040a0 <usart_init_rs232+0x7c>)
  404072:	681b      	ldr	r3, [r3, #0]
  404074:	4313      	orrs	r3, r2
  404076:	4a0a      	ldr	r2, [pc, #40]	; (4040a0 <usart_init_rs232+0x7c>)
  404078:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40407a:	4b09      	ldr	r3, [pc, #36]	; (4040a0 <usart_init_rs232+0x7c>)
  40407c:	681b      	ldr	r3, [r3, #0]
  40407e:	4a08      	ldr	r2, [pc, #32]	; (4040a0 <usart_init_rs232+0x7c>)
  404080:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  404082:	68fb      	ldr	r3, [r7, #12]
  404084:	685a      	ldr	r2, [r3, #4]
  404086:	4b06      	ldr	r3, [pc, #24]	; (4040a0 <usart_init_rs232+0x7c>)
  404088:	681b      	ldr	r3, [r3, #0]
  40408a:	431a      	orrs	r2, r3
  40408c:	68fb      	ldr	r3, [r7, #12]
  40408e:	605a      	str	r2, [r3, #4]

	return 0;
  404090:	2300      	movs	r3, #0
}
  404092:	4618      	mov	r0, r3
  404094:	3710      	adds	r7, #16
  404096:	46bd      	mov	sp, r7
  404098:	bd80      	pop	{r7, pc}
  40409a:	bf00      	nop
  40409c:	00403fc5 	.word	0x00403fc5
  4040a0:	20000c88 	.word	0x20000c88
  4040a4:	00403f39 	.word	0x00403f39

004040a8 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4040a8:	b480      	push	{r7}
  4040aa:	b083      	sub	sp, #12
  4040ac:	af00      	add	r7, sp, #0
  4040ae:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4040b0:	687b      	ldr	r3, [r7, #4]
  4040b2:	2240      	movs	r2, #64	; 0x40
  4040b4:	601a      	str	r2, [r3, #0]
}
  4040b6:	bf00      	nop
  4040b8:	370c      	adds	r7, #12
  4040ba:	46bd      	mov	sp, r7
  4040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040c0:	4770      	bx	lr

004040c2 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4040c2:	b480      	push	{r7}
  4040c4:	b083      	sub	sp, #12
  4040c6:	af00      	add	r7, sp, #0
  4040c8:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4040ca:	687b      	ldr	r3, [r7, #4]
  4040cc:	2288      	movs	r2, #136	; 0x88
  4040ce:	601a      	str	r2, [r3, #0]
}
  4040d0:	bf00      	nop
  4040d2:	370c      	adds	r7, #12
  4040d4:	46bd      	mov	sp, r7
  4040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040da:	4770      	bx	lr

004040dc <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4040dc:	b480      	push	{r7}
  4040de:	b083      	sub	sp, #12
  4040e0:	af00      	add	r7, sp, #0
  4040e2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4040e4:	687b      	ldr	r3, [r7, #4]
  4040e6:	2210      	movs	r2, #16
  4040e8:	601a      	str	r2, [r3, #0]
}
  4040ea:	bf00      	nop
  4040ec:	370c      	adds	r7, #12
  4040ee:	46bd      	mov	sp, r7
  4040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040f4:	4770      	bx	lr

004040f6 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4040f6:	b480      	push	{r7}
  4040f8:	b083      	sub	sp, #12
  4040fa:	af00      	add	r7, sp, #0
  4040fc:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4040fe:	687b      	ldr	r3, [r7, #4]
  404100:	2224      	movs	r2, #36	; 0x24
  404102:	601a      	str	r2, [r3, #0]
}
  404104:	bf00      	nop
  404106:	370c      	adds	r7, #12
  404108:	46bd      	mov	sp, r7
  40410a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40410e:	4770      	bx	lr

00404110 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  404110:	b480      	push	{r7}
  404112:	b083      	sub	sp, #12
  404114:	af00      	add	r7, sp, #0
  404116:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  404118:	687b      	ldr	r3, [r7, #4]
  40411a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40411e:	601a      	str	r2, [r3, #0]
}
  404120:	bf00      	nop
  404122:	370c      	adds	r7, #12
  404124:	46bd      	mov	sp, r7
  404126:	f85d 7b04 	ldr.w	r7, [sp], #4
  40412a:	4770      	bx	lr

0040412c <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  40412c:	b480      	push	{r7}
  40412e:	b083      	sub	sp, #12
  404130:	af00      	add	r7, sp, #0
  404132:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  404134:	687b      	ldr	r3, [r7, #4]
  404136:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  40413a:	601a      	str	r2, [r3, #0]
}
  40413c:	bf00      	nop
  40413e:	370c      	adds	r7, #12
  404140:	46bd      	mov	sp, r7
  404142:	f85d 7b04 	ldr.w	r7, [sp], #4
  404146:	4770      	bx	lr

00404148 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  404148:	b480      	push	{r7}
  40414a:	b083      	sub	sp, #12
  40414c:	af00      	add	r7, sp, #0
  40414e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  404150:	687b      	ldr	r3, [r7, #4]
  404152:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  404156:	601a      	str	r2, [r3, #0]
}
  404158:	bf00      	nop
  40415a:	370c      	adds	r7, #12
  40415c:	46bd      	mov	sp, r7
  40415e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404162:	4770      	bx	lr

00404164 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  404164:	b480      	push	{r7}
  404166:	b083      	sub	sp, #12
  404168:	af00      	add	r7, sp, #0
  40416a:	6078      	str	r0, [r7, #4]
  40416c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40416e:	687b      	ldr	r3, [r7, #4]
  404170:	695b      	ldr	r3, [r3, #20]
  404172:	f003 0302 	and.w	r3, r3, #2
  404176:	2b00      	cmp	r3, #0
  404178:	d101      	bne.n	40417e <usart_write+0x1a>
		return 1;
  40417a:	2301      	movs	r3, #1
  40417c:	e005      	b.n	40418a <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40417e:	683b      	ldr	r3, [r7, #0]
  404180:	f3c3 0208 	ubfx	r2, r3, #0, #9
  404184:	687b      	ldr	r3, [r7, #4]
  404186:	61da      	str	r2, [r3, #28]
	return 0;
  404188:	2300      	movs	r3, #0
}
  40418a:	4618      	mov	r0, r3
  40418c:	370c      	adds	r7, #12
  40418e:	46bd      	mov	sp, r7
  404190:	f85d 7b04 	ldr.w	r7, [sp], #4
  404194:	4770      	bx	lr

00404196 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  404196:	b480      	push	{r7}
  404198:	b083      	sub	sp, #12
  40419a:	af00      	add	r7, sp, #0
  40419c:	6078      	str	r0, [r7, #4]
  40419e:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4041a0:	687b      	ldr	r3, [r7, #4]
  4041a2:	695b      	ldr	r3, [r3, #20]
  4041a4:	f003 0301 	and.w	r3, r3, #1
  4041a8:	2b00      	cmp	r3, #0
  4041aa:	d101      	bne.n	4041b0 <usart_read+0x1a>
		return 1;
  4041ac:	2301      	movs	r3, #1
  4041ae:	e006      	b.n	4041be <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4041b0:	687b      	ldr	r3, [r7, #4]
  4041b2:	699b      	ldr	r3, [r3, #24]
  4041b4:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4041b8:	683b      	ldr	r3, [r7, #0]
  4041ba:	601a      	str	r2, [r3, #0]

	return 0;
  4041bc:	2300      	movs	r3, #0
}
  4041be:	4618      	mov	r0, r3
  4041c0:	370c      	adds	r7, #12
  4041c2:	46bd      	mov	sp, r7
  4041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4041c8:	4770      	bx	lr
	...

004041cc <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4041cc:	b480      	push	{r7}
  4041ce:	b083      	sub	sp, #12
  4041d0:	af00      	add	r7, sp, #0
  4041d2:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4041d4:	687b      	ldr	r3, [r7, #4]
  4041d6:	4a04      	ldr	r2, [pc, #16]	; (4041e8 <usart_disable_writeprotect+0x1c>)
  4041d8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4041dc:	bf00      	nop
  4041de:	370c      	adds	r7, #12
  4041e0:	46bd      	mov	sp, r7
  4041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4041e6:	4770      	bx	lr
  4041e8:	55534100 	.word	0x55534100

004041ec <USART0_Handler>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
  4041ec:	b580      	push	{r7, lr}
  4041ee:	b082      	sub	sp, #8
  4041f0:	af00      	add	r7, sp, #0
	uint8_t temp;
#if SAMD || SAMR21 || SAML21 || SAMR30
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#elif SAM4E || SAM4S
	usart_serial_read_packet((Usart *)USART_HOST, &temp, 1);
  4041f2:	1dfb      	adds	r3, r7, #7
  4041f4:	2201      	movs	r2, #1
  4041f6:	4619      	mov	r1, r3
  4041f8:	4813      	ldr	r0, [pc, #76]	; (404248 <USART0_Handler+0x5c>)
  4041fa:	4b14      	ldr	r3, [pc, #80]	; (40424c <USART0_Handler+0x60>)
  4041fc:	4798      	blx	r3
  4041fe:	b672      	cpsid	i
  404200:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
  404204:	4b12      	ldr	r3, [pc, #72]	; (404250 <USART0_Handler+0x64>)
  404206:	2200      	movs	r2, #0
  404208:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
  40420a:	4b12      	ldr	r3, [pc, #72]	; (404254 <USART0_Handler+0x68>)
  40420c:	781b      	ldrb	r3, [r3, #0]
  40420e:	461a      	mov	r2, r3
  404210:	79f9      	ldrb	r1, [r7, #7]
  404212:	4b11      	ldr	r3, [pc, #68]	; (404258 <USART0_Handler+0x6c>)
  404214:	5499      	strb	r1, [r3, r2]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
  404216:	4b0f      	ldr	r3, [pc, #60]	; (404254 <USART0_Handler+0x68>)
  404218:	781b      	ldrb	r3, [r3, #0]
  40421a:	2b9b      	cmp	r3, #155	; 0x9b
  40421c:	d103      	bne.n	404226 <USART0_Handler+0x3a>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
  40421e:	4b0d      	ldr	r3, [pc, #52]	; (404254 <USART0_Handler+0x68>)
  404220:	2200      	movs	r2, #0
  404222:	701a      	strb	r2, [r3, #0]
  404224:	e005      	b.n	404232 <USART0_Handler+0x46>
	} else {
		serial_rx_buf_tail++;
  404226:	4b0b      	ldr	r3, [pc, #44]	; (404254 <USART0_Handler+0x68>)
  404228:	781b      	ldrb	r3, [r3, #0]
  40422a:	3301      	adds	r3, #1
  40422c:	b2da      	uxtb	r2, r3
  40422e:	4b09      	ldr	r3, [pc, #36]	; (404254 <USART0_Handler+0x68>)
  404230:	701a      	strb	r2, [r3, #0]
	}

	cpu_irq_enable();
  404232:	4b07      	ldr	r3, [pc, #28]	; (404250 <USART0_Handler+0x64>)
  404234:	2201      	movs	r2, #1
  404236:	701a      	strb	r2, [r3, #0]
  404238:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40423c:	b662      	cpsie	i
}
  40423e:	bf00      	nop
  404240:	3708      	adds	r7, #8
  404242:	46bd      	mov	sp, r7
  404244:	bd80      	pop	{r7, pc}
  404246:	bf00      	nop
  404248:	400a0000 	.word	0x400a0000
  40424c:	00400319 	.word	0x00400319
  404250:	200000a2 	.word	0x200000a2
  404254:	20000d28 	.word	0x20000d28
  404258:	20000c8c 	.word	0x20000c8c

0040425c <disable_write_protect>:
uint32_t *const p_PIO_OER_PIOA = (uint32_t *) PIO_OER_PIOA;
uint32_t *const p_PIO_SODR_PIOA = (uint32_t *) PIO_SODR_PIOA;
uint32_t *const p_PIO_CODR_PIOA = (uint32_t *) PIO_CODR_PIOA;

void disable_write_protect()
{
  40425c:	b480      	push	{r7}
  40425e:	af00      	add	r7, sp, #0
	*p_PMC_WPMR = 0;
  404260:	4b11      	ldr	r3, [pc, #68]	; (4042a8 <disable_write_protect+0x4c>)
  404262:	2200      	movs	r2, #0
  404264:	601a      	str	r2, [r3, #0]
	*p_PMC_WPMR = WPKEY_PMC_WPMR;
  404266:	4b10      	ldr	r3, [pc, #64]	; (4042a8 <disable_write_protect+0x4c>)
  404268:	4a10      	ldr	r2, [pc, #64]	; (4042ac <disable_write_protect+0x50>)
  40426a:	601a      	str	r2, [r3, #0]
	*p_PMC_WPMR &= ~(1 << WPEN); // clear WPEN: disables the write protection if WPKEY corresponds to 0x504D43 (PMC in ASCII).
  40426c:	4a0e      	ldr	r2, [pc, #56]	; (4042a8 <disable_write_protect+0x4c>)
  40426e:	4b0e      	ldr	r3, [pc, #56]	; (4042a8 <disable_write_protect+0x4c>)
  404270:	681b      	ldr	r3, [r3, #0]
  404272:	f023 0301 	bic.w	r3, r3, #1
  404276:	6013      	str	r3, [r2, #0]
	*p_PMC_PCER0 |= (1 << 9);    // Enables the peripheral clock of Peripheral ID 9, i.e. PIOA Controller 
  404278:	4a0d      	ldr	r2, [pc, #52]	; (4042b0 <disable_write_protect+0x54>)
  40427a:	4b0d      	ldr	r3, [pc, #52]	; (4042b0 <disable_write_protect+0x54>)
  40427c:	681b      	ldr	r3, [r3, #0]
  40427e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  404282:	6013      	str	r3, [r2, #0]

	*p_PIO_WPMR_PIOA = 0;
  404284:	4b0b      	ldr	r3, [pc, #44]	; (4042b4 <disable_write_protect+0x58>)
  404286:	2200      	movs	r2, #0
  404288:	601a      	str	r2, [r3, #0]
	*p_PIO_WPMR_PIOA = WPKEY_PIO_WPMR;
  40428a:	4b0a      	ldr	r3, [pc, #40]	; (4042b4 <disable_write_protect+0x58>)
  40428c:	4a0a      	ldr	r2, [pc, #40]	; (4042b8 <disable_write_protect+0x5c>)
  40428e:	601a      	str	r2, [r3, #0]
	*p_PIO_WPMR_PIOA &= ~(1 << WPEN); //Disables the write protection if WPKEY corresponds to 0x50494F (PIO in ASCII).
  404290:	4a08      	ldr	r2, [pc, #32]	; (4042b4 <disable_write_protect+0x58>)
  404292:	4b08      	ldr	r3, [pc, #32]	; (4042b4 <disable_write_protect+0x58>)
  404294:	681b      	ldr	r3, [r3, #0]
  404296:	f023 0301 	bic.w	r3, r3, #1
  40429a:	6013      	str	r3, [r2, #0]
	
}
  40429c:	bf00      	nop
  40429e:	46bd      	mov	sp, r7
  4042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4042a4:	4770      	bx	lr
  4042a6:	bf00      	nop
  4042a8:	400e04e4 	.word	0x400e04e4
  4042ac:	00504d43 	.word	0x00504d43
  4042b0:	400e0410 	.word	0x400e0410
  4042b4:	400e0ee4 	.word	0x400e0ee4
  4042b8:	0050494f 	.word	0x0050494f

004042bc <enable_pin>:

void enable_pin(){
  4042bc:	b480      	push	{r7}
  4042be:	af00      	add	r7, sp, #0
	*p_PIO_PER_PIOA |= (1<<1); // Enable pin PA1 to be controlled
  4042c0:	4a08      	ldr	r2, [pc, #32]	; (4042e4 <enable_pin+0x28>)
  4042c2:	4b08      	ldr	r3, [pc, #32]	; (4042e4 <enable_pin+0x28>)
  4042c4:	681b      	ldr	r3, [r3, #0]
  4042c6:	f043 0302 	orr.w	r3, r3, #2
  4042ca:	6013      	str	r3, [r2, #0]
	*p_PIO_OER_PIOA |= (1<<1); // Enables the output on the I/O line PA1
  4042cc:	4a06      	ldr	r2, [pc, #24]	; (4042e8 <enable_pin+0x2c>)
  4042ce:	4b06      	ldr	r3, [pc, #24]	; (4042e8 <enable_pin+0x2c>)
  4042d0:	681b      	ldr	r3, [r3, #0]
  4042d2:	f043 0302 	orr.w	r3, r3, #2
  4042d6:	6013      	str	r3, [r2, #0]
}
  4042d8:	bf00      	nop
  4042da:	46bd      	mov	sp, r7
  4042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4042e0:	4770      	bx	lr
  4042e2:	bf00      	nop
  4042e4:	400e0e00 	.word	0x400e0e00
  4042e8:	400e0e10 	.word	0x400e0e10

004042ec <osc_enable>:
{
  4042ec:	b580      	push	{r7, lr}
  4042ee:	b082      	sub	sp, #8
  4042f0:	af00      	add	r7, sp, #0
  4042f2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4042f4:	687b      	ldr	r3, [r7, #4]
  4042f6:	2b07      	cmp	r3, #7
  4042f8:	d831      	bhi.n	40435e <osc_enable+0x72>
  4042fa:	a201      	add	r2, pc, #4	; (adr r2, 404300 <osc_enable+0x14>)
  4042fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404300:	0040435d 	.word	0x0040435d
  404304:	00404321 	.word	0x00404321
  404308:	00404329 	.word	0x00404329
  40430c:	00404331 	.word	0x00404331
  404310:	00404339 	.word	0x00404339
  404314:	00404341 	.word	0x00404341
  404318:	00404349 	.word	0x00404349
  40431c:	00404353 	.word	0x00404353
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  404320:	2000      	movs	r0, #0
  404322:	4b11      	ldr	r3, [pc, #68]	; (404368 <osc_enable+0x7c>)
  404324:	4798      	blx	r3
		break;
  404326:	e01a      	b.n	40435e <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  404328:	2001      	movs	r0, #1
  40432a:	4b0f      	ldr	r3, [pc, #60]	; (404368 <osc_enable+0x7c>)
  40432c:	4798      	blx	r3
		break;
  40432e:	e016      	b.n	40435e <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  404330:	2000      	movs	r0, #0
  404332:	4b0e      	ldr	r3, [pc, #56]	; (40436c <osc_enable+0x80>)
  404334:	4798      	blx	r3
		break;
  404336:	e012      	b.n	40435e <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  404338:	2010      	movs	r0, #16
  40433a:	4b0c      	ldr	r3, [pc, #48]	; (40436c <osc_enable+0x80>)
  40433c:	4798      	blx	r3
		break;
  40433e:	e00e      	b.n	40435e <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  404340:	2020      	movs	r0, #32
  404342:	4b0a      	ldr	r3, [pc, #40]	; (40436c <osc_enable+0x80>)
  404344:	4798      	blx	r3
		break;
  404346:	e00a      	b.n	40435e <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  404348:	213e      	movs	r1, #62	; 0x3e
  40434a:	2000      	movs	r0, #0
  40434c:	4b08      	ldr	r3, [pc, #32]	; (404370 <osc_enable+0x84>)
  40434e:	4798      	blx	r3
		break;
  404350:	e005      	b.n	40435e <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  404352:	213e      	movs	r1, #62	; 0x3e
  404354:	2001      	movs	r0, #1
  404356:	4b06      	ldr	r3, [pc, #24]	; (404370 <osc_enable+0x84>)
  404358:	4798      	blx	r3
		break;
  40435a:	e000      	b.n	40435e <osc_enable+0x72>
		break;
  40435c:	bf00      	nop
}
  40435e:	bf00      	nop
  404360:	3708      	adds	r7, #8
  404362:	46bd      	mov	sp, r7
  404364:	bd80      	pop	{r7, pc}
  404366:	bf00      	nop
  404368:	00404bdd 	.word	0x00404bdd
  40436c:	00404c49 	.word	0x00404c49
  404370:	00404cb9 	.word	0x00404cb9

00404374 <osc_is_ready>:
{
  404374:	b580      	push	{r7, lr}
  404376:	b082      	sub	sp, #8
  404378:	af00      	add	r7, sp, #0
  40437a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40437c:	687b      	ldr	r3, [r7, #4]
  40437e:	2b07      	cmp	r3, #7
  404380:	d826      	bhi.n	4043d0 <osc_is_ready+0x5c>
  404382:	a201      	add	r2, pc, #4	; (adr r2, 404388 <osc_is_ready+0x14>)
  404384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404388:	004043a9 	.word	0x004043a9
  40438c:	004043ad 	.word	0x004043ad
  404390:	004043ad 	.word	0x004043ad
  404394:	004043bf 	.word	0x004043bf
  404398:	004043bf 	.word	0x004043bf
  40439c:	004043bf 	.word	0x004043bf
  4043a0:	004043bf 	.word	0x004043bf
  4043a4:	004043bf 	.word	0x004043bf
		return 1;
  4043a8:	2301      	movs	r3, #1
  4043aa:	e012      	b.n	4043d2 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  4043ac:	4b0b      	ldr	r3, [pc, #44]	; (4043dc <osc_is_ready+0x68>)
  4043ae:	4798      	blx	r3
  4043b0:	4603      	mov	r3, r0
  4043b2:	2b00      	cmp	r3, #0
  4043b4:	bf14      	ite	ne
  4043b6:	2301      	movne	r3, #1
  4043b8:	2300      	moveq	r3, #0
  4043ba:	b2db      	uxtb	r3, r3
  4043bc:	e009      	b.n	4043d2 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  4043be:	4b08      	ldr	r3, [pc, #32]	; (4043e0 <osc_is_ready+0x6c>)
  4043c0:	4798      	blx	r3
  4043c2:	4603      	mov	r3, r0
  4043c4:	2b00      	cmp	r3, #0
  4043c6:	bf14      	ite	ne
  4043c8:	2301      	movne	r3, #1
  4043ca:	2300      	moveq	r3, #0
  4043cc:	b2db      	uxtb	r3, r3
  4043ce:	e000      	b.n	4043d2 <osc_is_ready+0x5e>
	return 0;
  4043d0:	2300      	movs	r3, #0
}
  4043d2:	4618      	mov	r0, r3
  4043d4:	3708      	adds	r7, #8
  4043d6:	46bd      	mov	sp, r7
  4043d8:	bd80      	pop	{r7, pc}
  4043da:	bf00      	nop
  4043dc:	00404c15 	.word	0x00404c15
  4043e0:	00404d31 	.word	0x00404d31

004043e4 <osc_get_rate>:
{
  4043e4:	b480      	push	{r7}
  4043e6:	b083      	sub	sp, #12
  4043e8:	af00      	add	r7, sp, #0
  4043ea:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4043ec:	687b      	ldr	r3, [r7, #4]
  4043ee:	2b07      	cmp	r3, #7
  4043f0:	d825      	bhi.n	40443e <osc_get_rate+0x5a>
  4043f2:	a201      	add	r2, pc, #4	; (adr r2, 4043f8 <osc_get_rate+0x14>)
  4043f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4043f8:	00404419 	.word	0x00404419
  4043fc:	0040441f 	.word	0x0040441f
  404400:	00404425 	.word	0x00404425
  404404:	0040442b 	.word	0x0040442b
  404408:	0040442f 	.word	0x0040442f
  40440c:	00404433 	.word	0x00404433
  404410:	00404437 	.word	0x00404437
  404414:	0040443b 	.word	0x0040443b
		return OSC_SLCK_32K_RC_HZ;
  404418:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40441c:	e010      	b.n	404440 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40441e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  404422:	e00d      	b.n	404440 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  404424:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  404428:	e00a      	b.n	404440 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40442a:	4b08      	ldr	r3, [pc, #32]	; (40444c <osc_get_rate+0x68>)
  40442c:	e008      	b.n	404440 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40442e:	4b08      	ldr	r3, [pc, #32]	; (404450 <osc_get_rate+0x6c>)
  404430:	e006      	b.n	404440 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  404432:	4b08      	ldr	r3, [pc, #32]	; (404454 <osc_get_rate+0x70>)
  404434:	e004      	b.n	404440 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  404436:	4b07      	ldr	r3, [pc, #28]	; (404454 <osc_get_rate+0x70>)
  404438:	e002      	b.n	404440 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40443a:	4b06      	ldr	r3, [pc, #24]	; (404454 <osc_get_rate+0x70>)
  40443c:	e000      	b.n	404440 <osc_get_rate+0x5c>
	return 0;
  40443e:	2300      	movs	r3, #0
}
  404440:	4618      	mov	r0, r3
  404442:	370c      	adds	r7, #12
  404444:	46bd      	mov	sp, r7
  404446:	f85d 7b04 	ldr.w	r7, [sp], #4
  40444a:	4770      	bx	lr
  40444c:	003d0900 	.word	0x003d0900
  404450:	007a1200 	.word	0x007a1200
  404454:	00b71b00 	.word	0x00b71b00

00404458 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  404458:	b580      	push	{r7, lr}
  40445a:	b082      	sub	sp, #8
  40445c:	af00      	add	r7, sp, #0
  40445e:	4603      	mov	r3, r0
  404460:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  404462:	bf00      	nop
  404464:	79fb      	ldrb	r3, [r7, #7]
  404466:	4618      	mov	r0, r3
  404468:	4b05      	ldr	r3, [pc, #20]	; (404480 <osc_wait_ready+0x28>)
  40446a:	4798      	blx	r3
  40446c:	4603      	mov	r3, r0
  40446e:	f083 0301 	eor.w	r3, r3, #1
  404472:	b2db      	uxtb	r3, r3
  404474:	2b00      	cmp	r3, #0
  404476:	d1f5      	bne.n	404464 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  404478:	bf00      	nop
  40447a:	3708      	adds	r7, #8
  40447c:	46bd      	mov	sp, r7
  40447e:	bd80      	pop	{r7, pc}
  404480:	00404375 	.word	0x00404375

00404484 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  404484:	b580      	push	{r7, lr}
  404486:	b086      	sub	sp, #24
  404488:	af00      	add	r7, sp, #0
  40448a:	60f8      	str	r0, [r7, #12]
  40448c:	607a      	str	r2, [r7, #4]
  40448e:	603b      	str	r3, [r7, #0]
  404490:	460b      	mov	r3, r1
  404492:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  404494:	7afb      	ldrb	r3, [r7, #11]
  404496:	4618      	mov	r0, r3
  404498:	4b0d      	ldr	r3, [pc, #52]	; (4044d0 <pll_config_init+0x4c>)
  40449a:	4798      	blx	r3
  40449c:	4602      	mov	r2, r0
  40449e:	687b      	ldr	r3, [r7, #4]
  4044a0:	fbb2 f3f3 	udiv	r3, r2, r3
  4044a4:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4044a6:	697b      	ldr	r3, [r7, #20]
  4044a8:	683a      	ldr	r2, [r7, #0]
  4044aa:	fb02 f303 	mul.w	r3, r2, r3
  4044ae:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | \
  4044b0:	683b      	ldr	r3, [r7, #0]
  4044b2:	3b01      	subs	r3, #1
  4044b4:	041a      	lsls	r2, r3, #16
  4044b6:	4b07      	ldr	r3, [pc, #28]	; (4044d4 <pll_config_init+0x50>)
  4044b8:	4013      	ands	r3, r2
  4044ba:	687a      	ldr	r2, [r7, #4]
  4044bc:	b2d2      	uxtb	r2, r2
  4044be:	4313      	orrs	r3, r2
  4044c0:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4044c4:	68fb      	ldr	r3, [r7, #12]
  4044c6:	601a      	str	r2, [r3, #0]
			CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
}
  4044c8:	bf00      	nop
  4044ca:	3718      	adds	r7, #24
  4044cc:	46bd      	mov	sp, r7
  4044ce:	bd80      	pop	{r7, pc}
  4044d0:	004043e5 	.word	0x004043e5
  4044d4:	07ff0000 	.word	0x07ff0000

004044d8 <pll_enable>:
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4044d8:	b580      	push	{r7, lr}
  4044da:	b082      	sub	sp, #8
  4044dc:	af00      	add	r7, sp, #0
  4044de:	6078      	str	r0, [r7, #4]
  4044e0:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4044e2:	683b      	ldr	r3, [r7, #0]
  4044e4:	2b00      	cmp	r3, #0
  4044e6:	d107      	bne.n	4044f8 <pll_enable+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
  4044e8:	4b05      	ldr	r3, [pc, #20]	; (404500 <pll_enable+0x28>)
  4044ea:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4044ec:	4a05      	ldr	r2, [pc, #20]	; (404504 <pll_enable+0x2c>)
  4044ee:	687b      	ldr	r3, [r7, #4]
  4044f0:	681b      	ldr	r3, [r3, #0]
  4044f2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4044f6:	6293      	str	r3, [r2, #40]	; 0x28
	}
}
  4044f8:	bf00      	nop
  4044fa:	3708      	adds	r7, #8
  4044fc:	46bd      	mov	sp, r7
  4044fe:	bd80      	pop	{r7, pc}
  404500:	00404d4d 	.word	0x00404d4d
  404504:	400e0400 	.word	0x400e0400

00404508 <pll_is_locked>:
		pmc_disable_pllack();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  404508:	b580      	push	{r7, lr}
  40450a:	b082      	sub	sp, #8
  40450c:	af00      	add	r7, sp, #0
  40450e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	UNUSED(ul_pll_id);
	return pmc_is_locked_pllack();
  404510:	4b03      	ldr	r3, [pc, #12]	; (404520 <pll_is_locked+0x18>)
  404512:	4798      	blx	r3
  404514:	4603      	mov	r3, r0
}
  404516:	4618      	mov	r0, r3
  404518:	3708      	adds	r7, #8
  40451a:	46bd      	mov	sp, r7
  40451c:	bd80      	pop	{r7, pc}
  40451e:	bf00      	nop
  404520:	00404d69 	.word	0x00404d69

00404524 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  404524:	b580      	push	{r7, lr}
  404526:	b082      	sub	sp, #8
  404528:	af00      	add	r7, sp, #0
  40452a:	4603      	mov	r3, r0
  40452c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40452e:	79fb      	ldrb	r3, [r7, #7]
  404530:	3b03      	subs	r3, #3
  404532:	2b04      	cmp	r3, #4
  404534:	d808      	bhi.n	404548 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  404536:	79fb      	ldrb	r3, [r7, #7]
  404538:	4618      	mov	r0, r3
  40453a:	4b06      	ldr	r3, [pc, #24]	; (404554 <pll_enable_source+0x30>)
  40453c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40453e:	79fb      	ldrb	r3, [r7, #7]
  404540:	4618      	mov	r0, r3
  404542:	4b05      	ldr	r3, [pc, #20]	; (404558 <pll_enable_source+0x34>)
  404544:	4798      	blx	r3
		break;
  404546:	e000      	b.n	40454a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  404548:	bf00      	nop
	}
}
  40454a:	bf00      	nop
  40454c:	3708      	adds	r7, #8
  40454e:	46bd      	mov	sp, r7
  404550:	bd80      	pop	{r7, pc}
  404552:	bf00      	nop
  404554:	004042ed 	.word	0x004042ed
  404558:	00404459 	.word	0x00404459

0040455c <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  40455c:	b580      	push	{r7, lr}
  40455e:	b082      	sub	sp, #8
  404560:	af00      	add	r7, sp, #0
  404562:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  404564:	bf00      	nop
  404566:	6878      	ldr	r0, [r7, #4]
  404568:	4b04      	ldr	r3, [pc, #16]	; (40457c <pll_wait_for_lock+0x20>)
  40456a:	4798      	blx	r3
  40456c:	4603      	mov	r3, r0
  40456e:	2b00      	cmp	r3, #0
  404570:	d0f9      	beq.n	404566 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  404572:	2300      	movs	r3, #0
}
  404574:	4618      	mov	r0, r3
  404576:	3708      	adds	r7, #8
  404578:	46bd      	mov	sp, r7
  40457a:	bd80      	pop	{r7, pc}
  40457c:	00404509 	.word	0x00404509

00404580 <sysclk_get_main_hz>:
{
  404580:	b580      	push	{r7, lr}
  404582:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  404584:	2006      	movs	r0, #6
  404586:	4b03      	ldr	r3, [pc, #12]	; (404594 <sysclk_get_main_hz+0x14>)
  404588:	4798      	blx	r3
  40458a:	4603      	mov	r3, r0
  40458c:	011b      	lsls	r3, r3, #4
}
  40458e:	4618      	mov	r0, r3
  404590:	bd80      	pop	{r7, pc}
  404592:	bf00      	nop
  404594:	004043e5 	.word	0x004043e5

00404598 <sysclk_get_cpu_hz>:
{
  404598:	b580      	push	{r7, lr}
  40459a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40459c:	4b02      	ldr	r3, [pc, #8]	; (4045a8 <sysclk_get_cpu_hz+0x10>)
  40459e:	4798      	blx	r3
  4045a0:	4603      	mov	r3, r0
  4045a2:	085b      	lsrs	r3, r3, #1
}
  4045a4:	4618      	mov	r0, r3
  4045a6:	bd80      	pop	{r7, pc}
  4045a8:	00404581 	.word	0x00404581

004045ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4045ac:	b590      	push	{r4, r7, lr}
  4045ae:	b083      	sub	sp, #12
  4045b0:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4045b2:	4811      	ldr	r0, [pc, #68]	; (4045f8 <sysclk_init+0x4c>)
  4045b4:	4b11      	ldr	r3, [pc, #68]	; (4045fc <sysclk_init+0x50>)
  4045b6:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  4045b8:	2006      	movs	r0, #6
  4045ba:	4b11      	ldr	r3, [pc, #68]	; (404600 <sysclk_init+0x54>)
  4045bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4045be:	1d38      	adds	r0, r7, #4
  4045c0:	2310      	movs	r3, #16
  4045c2:	2201      	movs	r2, #1
  4045c4:	2106      	movs	r1, #6
  4045c6:	4c0f      	ldr	r4, [pc, #60]	; (404604 <sysclk_init+0x58>)
  4045c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4045ca:	1d3b      	adds	r3, r7, #4
  4045cc:	2100      	movs	r1, #0
  4045ce:	4618      	mov	r0, r3
  4045d0:	4b0d      	ldr	r3, [pc, #52]	; (404608 <sysclk_init+0x5c>)
  4045d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4045d4:	2000      	movs	r0, #0
  4045d6:	4b0d      	ldr	r3, [pc, #52]	; (40460c <sysclk_init+0x60>)
  4045d8:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4045da:	2010      	movs	r0, #16
  4045dc:	4b0c      	ldr	r3, [pc, #48]	; (404610 <sysclk_init+0x64>)
  4045de:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4045e0:	4b0c      	ldr	r3, [pc, #48]	; (404614 <sysclk_init+0x68>)
  4045e2:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4045e4:	4b0c      	ldr	r3, [pc, #48]	; (404618 <sysclk_init+0x6c>)
  4045e6:	4798      	blx	r3
  4045e8:	4603      	mov	r3, r0
  4045ea:	4618      	mov	r0, r3
  4045ec:	4b03      	ldr	r3, [pc, #12]	; (4045fc <sysclk_init+0x50>)
  4045ee:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4045f0:	bf00      	nop
  4045f2:	370c      	adds	r7, #12
  4045f4:	46bd      	mov	sp, r7
  4045f6:	bd90      	pop	{r4, r7, pc}
  4045f8:	07270e00 	.word	0x07270e00
  4045fc:	0040519d 	.word	0x0040519d
  404600:	00404525 	.word	0x00404525
  404604:	00404485 	.word	0x00404485
  404608:	004044d9 	.word	0x004044d9
  40460c:	0040455d 	.word	0x0040455d
  404610:	00404b59 	.word	0x00404b59
  404614:	00405035 	.word	0x00405035
  404618:	00404599 	.word	0x00404599

0040461c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40461c:	b580      	push	{r7, lr}
  40461e:	b082      	sub	sp, #8
  404620:	af00      	add	r7, sp, #0
  404622:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  404624:	6878      	ldr	r0, [r7, #4]
  404626:	4b03      	ldr	r3, [pc, #12]	; (404634 <sysclk_enable_peripheral_clock+0x18>)
  404628:	4798      	blx	r3
}
  40462a:	bf00      	nop
  40462c:	3708      	adds	r7, #8
  40462e:	46bd      	mov	sp, r7
  404630:	bd80      	pop	{r7, pc}
  404632:	bf00      	nop
  404634:	00404d85 	.word	0x00404d85

00404638 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  404638:	b580      	push	{r7, lr}
  40463a:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  40463c:	2009      	movs	r0, #9
  40463e:	4b08      	ldr	r3, [pc, #32]	; (404660 <ioport_init+0x28>)
  404640:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  404642:	200a      	movs	r0, #10
  404644:	4b06      	ldr	r3, [pc, #24]	; (404660 <ioport_init+0x28>)
  404646:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  404648:	200b      	movs	r0, #11
  40464a:	4b05      	ldr	r3, [pc, #20]	; (404660 <ioport_init+0x28>)
  40464c:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  40464e:	200c      	movs	r0, #12
  404650:	4b03      	ldr	r3, [pc, #12]	; (404660 <ioport_init+0x28>)
  404652:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  404654:	200d      	movs	r0, #13
  404656:	4b02      	ldr	r3, [pc, #8]	; (404660 <ioport_init+0x28>)
  404658:	4798      	blx	r3
	arch_ioport_init();
}
  40465a:	bf00      	nop
  40465c:	bd80      	pop	{r7, pc}
  40465e:	bf00      	nop
  404660:	0040461d 	.word	0x0040461d

00404664 <ioport_disable_port>:
 * \param port IOPORT port to disable
 * \param mask Pin mask of pins to disable
 */
static inline void ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
  404664:	b480      	push	{r7}
  404666:	b087      	sub	sp, #28
  404668:	af00      	add	r7, sp, #0
  40466a:	6078      	str	r0, [r7, #4]
  40466c:	6039      	str	r1, [r7, #0]
  40466e:	687b      	ldr	r3, [r7, #4]
  404670:	617b      	str	r3, [r7, #20]
  404672:	683b      	ldr	r3, [r7, #0]
  404674:	613b      	str	r3, [r7, #16]
  404676:	697b      	ldr	r3, [r7, #20]
  404678:	60fb      	str	r3, [r7, #12]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40467a:	68fb      	ldr	r3, [r7, #12]
  40467c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  404680:	f203 7307 	addw	r3, r3, #1799	; 0x707
  404684:	025b      	lsls	r3, r3, #9
  404686:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  404688:	693b      	ldr	r3, [r7, #16]
  40468a:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_port(port, mask);
}
  40468c:	bf00      	nop
  40468e:	371c      	adds	r7, #28
  404690:	46bd      	mov	sp, r7
  404692:	f85d 7b04 	ldr.w	r7, [sp], #4
  404696:	4770      	bx	lr

00404698 <ioport_set_port_mode>:
 * \param mode Mode masks to configure for the specified pins (\ref
 * ioport_modes)
 */
static inline void ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
  404698:	b480      	push	{r7}
  40469a:	b08b      	sub	sp, #44	; 0x2c
  40469c:	af00      	add	r7, sp, #0
  40469e:	60f8      	str	r0, [r7, #12]
  4046a0:	60b9      	str	r1, [r7, #8]
  4046a2:	607a      	str	r2, [r7, #4]
  4046a4:	68fb      	ldr	r3, [r7, #12]
  4046a6:	627b      	str	r3, [r7, #36]	; 0x24
  4046a8:	68bb      	ldr	r3, [r7, #8]
  4046aa:	623b      	str	r3, [r7, #32]
  4046ac:	687b      	ldr	r3, [r7, #4]
  4046ae:	61fb      	str	r3, [r7, #28]
  4046b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4046b2:	61bb      	str	r3, [r7, #24]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4046b4:	69bb      	ldr	r3, [r7, #24]
  4046b6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4046ba:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4046be:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4046c0:	617b      	str	r3, [r7, #20]

	if (mode & IOPORT_MODE_PULLUP) {
  4046c2:	69fb      	ldr	r3, [r7, #28]
  4046c4:	f003 0308 	and.w	r3, r3, #8
  4046c8:	2b00      	cmp	r3, #0
  4046ca:	d003      	beq.n	4046d4 <ioport_set_port_mode+0x3c>
		base->PIO_PUER = mask;
  4046cc:	697b      	ldr	r3, [r7, #20]
  4046ce:	6a3a      	ldr	r2, [r7, #32]
  4046d0:	665a      	str	r2, [r3, #100]	; 0x64
  4046d2:	e002      	b.n	4046da <ioport_set_port_mode+0x42>
	} else {
		base->PIO_PUDR = mask;
  4046d4:	697b      	ldr	r3, [r7, #20]
  4046d6:	6a3a      	ldr	r2, [r7, #32]
  4046d8:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4046da:	69fb      	ldr	r3, [r7, #28]
  4046dc:	f003 0310 	and.w	r3, r3, #16
  4046e0:	2b00      	cmp	r3, #0
  4046e2:	d004      	beq.n	4046ee <ioport_set_port_mode+0x56>
		base->PIO_PPDER = mask;
  4046e4:	697b      	ldr	r3, [r7, #20]
  4046e6:	6a3a      	ldr	r2, [r7, #32]
  4046e8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4046ec:	e003      	b.n	4046f6 <ioport_set_port_mode+0x5e>
	} else {
		base->PIO_PPDDR = mask;
  4046ee:	697b      	ldr	r3, [r7, #20]
  4046f0:	6a3a      	ldr	r2, [r7, #32]
  4046f2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4046f6:	69fb      	ldr	r3, [r7, #28]
  4046f8:	f003 0320 	and.w	r3, r3, #32
  4046fc:	2b00      	cmp	r3, #0
  4046fe:	d003      	beq.n	404708 <ioport_set_port_mode+0x70>
		base->PIO_MDER = mask;
  404700:	697b      	ldr	r3, [r7, #20]
  404702:	6a3a      	ldr	r2, [r7, #32]
  404704:	651a      	str	r2, [r3, #80]	; 0x50
  404706:	e002      	b.n	40470e <ioport_set_port_mode+0x76>
	} else {
		base->PIO_MDDR = mask;
  404708:	697b      	ldr	r3, [r7, #20]
  40470a:	6a3a      	ldr	r2, [r7, #32]
  40470c:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  40470e:	69fb      	ldr	r3, [r7, #28]
  404710:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  404714:	2b00      	cmp	r3, #0
  404716:	d003      	beq.n	404720 <ioport_set_port_mode+0x88>
		base->PIO_IFER = mask;
  404718:	697b      	ldr	r3, [r7, #20]
  40471a:	6a3a      	ldr	r2, [r7, #32]
  40471c:	621a      	str	r2, [r3, #32]
  40471e:	e002      	b.n	404726 <ioport_set_port_mode+0x8e>
	} else {
		base->PIO_IFDR = mask;
  404720:	697b      	ldr	r3, [r7, #20]
  404722:	6a3a      	ldr	r2, [r7, #32]
  404724:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  404726:	69fb      	ldr	r3, [r7, #28]
  404728:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40472c:	2b00      	cmp	r3, #0
  40472e:	d004      	beq.n	40473a <ioport_set_port_mode+0xa2>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  404730:	697b      	ldr	r3, [r7, #20]
  404732:	6a3a      	ldr	r2, [r7, #32]
  404734:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  404738:	e003      	b.n	404742 <ioport_set_port_mode+0xaa>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40473a:	697b      	ldr	r3, [r7, #20]
  40473c:	6a3a      	ldr	r2, [r7, #32]
  40473e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  404742:	69fb      	ldr	r3, [r7, #28]
  404744:	f003 0301 	and.w	r3, r3, #1
  404748:	2b00      	cmp	r3, #0
  40474a:	d006      	beq.n	40475a <ioport_set_port_mode+0xc2>
		base->PIO_ABCDSR[0] |= mask;
  40474c:	697b      	ldr	r3, [r7, #20]
  40474e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  404750:	6a3b      	ldr	r3, [r7, #32]
  404752:	431a      	orrs	r2, r3
  404754:	697b      	ldr	r3, [r7, #20]
  404756:	671a      	str	r2, [r3, #112]	; 0x70
  404758:	e006      	b.n	404768 <ioport_set_port_mode+0xd0>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40475a:	697b      	ldr	r3, [r7, #20]
  40475c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40475e:	6a3b      	ldr	r3, [r7, #32]
  404760:	43db      	mvns	r3, r3
  404762:	401a      	ands	r2, r3
  404764:	697b      	ldr	r3, [r7, #20]
  404766:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  404768:	69fb      	ldr	r3, [r7, #28]
  40476a:	f003 0302 	and.w	r3, r3, #2
  40476e:	2b00      	cmp	r3, #0
  404770:	d006      	beq.n	404780 <ioport_set_port_mode+0xe8>
		base->PIO_ABCDSR[1] |= mask;
  404772:	697b      	ldr	r3, [r7, #20]
  404774:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  404776:	6a3b      	ldr	r3, [r7, #32]
  404778:	431a      	orrs	r2, r3
  40477a:	697b      	ldr	r3, [r7, #20]
  40477c:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_port_mode(port, mask, mode);
}
  40477e:	e006      	b.n	40478e <ioport_set_port_mode+0xf6>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  404780:	697b      	ldr	r3, [r7, #20]
  404782:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  404784:	6a3b      	ldr	r3, [r7, #32]
  404786:	43db      	mvns	r3, r3
  404788:	401a      	ands	r2, r3
  40478a:	697b      	ldr	r3, [r7, #20]
  40478c:	675a      	str	r2, [r3, #116]	; 0x74
  40478e:	bf00      	nop
  404790:	372c      	adds	r7, #44	; 0x2c
  404792:	46bd      	mov	sp, r7
  404794:	f85d 7b04 	ldr.w	r7, [sp], #4
  404798:	4770      	bx	lr

0040479a <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  40479a:	b480      	push	{r7}
  40479c:	b08d      	sub	sp, #52	; 0x34
  40479e:	af00      	add	r7, sp, #0
  4047a0:	6078      	str	r0, [r7, #4]
  4047a2:	6039      	str	r1, [r7, #0]
  4047a4:	687b      	ldr	r3, [r7, #4]
  4047a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4047a8:	683b      	ldr	r3, [r7, #0]
  4047aa:	62bb      	str	r3, [r7, #40]	; 0x28
  4047ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4047ae:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4047b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4047b2:	095a      	lsrs	r2, r3, #5
  4047b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4047b6:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4047b8:	6a3b      	ldr	r3, [r7, #32]
  4047ba:	f003 031f 	and.w	r3, r3, #31
  4047be:	2101      	movs	r1, #1
  4047c0:	fa01 f303 	lsl.w	r3, r1, r3
  4047c4:	61fa      	str	r2, [r7, #28]
  4047c6:	61bb      	str	r3, [r7, #24]
  4047c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4047ca:	617b      	str	r3, [r7, #20]
  4047cc:	69fb      	ldr	r3, [r7, #28]
  4047ce:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4047d0:	693b      	ldr	r3, [r7, #16]
  4047d2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4047d6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4047da:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
  4047dc:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
  4047de:	697b      	ldr	r3, [r7, #20]
  4047e0:	f003 0308 	and.w	r3, r3, #8
  4047e4:	2b00      	cmp	r3, #0
  4047e6:	d003      	beq.n	4047f0 <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
  4047e8:	68fb      	ldr	r3, [r7, #12]
  4047ea:	69ba      	ldr	r2, [r7, #24]
  4047ec:	665a      	str	r2, [r3, #100]	; 0x64
  4047ee:	e002      	b.n	4047f6 <ioport_set_pin_mode+0x5c>
		base->PIO_PUDR = mask;
  4047f0:	68fb      	ldr	r3, [r7, #12]
  4047f2:	69ba      	ldr	r2, [r7, #24]
  4047f4:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_PULLDOWN) {
  4047f6:	697b      	ldr	r3, [r7, #20]
  4047f8:	f003 0310 	and.w	r3, r3, #16
  4047fc:	2b00      	cmp	r3, #0
  4047fe:	d004      	beq.n	40480a <ioport_set_pin_mode+0x70>
		base->PIO_PPDER = mask;
  404800:	68fb      	ldr	r3, [r7, #12]
  404802:	69ba      	ldr	r2, [r7, #24]
  404804:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  404808:	e003      	b.n	404812 <ioport_set_pin_mode+0x78>
		base->PIO_PPDDR = mask;
  40480a:	68fb      	ldr	r3, [r7, #12]
  40480c:	69ba      	ldr	r2, [r7, #24]
  40480e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  404812:	697b      	ldr	r3, [r7, #20]
  404814:	f003 0320 	and.w	r3, r3, #32
  404818:	2b00      	cmp	r3, #0
  40481a:	d003      	beq.n	404824 <ioport_set_pin_mode+0x8a>
		base->PIO_MDER = mask;
  40481c:	68fb      	ldr	r3, [r7, #12]
  40481e:	69ba      	ldr	r2, [r7, #24]
  404820:	651a      	str	r2, [r3, #80]	; 0x50
  404822:	e002      	b.n	40482a <ioport_set_pin_mode+0x90>
		base->PIO_MDDR = mask;
  404824:	68fb      	ldr	r3, [r7, #12]
  404826:	69ba      	ldr	r2, [r7, #24]
  404828:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  40482a:	697b      	ldr	r3, [r7, #20]
  40482c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  404830:	2b00      	cmp	r3, #0
  404832:	d003      	beq.n	40483c <ioport_set_pin_mode+0xa2>
		base->PIO_IFER = mask;
  404834:	68fb      	ldr	r3, [r7, #12]
  404836:	69ba      	ldr	r2, [r7, #24]
  404838:	621a      	str	r2, [r3, #32]
  40483a:	e002      	b.n	404842 <ioport_set_pin_mode+0xa8>
		base->PIO_IFDR = mask;
  40483c:	68fb      	ldr	r3, [r7, #12]
  40483e:	69ba      	ldr	r2, [r7, #24]
  404840:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
  404842:	697b      	ldr	r3, [r7, #20]
  404844:	f003 0380 	and.w	r3, r3, #128	; 0x80
  404848:	2b00      	cmp	r3, #0
  40484a:	d004      	beq.n	404856 <ioport_set_pin_mode+0xbc>
		base->PIO_IFSCER = mask;
  40484c:	68fb      	ldr	r3, [r7, #12]
  40484e:	69ba      	ldr	r2, [r7, #24]
  404850:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  404854:	e003      	b.n	40485e <ioport_set_pin_mode+0xc4>
		base->PIO_IFSCDR = mask;
  404856:	68fb      	ldr	r3, [r7, #12]
  404858:	69ba      	ldr	r2, [r7, #24]
  40485a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
  40485e:	697b      	ldr	r3, [r7, #20]
  404860:	f003 0301 	and.w	r3, r3, #1
  404864:	2b00      	cmp	r3, #0
  404866:	d006      	beq.n	404876 <ioport_set_pin_mode+0xdc>
		base->PIO_ABCDSR[0] |= mask;
  404868:	68fb      	ldr	r3, [r7, #12]
  40486a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40486c:	69bb      	ldr	r3, [r7, #24]
  40486e:	431a      	orrs	r2, r3
  404870:	68fb      	ldr	r3, [r7, #12]
  404872:	671a      	str	r2, [r3, #112]	; 0x70
  404874:	e006      	b.n	404884 <ioport_set_pin_mode+0xea>
		base->PIO_ABCDSR[0] &= ~mask;
  404876:	68fb      	ldr	r3, [r7, #12]
  404878:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40487a:	69bb      	ldr	r3, [r7, #24]
  40487c:	43db      	mvns	r3, r3
  40487e:	401a      	ands	r2, r3
  404880:	68fb      	ldr	r3, [r7, #12]
  404882:	671a      	str	r2, [r3, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  404884:	697b      	ldr	r3, [r7, #20]
  404886:	f003 0302 	and.w	r3, r3, #2
  40488a:	2b00      	cmp	r3, #0
  40488c:	d006      	beq.n	40489c <ioport_set_pin_mode+0x102>
		base->PIO_ABCDSR[1] |= mask;
  40488e:	68fb      	ldr	r3, [r7, #12]
  404890:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  404892:	69bb      	ldr	r3, [r7, #24]
  404894:	431a      	orrs	r2, r3
  404896:	68fb      	ldr	r3, [r7, #12]
  404898:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  40489a:	e006      	b.n	4048aa <ioport_set_pin_mode+0x110>
		base->PIO_ABCDSR[1] &= ~mask;
  40489c:	68fb      	ldr	r3, [r7, #12]
  40489e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4048a0:	69bb      	ldr	r3, [r7, #24]
  4048a2:	43db      	mvns	r3, r3
  4048a4:	401a      	ands	r2, r3
  4048a6:	68fb      	ldr	r3, [r7, #12]
  4048a8:	675a      	str	r2, [r3, #116]	; 0x74
  4048aa:	bf00      	nop
  4048ac:	3734      	adds	r7, #52	; 0x34
  4048ae:	46bd      	mov	sp, r7
  4048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4048b4:	4770      	bx	lr

004048b6 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4048b6:	b480      	push	{r7}
  4048b8:	b08d      	sub	sp, #52	; 0x34
  4048ba:	af00      	add	r7, sp, #0
  4048bc:	6078      	str	r0, [r7, #4]
  4048be:	460b      	mov	r3, r1
  4048c0:	70fb      	strb	r3, [r7, #3]
  4048c2:	687b      	ldr	r3, [r7, #4]
  4048c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  4048c6:	78fb      	ldrb	r3, [r7, #3]
  4048c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4048cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4048ce:	627b      	str	r3, [r7, #36]	; 0x24
  4048d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4048d2:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  4048d4:	6a3b      	ldr	r3, [r7, #32]
  4048d6:	095b      	lsrs	r3, r3, #5
  4048d8:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4048da:	69fb      	ldr	r3, [r7, #28]
  4048dc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4048e0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4048e4:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4048e6:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4048e8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4048ec:	2b01      	cmp	r3, #1
  4048ee:	d109      	bne.n	404904 <ioport_set_pin_dir+0x4e>
  4048f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4048f2:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4048f4:	697b      	ldr	r3, [r7, #20]
  4048f6:	f003 031f 	and.w	r3, r3, #31
  4048fa:	2201      	movs	r2, #1
  4048fc:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4048fe:	69bb      	ldr	r3, [r7, #24]
  404900:	611a      	str	r2, [r3, #16]
  404902:	e00c      	b.n	40491e <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  404904:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  404908:	2b00      	cmp	r3, #0
  40490a:	d108      	bne.n	40491e <ioport_set_pin_dir+0x68>
  40490c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40490e:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  404910:	693b      	ldr	r3, [r7, #16]
  404912:	f003 031f 	and.w	r3, r3, #31
  404916:	2201      	movs	r2, #1
  404918:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40491a:	69bb      	ldr	r3, [r7, #24]
  40491c:	615a      	str	r2, [r3, #20]
  40491e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  404920:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  404922:	68fb      	ldr	r3, [r7, #12]
  404924:	f003 031f 	and.w	r3, r3, #31
  404928:	2201      	movs	r2, #1
  40492a:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40492c:	69bb      	ldr	r3, [r7, #24]
  40492e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  404932:	bf00      	nop
  404934:	3734      	adds	r7, #52	; 0x34
  404936:	46bd      	mov	sp, r7
  404938:	f85d 7b04 	ldr.w	r7, [sp], #4
  40493c:	4770      	bx	lr

0040493e <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  40493e:	b480      	push	{r7}
  404940:	b08b      	sub	sp, #44	; 0x2c
  404942:	af00      	add	r7, sp, #0
  404944:	6078      	str	r0, [r7, #4]
  404946:	460b      	mov	r3, r1
  404948:	70fb      	strb	r3, [r7, #3]
  40494a:	687b      	ldr	r3, [r7, #4]
  40494c:	627b      	str	r3, [r7, #36]	; 0x24
  40494e:	78fb      	ldrb	r3, [r7, #3]
  404950:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  404954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404956:	61fb      	str	r3, [r7, #28]
  404958:	69fb      	ldr	r3, [r7, #28]
  40495a:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40495c:	69bb      	ldr	r3, [r7, #24]
  40495e:	095b      	lsrs	r3, r3, #5
  404960:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  404962:	697b      	ldr	r3, [r7, #20]
  404964:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  404968:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40496c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40496e:	613b      	str	r3, [r7, #16]

	if (level) {
  404970:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  404974:	2b00      	cmp	r3, #0
  404976:	d009      	beq.n	40498c <ioport_set_pin_level+0x4e>
  404978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40497a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40497c:	68fb      	ldr	r3, [r7, #12]
  40497e:	f003 031f 	and.w	r3, r3, #31
  404982:	2201      	movs	r2, #1
  404984:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  404986:	693b      	ldr	r3, [r7, #16]
  404988:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  40498a:	e008      	b.n	40499e <ioport_set_pin_level+0x60>
  40498c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40498e:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  404990:	68bb      	ldr	r3, [r7, #8]
  404992:	f003 031f 	and.w	r3, r3, #31
  404996:	2201      	movs	r2, #1
  404998:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40499a:	693b      	ldr	r3, [r7, #16]
  40499c:	635a      	str	r2, [r3, #52]	; 0x34
  40499e:	bf00      	nop
  4049a0:	372c      	adds	r7, #44	; 0x2c
  4049a2:	46bd      	mov	sp, r7
  4049a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4049a8:	4770      	bx	lr
	...

004049ac <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  4049ac:	b480      	push	{r7}
  4049ae:	b08d      	sub	sp, #52	; 0x34
  4049b0:	af00      	add	r7, sp, #0
  4049b2:	6078      	str	r0, [r7, #4]
  4049b4:	460b      	mov	r3, r1
  4049b6:	70fb      	strb	r3, [r7, #3]
  4049b8:	687b      	ldr	r3, [r7, #4]
  4049ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  4049bc:	78fb      	ldrb	r3, [r7, #3]
  4049be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4049c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4049c4:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4049c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4049c8:	095a      	lsrs	r2, r3, #5
  4049ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4049cc:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4049ce:	6a3b      	ldr	r3, [r7, #32]
  4049d0:	f003 031f 	and.w	r3, r3, #31
  4049d4:	2101      	movs	r1, #1
  4049d6:	fa01 f303 	lsl.w	r3, r1, r3
  4049da:	61fa      	str	r2, [r7, #28]
  4049dc:	61bb      	str	r3, [r7, #24]
  4049de:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4049e2:	75fb      	strb	r3, [r7, #23]
  4049e4:	69fb      	ldr	r3, [r7, #28]
  4049e6:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4049e8:	693b      	ldr	r3, [r7, #16]
  4049ea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4049ee:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4049f2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4049f4:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4049f6:	7dfb      	ldrb	r3, [r7, #23]
  4049f8:	3b01      	subs	r3, #1
  4049fa:	2b03      	cmp	r3, #3
  4049fc:	d82e      	bhi.n	404a5c <ioport_set_pin_sense_mode+0xb0>
  4049fe:	a201      	add	r2, pc, #4	; (adr r2, 404a04 <ioport_set_pin_sense_mode+0x58>)
  404a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404a04:	00404a39 	.word	0x00404a39
  404a08:	00404a4b 	.word	0x00404a4b
  404a0c:	00404a15 	.word	0x00404a15
  404a10:	00404a27 	.word	0x00404a27
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  404a14:	68fb      	ldr	r3, [r7, #12]
  404a16:	69ba      	ldr	r2, [r7, #24]
  404a18:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  404a1c:	68fb      	ldr	r3, [r7, #12]
  404a1e:	69ba      	ldr	r2, [r7, #24]
  404a20:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  404a24:	e01f      	b.n	404a66 <ioport_set_pin_sense_mode+0xba>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  404a26:	68fb      	ldr	r3, [r7, #12]
  404a28:	69ba      	ldr	r2, [r7, #24]
  404a2a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  404a2e:	68fb      	ldr	r3, [r7, #12]
  404a30:	69ba      	ldr	r2, [r7, #24]
  404a32:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  404a36:	e016      	b.n	404a66 <ioport_set_pin_sense_mode+0xba>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  404a38:	68fb      	ldr	r3, [r7, #12]
  404a3a:	69ba      	ldr	r2, [r7, #24]
  404a3c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  404a40:	68fb      	ldr	r3, [r7, #12]
  404a42:	69ba      	ldr	r2, [r7, #24]
  404a44:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  404a48:	e00d      	b.n	404a66 <ioport_set_pin_sense_mode+0xba>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  404a4a:	68fb      	ldr	r3, [r7, #12]
  404a4c:	69ba      	ldr	r2, [r7, #24]
  404a4e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  404a52:	68fb      	ldr	r3, [r7, #12]
  404a54:	69ba      	ldr	r2, [r7, #24]
  404a56:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  404a5a:	e004      	b.n	404a66 <ioport_set_pin_sense_mode+0xba>
		break;
	default:
		base->PIO_AIMDR = mask;
  404a5c:	68fb      	ldr	r3, [r7, #12]
  404a5e:	69ba      	ldr	r2, [r7, #24]
  404a60:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  404a64:	e003      	b.n	404a6e <ioport_set_pin_sense_mode+0xc2>
		return;
	}
	base->PIO_AIMER = mask;
  404a66:	68fb      	ldr	r3, [r7, #12]
  404a68:	69ba      	ldr	r2, [r7, #24]
  404a6a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  404a6e:	bf00      	nop
  404a70:	3734      	adds	r7, #52	; 0x34
  404a72:	46bd      	mov	sp, r7
  404a74:	f85d 7b04 	ldr.w	r7, [sp], #4
  404a78:	4770      	bx	lr
  404a7a:	bf00      	nop

00404a7c <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_set_pin_sense_mode(pin, sense);\
	} while (0)

void board_init(void)
{
  404a7c:	b580      	push	{r7, lr}
  404a7e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  404a80:	4b2d      	ldr	r3, [pc, #180]	; (404b38 <board_init+0xbc>)
  404a82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  404a86:	605a      	str	r2, [r3, #4]
#endif

	/* Initialize IOPORTs */
	ioport_init();
  404a88:	4b2c      	ldr	r3, [pc, #176]	; (404b3c <board_init+0xc0>)
  404a8a:	4798      	blx	r3

	/* Configure the pins connected to LEDs as output and set their
	 * default initial state to high (LEDs off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  404a8c:	2101      	movs	r1, #1
  404a8e:	2000      	movs	r0, #0
  404a90:	4b2b      	ldr	r3, [pc, #172]	; (404b40 <board_init+0xc4>)
  404a92:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  404a94:	2101      	movs	r1, #1
  404a96:	2000      	movs	r0, #0
  404a98:	4b2a      	ldr	r3, [pc, #168]	; (404b44 <board_init+0xc8>)
  404a9a:	4798      	blx	r3
	ioport_set_pin_dir(LED1_GPIO, IOPORT_DIR_OUTPUT);
  404a9c:	2101      	movs	r1, #1
  404a9e:	2074      	movs	r0, #116	; 0x74
  404aa0:	4b27      	ldr	r3, [pc, #156]	; (404b40 <board_init+0xc4>)
  404aa2:	4798      	blx	r3
	ioport_set_pin_level(LED1_GPIO, LED0_INACTIVE_LEVEL);
  404aa4:	2101      	movs	r1, #1
  404aa6:	2074      	movs	r0, #116	; 0x74
  404aa8:	4b26      	ldr	r3, [pc, #152]	; (404b44 <board_init+0xc8>)
  404aaa:	4798      	blx	r3
	ioport_set_pin_dir(LED2_GPIO, IOPORT_DIR_OUTPUT);
  404aac:	2101      	movs	r1, #1
  404aae:	2075      	movs	r0, #117	; 0x75
  404ab0:	4b23      	ldr	r3, [pc, #140]	; (404b40 <board_init+0xc4>)
  404ab2:	4798      	blx	r3
	ioport_set_pin_level(LED2_GPIO, LED0_INACTIVE_LEVEL);
  404ab4:	2101      	movs	r1, #1
  404ab6:	2075      	movs	r0, #117	; 0x75
  404ab8:	4b22      	ldr	r3, [pc, #136]	; (404b44 <board_init+0xc8>)
  404aba:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  404abc:	2100      	movs	r1, #0
  404abe:	2013      	movs	r0, #19
  404ac0:	4b1f      	ldr	r3, [pc, #124]	; (404b40 <board_init+0xc4>)
  404ac2:	4798      	blx	r3
  404ac4:	2188      	movs	r1, #136	; 0x88
  404ac6:	2013      	movs	r0, #19
  404ac8:	4b1f      	ldr	r3, [pc, #124]	; (404b48 <board_init+0xcc>)
  404aca:	4798      	blx	r3
  404acc:	2102      	movs	r1, #2
  404ace:	2013      	movs	r0, #19
  404ad0:	4b1e      	ldr	r3, [pc, #120]	; (404b4c <board_init+0xd0>)
  404ad2:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS,
  404ad4:	2100      	movs	r1, #0
  404ad6:	2014      	movs	r0, #20
  404ad8:	4b19      	ldr	r3, [pc, #100]	; (404b40 <board_init+0xc4>)
  404ada:	4798      	blx	r3
  404adc:	2188      	movs	r1, #136	; 0x88
  404ade:	2014      	movs	r0, #20
  404ae0:	4b19      	ldr	r3, [pc, #100]	; (404b48 <board_init+0xcc>)
  404ae2:	4798      	blx	r3
  404ae4:	2101      	movs	r1, #1
  404ae6:	2014      	movs	r0, #20
  404ae8:	4b18      	ldr	r3, [pc, #96]	; (404b4c <board_init+0xd0>)
  404aea:	4798      	blx	r3
			GPIO_PUSH_BUTTON_2_SENSE);
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_3, GPIO_PUSH_BUTTON_3_FLAGS,
  404aec:	2100      	movs	r1, #0
  404aee:	2001      	movs	r0, #1
  404af0:	4b13      	ldr	r3, [pc, #76]	; (404b40 <board_init+0xc4>)
  404af2:	4798      	blx	r3
  404af4:	2188      	movs	r1, #136	; 0x88
  404af6:	2001      	movs	r0, #1
  404af8:	4b13      	ldr	r3, [pc, #76]	; (404b48 <board_init+0xcc>)
  404afa:	4798      	blx	r3
  404afc:	2100      	movs	r1, #0
  404afe:	2001      	movs	r0, #1
  404b00:	4b12      	ldr	r3, [pc, #72]	; (404b4c <board_init+0xd0>)
  404b02:	4798      	blx	r3
			GPIO_PUSH_BUTTON_3_SENSE);
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_4, GPIO_PUSH_BUTTON_4_FLAGS,
  404b04:	2100      	movs	r1, #0
  404b06:	2002      	movs	r0, #2
  404b08:	4b0d      	ldr	r3, [pc, #52]	; (404b40 <board_init+0xc4>)
  404b0a:	4798      	blx	r3
  404b0c:	2188      	movs	r1, #136	; 0x88
  404b0e:	2002      	movs	r0, #2
  404b10:	4b0d      	ldr	r3, [pc, #52]	; (404b48 <board_init+0xcc>)
  404b12:	4798      	blx	r3
  404b14:	2102      	movs	r1, #2
  404b16:	2002      	movs	r0, #2
  404b18:	4b0c      	ldr	r3, [pc, #48]	; (404b4c <board_init+0xd0>)
  404b1a:	4798      	blx	r3
			GPIO_PUSH_BUTTON_4_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_port_peripheral_mode(PINS_UART0_PORT, PINS_UART0,
  404b1c:	2200      	movs	r2, #0
  404b1e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  404b22:	2000      	movs	r0, #0
  404b24:	4b0a      	ldr	r3, [pc, #40]	; (404b50 <board_init+0xd4>)
  404b26:	4798      	blx	r3
  404b28:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  404b2c:	2000      	movs	r0, #0
  404b2e:	4b09      	ldr	r3, [pc, #36]	; (404b54 <board_init+0xd8>)
  404b30:	4798      	blx	r3
#ifdef CONF_BOARD_QTOUCH
	/* Configure CHANGE pin for QTouch device */
	ioport_set_pin_input_mode(BOARD_QT_CHANGE_PIN_IDX, BOARD_QT_CHANGE_PIN_FLAGS,
			BOARD_QT_CHANGE_PIN_SENSE);
#endif
}
  404b32:	bf00      	nop
  404b34:	bd80      	pop	{r7, pc}
  404b36:	bf00      	nop
  404b38:	400e1850 	.word	0x400e1850
  404b3c:	00404639 	.word	0x00404639
  404b40:	004048b7 	.word	0x004048b7
  404b44:	0040493f 	.word	0x0040493f
  404b48:	0040479b 	.word	0x0040479b
  404b4c:	004049ad 	.word	0x004049ad
  404b50:	00404699 	.word	0x00404699
  404b54:	00404665 	.word	0x00404665

00404b58 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  404b58:	b480      	push	{r7}
  404b5a:	b085      	sub	sp, #20
  404b5c:	af00      	add	r7, sp, #0
  404b5e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  404b60:	491d      	ldr	r1, [pc, #116]	; (404bd8 <pmc_switch_mck_to_pllack+0x80>)
  404b62:	4b1d      	ldr	r3, [pc, #116]	; (404bd8 <pmc_switch_mck_to_pllack+0x80>)
  404b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404b66:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  404b6a:	687b      	ldr	r3, [r7, #4]
  404b6c:	4313      	orrs	r3, r2
  404b6e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404b70:	f44f 6300 	mov.w	r3, #2048	; 0x800
  404b74:	60fb      	str	r3, [r7, #12]
  404b76:	e007      	b.n	404b88 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  404b78:	68fb      	ldr	r3, [r7, #12]
  404b7a:	2b00      	cmp	r3, #0
  404b7c:	d101      	bne.n	404b82 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  404b7e:	2301      	movs	r3, #1
  404b80:	e023      	b.n	404bca <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  404b82:	68fb      	ldr	r3, [r7, #12]
  404b84:	3b01      	subs	r3, #1
  404b86:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404b88:	4b13      	ldr	r3, [pc, #76]	; (404bd8 <pmc_switch_mck_to_pllack+0x80>)
  404b8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404b8c:	f003 0308 	and.w	r3, r3, #8
  404b90:	2b00      	cmp	r3, #0
  404b92:	d0f1      	beq.n	404b78 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  404b94:	4a10      	ldr	r2, [pc, #64]	; (404bd8 <pmc_switch_mck_to_pllack+0x80>)
  404b96:	4b10      	ldr	r3, [pc, #64]	; (404bd8 <pmc_switch_mck_to_pllack+0x80>)
  404b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404b9a:	f023 0303 	bic.w	r3, r3, #3
  404b9e:	f043 0302 	orr.w	r3, r3, #2
  404ba2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404ba4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  404ba8:	60fb      	str	r3, [r7, #12]
  404baa:	e007      	b.n	404bbc <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  404bac:	68fb      	ldr	r3, [r7, #12]
  404bae:	2b00      	cmp	r3, #0
  404bb0:	d101      	bne.n	404bb6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  404bb2:	2301      	movs	r3, #1
  404bb4:	e009      	b.n	404bca <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  404bb6:	68fb      	ldr	r3, [r7, #12]
  404bb8:	3b01      	subs	r3, #1
  404bba:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404bbc:	4b06      	ldr	r3, [pc, #24]	; (404bd8 <pmc_switch_mck_to_pllack+0x80>)
  404bbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404bc0:	f003 0308 	and.w	r3, r3, #8
  404bc4:	2b00      	cmp	r3, #0
  404bc6:	d0f1      	beq.n	404bac <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  404bc8:	2300      	movs	r3, #0
}
  404bca:	4618      	mov	r0, r3
  404bcc:	3714      	adds	r7, #20
  404bce:	46bd      	mov	sp, r7
  404bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  404bd4:	4770      	bx	lr
  404bd6:	bf00      	nop
  404bd8:	400e0400 	.word	0x400e0400

00404bdc <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  404bdc:	b480      	push	{r7}
  404bde:	b083      	sub	sp, #12
  404be0:	af00      	add	r7, sp, #0
  404be2:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  404be4:	687b      	ldr	r3, [r7, #4]
  404be6:	2b01      	cmp	r3, #1
  404be8:	d107      	bne.n	404bfa <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  404bea:	4a08      	ldr	r2, [pc, #32]	; (404c0c <pmc_switch_sclk_to_32kxtal+0x30>)
  404bec:	4b07      	ldr	r3, [pc, #28]	; (404c0c <pmc_switch_sclk_to_32kxtal+0x30>)
  404bee:	689b      	ldr	r3, [r3, #8]
  404bf0:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  404bf4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404bf8:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  404bfa:	4b04      	ldr	r3, [pc, #16]	; (404c0c <pmc_switch_sclk_to_32kxtal+0x30>)
  404bfc:	4a04      	ldr	r2, [pc, #16]	; (404c10 <pmc_switch_sclk_to_32kxtal+0x34>)
  404bfe:	601a      	str	r2, [r3, #0]
}
  404c00:	bf00      	nop
  404c02:	370c      	adds	r7, #12
  404c04:	46bd      	mov	sp, r7
  404c06:	f85d 7b04 	ldr.w	r7, [sp], #4
  404c0a:	4770      	bx	lr
  404c0c:	400e1810 	.word	0x400e1810
  404c10:	a5000008 	.word	0xa5000008

00404c14 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  404c14:	b480      	push	{r7}
  404c16:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  404c18:	4b09      	ldr	r3, [pc, #36]	; (404c40 <pmc_osc_is_ready_32kxtal+0x2c>)
  404c1a:	695b      	ldr	r3, [r3, #20]
  404c1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  404c20:	2b00      	cmp	r3, #0
  404c22:	d007      	beq.n	404c34 <pmc_osc_is_ready_32kxtal+0x20>
  404c24:	4b07      	ldr	r3, [pc, #28]	; (404c44 <pmc_osc_is_ready_32kxtal+0x30>)
  404c26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404c28:	f003 0380 	and.w	r3, r3, #128	; 0x80
  404c2c:	2b00      	cmp	r3, #0
  404c2e:	d001      	beq.n	404c34 <pmc_osc_is_ready_32kxtal+0x20>
  404c30:	2301      	movs	r3, #1
  404c32:	e000      	b.n	404c36 <pmc_osc_is_ready_32kxtal+0x22>
  404c34:	2300      	movs	r3, #0
}
  404c36:	4618      	mov	r0, r3
  404c38:	46bd      	mov	sp, r7
  404c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  404c3e:	4770      	bx	lr
  404c40:	400e1810 	.word	0x400e1810
  404c44:	400e0400 	.word	0x400e0400

00404c48 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  404c48:	b480      	push	{r7}
  404c4a:	b083      	sub	sp, #12
  404c4c:	af00      	add	r7, sp, #0
  404c4e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  404c50:	4a18      	ldr	r2, [pc, #96]	; (404cb4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404c52:	4b18      	ldr	r3, [pc, #96]	; (404cb4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404c54:	6a1b      	ldr	r3, [r3, #32]
  404c56:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  404c5a:	f043 0308 	orr.w	r3, r3, #8
  404c5e:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  404c60:	bf00      	nop
  404c62:	4b14      	ldr	r3, [pc, #80]	; (404cb4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404c64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  404c6a:	2b00      	cmp	r3, #0
  404c6c:	d0f9      	beq.n	404c62 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  404c6e:	4911      	ldr	r1, [pc, #68]	; (404cb4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404c70:	4b10      	ldr	r3, [pc, #64]	; (404cb4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404c72:	6a1b      	ldr	r3, [r3, #32]
  404c74:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  404c78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  404c7c:	687a      	ldr	r2, [r7, #4]
  404c7e:	4313      	orrs	r3, r2
  404c80:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  404c84:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  404c86:	bf00      	nop
  404c88:	4b0a      	ldr	r3, [pc, #40]	; (404cb4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404c8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  404c90:	2b00      	cmp	r3, #0
  404c92:	d0f9      	beq.n	404c88 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  404c94:	4a07      	ldr	r2, [pc, #28]	; (404cb4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404c96:	4b07      	ldr	r3, [pc, #28]	; (404cb4 <pmc_switch_mainck_to_fastrc+0x6c>)
  404c98:	6a1b      	ldr	r3, [r3, #32]
  404c9a:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  404c9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  404ca2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  404ca6:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  404ca8:	bf00      	nop
  404caa:	370c      	adds	r7, #12
  404cac:	46bd      	mov	sp, r7
  404cae:	f85d 7b04 	ldr.w	r7, [sp], #4
  404cb2:	4770      	bx	lr
  404cb4:	400e0400 	.word	0x400e0400

00404cb8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  404cb8:	b480      	push	{r7}
  404cba:	b083      	sub	sp, #12
  404cbc:	af00      	add	r7, sp, #0
  404cbe:	6078      	str	r0, [r7, #4]
  404cc0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  404cc2:	687b      	ldr	r3, [r7, #4]
  404cc4:	2b00      	cmp	r3, #0
  404cc6:	d008      	beq.n	404cda <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  404cc8:	4916      	ldr	r1, [pc, #88]	; (404d24 <pmc_switch_mainck_to_xtal+0x6c>)
  404cca:	4b16      	ldr	r3, [pc, #88]	; (404d24 <pmc_switch_mainck_to_xtal+0x6c>)
  404ccc:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  404cce:	4a16      	ldr	r2, [pc, #88]	; (404d28 <pmc_switch_mainck_to_xtal+0x70>)
  404cd0:	401a      	ands	r2, r3
  404cd2:	4b16      	ldr	r3, [pc, #88]	; (404d2c <pmc_switch_mainck_to_xtal+0x74>)
  404cd4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  404cd6:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  404cd8:	e01e      	b.n	404d18 <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  404cda:	4912      	ldr	r1, [pc, #72]	; (404d24 <pmc_switch_mainck_to_xtal+0x6c>)
  404cdc:	4b11      	ldr	r3, [pc, #68]	; (404d24 <pmc_switch_mainck_to_xtal+0x6c>)
  404cde:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  404ce0:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  404ce4:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  404ce8:	683a      	ldr	r2, [r7, #0]
  404cea:	0212      	lsls	r2, r2, #8
  404cec:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  404cee:	4313      	orrs	r3, r2
  404cf0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  404cf4:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  404cf8:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  404cfa:	bf00      	nop
  404cfc:	4b09      	ldr	r3, [pc, #36]	; (404d24 <pmc_switch_mainck_to_xtal+0x6c>)
  404cfe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404d00:	f003 0301 	and.w	r3, r3, #1
  404d04:	2b00      	cmp	r3, #0
  404d06:	d0f9      	beq.n	404cfc <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  404d08:	4a06      	ldr	r2, [pc, #24]	; (404d24 <pmc_switch_mainck_to_xtal+0x6c>)
  404d0a:	4b06      	ldr	r3, [pc, #24]	; (404d24 <pmc_switch_mainck_to_xtal+0x6c>)
  404d0c:	6a1b      	ldr	r3, [r3, #32]
  404d0e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  404d12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  404d16:	6213      	str	r3, [r2, #32]
}
  404d18:	bf00      	nop
  404d1a:	370c      	adds	r7, #12
  404d1c:	46bd      	mov	sp, r7
  404d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404d22:	4770      	bx	lr
  404d24:	400e0400 	.word	0x400e0400
  404d28:	fec8fffc 	.word	0xfec8fffc
  404d2c:	01370002 	.word	0x01370002

00404d30 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  404d30:	b480      	push	{r7}
  404d32:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  404d34:	4b04      	ldr	r3, [pc, #16]	; (404d48 <pmc_osc_is_ready_mainck+0x18>)
  404d36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404d38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  404d3c:	4618      	mov	r0, r3
  404d3e:	46bd      	mov	sp, r7
  404d40:	f85d 7b04 	ldr.w	r7, [sp], #4
  404d44:	4770      	bx	lr
  404d46:	bf00      	nop
  404d48:	400e0400 	.word	0x400e0400

00404d4c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  404d4c:	b480      	push	{r7}
  404d4e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  404d50:	4b04      	ldr	r3, [pc, #16]	; (404d64 <pmc_disable_pllack+0x18>)
  404d52:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  404d56:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  404d58:	bf00      	nop
  404d5a:	46bd      	mov	sp, r7
  404d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404d60:	4770      	bx	lr
  404d62:	bf00      	nop
  404d64:	400e0400 	.word	0x400e0400

00404d68 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  404d68:	b480      	push	{r7}
  404d6a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  404d6c:	4b04      	ldr	r3, [pc, #16]	; (404d80 <pmc_is_locked_pllack+0x18>)
  404d6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404d70:	f003 0302 	and.w	r3, r3, #2
}
  404d74:	4618      	mov	r0, r3
  404d76:	46bd      	mov	sp, r7
  404d78:	f85d 7b04 	ldr.w	r7, [sp], #4
  404d7c:	4770      	bx	lr
  404d7e:	bf00      	nop
  404d80:	400e0400 	.word	0x400e0400

00404d84 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  404d84:	b480      	push	{r7}
  404d86:	b083      	sub	sp, #12
  404d88:	af00      	add	r7, sp, #0
  404d8a:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  404d8c:	687b      	ldr	r3, [r7, #4]
  404d8e:	2b2f      	cmp	r3, #47	; 0x2f
  404d90:	d901      	bls.n	404d96 <pmc_enable_periph_clk+0x12>
		return 1;
  404d92:	2301      	movs	r3, #1
  404d94:	e02f      	b.n	404df6 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  404d96:	687b      	ldr	r3, [r7, #4]
  404d98:	2b1f      	cmp	r3, #31
  404d9a:	d813      	bhi.n	404dc4 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  404d9c:	4b19      	ldr	r3, [pc, #100]	; (404e04 <pmc_enable_periph_clk+0x80>)
  404d9e:	699a      	ldr	r2, [r3, #24]
  404da0:	2101      	movs	r1, #1
  404da2:	687b      	ldr	r3, [r7, #4]
  404da4:	fa01 f303 	lsl.w	r3, r1, r3
  404da8:	401a      	ands	r2, r3
  404daa:	2101      	movs	r1, #1
  404dac:	687b      	ldr	r3, [r7, #4]
  404dae:	fa01 f303 	lsl.w	r3, r1, r3
  404db2:	429a      	cmp	r2, r3
  404db4:	d01e      	beq.n	404df4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  404db6:	4a13      	ldr	r2, [pc, #76]	; (404e04 <pmc_enable_periph_clk+0x80>)
  404db8:	2101      	movs	r1, #1
  404dba:	687b      	ldr	r3, [r7, #4]
  404dbc:	fa01 f303 	lsl.w	r3, r1, r3
  404dc0:	6113      	str	r3, [r2, #16]
  404dc2:	e017      	b.n	404df4 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  404dc4:	687b      	ldr	r3, [r7, #4]
  404dc6:	3b20      	subs	r3, #32
  404dc8:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  404dca:	4b0e      	ldr	r3, [pc, #56]	; (404e04 <pmc_enable_periph_clk+0x80>)
  404dcc:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  404dd0:	2101      	movs	r1, #1
  404dd2:	687b      	ldr	r3, [r7, #4]
  404dd4:	fa01 f303 	lsl.w	r3, r1, r3
  404dd8:	401a      	ands	r2, r3
  404dda:	2101      	movs	r1, #1
  404ddc:	687b      	ldr	r3, [r7, #4]
  404dde:	fa01 f303 	lsl.w	r3, r1, r3
  404de2:	429a      	cmp	r2, r3
  404de4:	d006      	beq.n	404df4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  404de6:	4a07      	ldr	r2, [pc, #28]	; (404e04 <pmc_enable_periph_clk+0x80>)
  404de8:	2101      	movs	r1, #1
  404dea:	687b      	ldr	r3, [r7, #4]
  404dec:	fa01 f303 	lsl.w	r3, r1, r3
  404df0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  404df4:	2300      	movs	r3, #0
}
  404df6:	4618      	mov	r0, r3
  404df8:	370c      	adds	r7, #12
  404dfa:	46bd      	mov	sp, r7
  404dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
  404e00:	4770      	bx	lr
  404e02:	bf00      	nop
  404e04:	400e0400 	.word	0x400e0400

00404e08 <pmc_disable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_disable_periph_clk(uint32_t ul_id)
{
  404e08:	b480      	push	{r7}
  404e0a:	b083      	sub	sp, #12
  404e0c:	af00      	add	r7, sp, #0
  404e0e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  404e10:	687b      	ldr	r3, [r7, #4]
  404e12:	2b2f      	cmp	r3, #47	; 0x2f
  404e14:	d901      	bls.n	404e1a <pmc_disable_periph_clk+0x12>
		return 1;
  404e16:	2301      	movs	r3, #1
  404e18:	e02f      	b.n	404e7a <pmc_disable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  404e1a:	687b      	ldr	r3, [r7, #4]
  404e1c:	2b1f      	cmp	r3, #31
  404e1e:	d813      	bhi.n	404e48 <pmc_disable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
  404e20:	4b19      	ldr	r3, [pc, #100]	; (404e88 <pmc_disable_periph_clk+0x80>)
  404e22:	699a      	ldr	r2, [r3, #24]
  404e24:	2101      	movs	r1, #1
  404e26:	687b      	ldr	r3, [r7, #4]
  404e28:	fa01 f303 	lsl.w	r3, r1, r3
  404e2c:	401a      	ands	r2, r3
  404e2e:	2101      	movs	r1, #1
  404e30:	687b      	ldr	r3, [r7, #4]
  404e32:	fa01 f303 	lsl.w	r3, r1, r3
  404e36:	429a      	cmp	r2, r3
  404e38:	d11e      	bne.n	404e78 <pmc_disable_periph_clk+0x70>
			PMC->PMC_PCDR0 = 1 << ul_id;
  404e3a:	4a13      	ldr	r2, [pc, #76]	; (404e88 <pmc_disable_periph_clk+0x80>)
  404e3c:	2101      	movs	r1, #1
  404e3e:	687b      	ldr	r3, [r7, #4]
  404e40:	fa01 f303 	lsl.w	r3, r1, r3
  404e44:	6153      	str	r3, [r2, #20]
  404e46:	e017      	b.n	404e78 <pmc_disable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 \
		|| SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  404e48:	687b      	ldr	r3, [r7, #4]
  404e4a:	3b20      	subs	r3, #32
  404e4c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
  404e4e:	4b0e      	ldr	r3, [pc, #56]	; (404e88 <pmc_disable_periph_clk+0x80>)
  404e50:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  404e54:	2101      	movs	r1, #1
  404e56:	687b      	ldr	r3, [r7, #4]
  404e58:	fa01 f303 	lsl.w	r3, r1, r3
  404e5c:	401a      	ands	r2, r3
  404e5e:	2101      	movs	r1, #1
  404e60:	687b      	ldr	r3, [r7, #4]
  404e62:	fa01 f303 	lsl.w	r3, r1, r3
  404e66:	429a      	cmp	r2, r3
  404e68:	d106      	bne.n	404e78 <pmc_disable_periph_clk+0x70>
			PMC->PMC_PCDR1 = 1 << ul_id;
  404e6a:	4a07      	ldr	r2, [pc, #28]	; (404e88 <pmc_disable_periph_clk+0x80>)
  404e6c:	2101      	movs	r1, #1
  404e6e:	687b      	ldr	r3, [r7, #4]
  404e70:	fa01 f303 	lsl.w	r3, r1, r3
  404e74:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
		}
#endif
	}
	return 0;
  404e78:	2300      	movs	r3, #0
}
  404e7a:	4618      	mov	r0, r3
  404e7c:	370c      	adds	r7, #12
  404e7e:	46bd      	mov	sp, r7
  404e80:	f85d 7b04 	ldr.w	r7, [sp], #4
  404e84:	4770      	bx	lr
  404e86:	bf00      	nop
  404e88:	400e0400 	.word	0x400e0400

00404e8c <pmc_set_writeprotect>:
 * \brief Enable or disable write protect of PMC registers.
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
  404e8c:	b480      	push	{r7}
  404e8e:	b083      	sub	sp, #12
  404e90:	af00      	add	r7, sp, #0
  404e92:	6078      	str	r0, [r7, #4]
	if (ul_enable) {
  404e94:	687b      	ldr	r3, [r7, #4]
  404e96:	2b00      	cmp	r3, #0
  404e98:	d004      	beq.n	404ea4 <pmc_set_writeprotect+0x18>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
  404e9a:	4b07      	ldr	r3, [pc, #28]	; (404eb8 <pmc_set_writeprotect+0x2c>)
  404e9c:	4a07      	ldr	r2, [pc, #28]	; (404ebc <pmc_set_writeprotect+0x30>)
  404e9e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
	}
}
  404ea2:	e003      	b.n	404eac <pmc_set_writeprotect+0x20>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
  404ea4:	4b04      	ldr	r3, [pc, #16]	; (404eb8 <pmc_set_writeprotect+0x2c>)
  404ea6:	4a06      	ldr	r2, [pc, #24]	; (404ec0 <pmc_set_writeprotect+0x34>)
  404ea8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  404eac:	bf00      	nop
  404eae:	370c      	adds	r7, #12
  404eb0:	46bd      	mov	sp, r7
  404eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
  404eb6:	4770      	bx	lr
  404eb8:	400e0400 	.word	0x400e0400
  404ebc:	504d4301 	.word	0x504d4301
  404ec0:	504d4300 	.word	0x504d4300

00404ec4 <pmc_is_wakeup_clocks_restored>:
#endif
	}
}

bool pmc_is_wakeup_clocks_restored(void)
{
  404ec4:	b480      	push	{r7}
  404ec6:	af00      	add	r7, sp, #0
	return !b_is_sleep_clock_used;
  404ec8:	4b09      	ldr	r3, [pc, #36]	; (404ef0 <pmc_is_wakeup_clocks_restored+0x2c>)
  404eca:	781b      	ldrb	r3, [r3, #0]
  404ecc:	b2db      	uxtb	r3, r3
  404ece:	2b00      	cmp	r3, #0
  404ed0:	bf14      	ite	ne
  404ed2:	2301      	movne	r3, #1
  404ed4:	2300      	moveq	r3, #0
  404ed6:	b2db      	uxtb	r3, r3
  404ed8:	f083 0301 	eor.w	r3, r3, #1
  404edc:	b2db      	uxtb	r3, r3
  404ede:	f003 0301 	and.w	r3, r3, #1
  404ee2:	b2db      	uxtb	r3, r3
}
  404ee4:	4618      	mov	r0, r3
  404ee6:	46bd      	mov	sp, r7
  404ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
  404eec:	4770      	bx	lr
  404eee:	bf00      	nop
  404ef0:	20000d29 	.word	0x20000d29

00404ef4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  404ef4:	b480      	push	{r7}
  404ef6:	af00      	add	r7, sp, #0
	while (1) {
  404ef8:	e7fe      	b.n	404ef8 <Dummy_Handler+0x4>
	...

00404efc <cpu_irq_save>:
{
  404efc:	b480      	push	{r7}
  404efe:	b083      	sub	sp, #12
  404f00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  404f02:	f3ef 8310 	mrs	r3, PRIMASK
  404f06:	607b      	str	r3, [r7, #4]
  return(result);
  404f08:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  404f0a:	2b00      	cmp	r3, #0
  404f0c:	bf0c      	ite	eq
  404f0e:	2301      	moveq	r3, #1
  404f10:	2300      	movne	r3, #0
  404f12:	b2db      	uxtb	r3, r3
  404f14:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  404f16:	b672      	cpsid	i
  404f18:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  404f1c:	4b04      	ldr	r3, [pc, #16]	; (404f30 <cpu_irq_save+0x34>)
  404f1e:	2200      	movs	r2, #0
  404f20:	701a      	strb	r2, [r3, #0]
	return flags;
  404f22:	683b      	ldr	r3, [r7, #0]
}
  404f24:	4618      	mov	r0, r3
  404f26:	370c      	adds	r7, #12
  404f28:	46bd      	mov	sp, r7
  404f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  404f2e:	4770      	bx	lr
  404f30:	200000a2 	.word	0x200000a2

00404f34 <cpu_irq_is_enabled_flags>:
{
  404f34:	b480      	push	{r7}
  404f36:	b083      	sub	sp, #12
  404f38:	af00      	add	r7, sp, #0
  404f3a:	6078      	str	r0, [r7, #4]
	return (flags);
  404f3c:	687b      	ldr	r3, [r7, #4]
  404f3e:	2b00      	cmp	r3, #0
  404f40:	bf14      	ite	ne
  404f42:	2301      	movne	r3, #1
  404f44:	2300      	moveq	r3, #0
  404f46:	b2db      	uxtb	r3, r3
}
  404f48:	4618      	mov	r0, r3
  404f4a:	370c      	adds	r7, #12
  404f4c:	46bd      	mov	sp, r7
  404f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404f52:	4770      	bx	lr

00404f54 <cpu_irq_restore>:
{
  404f54:	b580      	push	{r7, lr}
  404f56:	b082      	sub	sp, #8
  404f58:	af00      	add	r7, sp, #0
  404f5a:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  404f5c:	6878      	ldr	r0, [r7, #4]
  404f5e:	4b07      	ldr	r3, [pc, #28]	; (404f7c <cpu_irq_restore+0x28>)
  404f60:	4798      	blx	r3
  404f62:	4603      	mov	r3, r0
  404f64:	2b00      	cmp	r3, #0
  404f66:	d005      	beq.n	404f74 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  404f68:	4b05      	ldr	r3, [pc, #20]	; (404f80 <cpu_irq_restore+0x2c>)
  404f6a:	2201      	movs	r2, #1
  404f6c:	701a      	strb	r2, [r3, #0]
  404f6e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  404f72:	b662      	cpsie	i
}
  404f74:	bf00      	nop
  404f76:	3708      	adds	r7, #8
  404f78:	46bd      	mov	sp, r7
  404f7a:	bd80      	pop	{r7, pc}
  404f7c:	00404f35 	.word	0x00404f35
  404f80:	200000a2 	.word	0x200000a2

00404f84 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  404f84:	b580      	push	{r7, lr}
  404f86:	b084      	sub	sp, #16
  404f88:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  404f8a:	4b1e      	ldr	r3, [pc, #120]	; (405004 <Reset_Handler+0x80>)
  404f8c:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  404f8e:	4b1e      	ldr	r3, [pc, #120]	; (405008 <Reset_Handler+0x84>)
  404f90:	60bb      	str	r3, [r7, #8]

	if (pSrc != pDest) {
  404f92:	68fa      	ldr	r2, [r7, #12]
  404f94:	68bb      	ldr	r3, [r7, #8]
  404f96:	429a      	cmp	r2, r3
  404f98:	d00c      	beq.n	404fb4 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  404f9a:	e007      	b.n	404fac <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  404f9c:	68bb      	ldr	r3, [r7, #8]
  404f9e:	1d1a      	adds	r2, r3, #4
  404fa0:	60ba      	str	r2, [r7, #8]
  404fa2:	68fa      	ldr	r2, [r7, #12]
  404fa4:	1d11      	adds	r1, r2, #4
  404fa6:	60f9      	str	r1, [r7, #12]
  404fa8:	6812      	ldr	r2, [r2, #0]
  404faa:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
  404fac:	68bb      	ldr	r3, [r7, #8]
  404fae:	4a17      	ldr	r2, [pc, #92]	; (40500c <Reset_Handler+0x88>)
  404fb0:	4293      	cmp	r3, r2
  404fb2:	d3f3      	bcc.n	404f9c <Reset_Handler+0x18>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404fb4:	4b16      	ldr	r3, [pc, #88]	; (405010 <Reset_Handler+0x8c>)
  404fb6:	60bb      	str	r3, [r7, #8]
  404fb8:	e004      	b.n	404fc4 <Reset_Handler+0x40>
		*pDest++ = 0;
  404fba:	68bb      	ldr	r3, [r7, #8]
  404fbc:	1d1a      	adds	r2, r3, #4
  404fbe:	60ba      	str	r2, [r7, #8]
  404fc0:	2200      	movs	r2, #0
  404fc2:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
  404fc4:	68bb      	ldr	r3, [r7, #8]
  404fc6:	4a13      	ldr	r2, [pc, #76]	; (405014 <Reset_Handler+0x90>)
  404fc8:	4293      	cmp	r3, r2
  404fca:	d3f6      	bcc.n	404fba <Reset_Handler+0x36>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  404fcc:	4b12      	ldr	r3, [pc, #72]	; (405018 <Reset_Handler+0x94>)
  404fce:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  404fd0:	4a12      	ldr	r2, [pc, #72]	; (40501c <Reset_Handler+0x98>)
  404fd2:	68fb      	ldr	r3, [r7, #12]
  404fd4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  404fd8:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  404fda:	4b11      	ldr	r3, [pc, #68]	; (405020 <Reset_Handler+0x9c>)
  404fdc:	4798      	blx	r3
  404fde:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  404fe0:	4a10      	ldr	r2, [pc, #64]	; (405024 <Reset_Handler+0xa0>)
  404fe2:	4b10      	ldr	r3, [pc, #64]	; (405024 <Reset_Handler+0xa0>)
  404fe4:	681b      	ldr	r3, [r3, #0]
  404fe6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  404fea:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  404fec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  404ff0:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  404ff4:	6878      	ldr	r0, [r7, #4]
  404ff6:	4b0c      	ldr	r3, [pc, #48]	; (405028 <Reset_Handler+0xa4>)
  404ff8:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

	/* Initialize the C library */
	__libc_init_array();
  404ffa:	4b0c      	ldr	r3, [pc, #48]	; (40502c <Reset_Handler+0xa8>)
  404ffc:	4798      	blx	r3

	/* Branch to main function */
	main();
  404ffe:	4b0c      	ldr	r3, [pc, #48]	; (405030 <Reset_Handler+0xac>)
  405000:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  405002:	e7fe      	b.n	405002 <Reset_Handler+0x7e>
  405004:	00408900 	.word	0x00408900
  405008:	20000000 	.word	0x20000000
  40500c:	20000a58 	.word	0x20000a58
  405010:	20000a58 	.word	0x20000a58
  405014:	20000e74 	.word	0x20000e74
  405018:	00400000 	.word	0x00400000
  40501c:	e000ed00 	.word	0xe000ed00
  405020:	00404efd 	.word	0x00404efd
  405024:	e000ed88 	.word	0xe000ed88
  405028:	00404f55 	.word	0x00404f55
  40502c:	004057ad 	.word	0x004057ad
  405030:	00405735 	.word	0x00405735

00405034 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  405034:	b480      	push	{r7}
  405036:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  405038:	4b52      	ldr	r3, [pc, #328]	; (405184 <SystemCoreClockUpdate+0x150>)
  40503a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40503c:	f003 0303 	and.w	r3, r3, #3
  405040:	2b01      	cmp	r3, #1
  405042:	d014      	beq.n	40506e <SystemCoreClockUpdate+0x3a>
  405044:	2b01      	cmp	r3, #1
  405046:	d302      	bcc.n	40504e <SystemCoreClockUpdate+0x1a>
  405048:	2b02      	cmp	r3, #2
  40504a:	d038      	beq.n	4050be <SystemCoreClockUpdate+0x8a>
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
		}
		break;

	default:
		break;
  40504c:	e07a      	b.n	405144 <SystemCoreClockUpdate+0x110>
		if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40504e:	4b4e      	ldr	r3, [pc, #312]	; (405188 <SystemCoreClockUpdate+0x154>)
  405050:	695b      	ldr	r3, [r3, #20]
  405052:	f003 0380 	and.w	r3, r3, #128	; 0x80
  405056:	2b00      	cmp	r3, #0
  405058:	d004      	beq.n	405064 <SystemCoreClockUpdate+0x30>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40505a:	4b4c      	ldr	r3, [pc, #304]	; (40518c <SystemCoreClockUpdate+0x158>)
  40505c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  405060:	601a      	str	r2, [r3, #0]
		break;
  405062:	e06f      	b.n	405144 <SystemCoreClockUpdate+0x110>
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  405064:	4b49      	ldr	r3, [pc, #292]	; (40518c <SystemCoreClockUpdate+0x158>)
  405066:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40506a:	601a      	str	r2, [r3, #0]
		break;
  40506c:	e06a      	b.n	405144 <SystemCoreClockUpdate+0x110>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40506e:	4b45      	ldr	r3, [pc, #276]	; (405184 <SystemCoreClockUpdate+0x150>)
  405070:	6a1b      	ldr	r3, [r3, #32]
  405072:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  405076:	2b00      	cmp	r3, #0
  405078:	d003      	beq.n	405082 <SystemCoreClockUpdate+0x4e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40507a:	4b44      	ldr	r3, [pc, #272]	; (40518c <SystemCoreClockUpdate+0x158>)
  40507c:	4a44      	ldr	r2, [pc, #272]	; (405190 <SystemCoreClockUpdate+0x15c>)
  40507e:	601a      	str	r2, [r3, #0]
		break;
  405080:	e060      	b.n	405144 <SystemCoreClockUpdate+0x110>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  405082:	4b42      	ldr	r3, [pc, #264]	; (40518c <SystemCoreClockUpdate+0x158>)
  405084:	4a43      	ldr	r2, [pc, #268]	; (405194 <SystemCoreClockUpdate+0x160>)
  405086:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  405088:	4b3e      	ldr	r3, [pc, #248]	; (405184 <SystemCoreClockUpdate+0x150>)
  40508a:	6a1b      	ldr	r3, [r3, #32]
  40508c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  405090:	2b10      	cmp	r3, #16
  405092:	d004      	beq.n	40509e <SystemCoreClockUpdate+0x6a>
  405094:	2b20      	cmp	r3, #32
  405096:	d008      	beq.n	4050aa <SystemCoreClockUpdate+0x76>
  405098:	2b00      	cmp	r3, #0
  40509a:	d00e      	beq.n	4050ba <SystemCoreClockUpdate+0x86>
				break;
  40509c:	e00e      	b.n	4050bc <SystemCoreClockUpdate+0x88>
				SystemCoreClock *= 2U;
  40509e:	4b3b      	ldr	r3, [pc, #236]	; (40518c <SystemCoreClockUpdate+0x158>)
  4050a0:	681b      	ldr	r3, [r3, #0]
  4050a2:	005b      	lsls	r3, r3, #1
  4050a4:	4a39      	ldr	r2, [pc, #228]	; (40518c <SystemCoreClockUpdate+0x158>)
  4050a6:	6013      	str	r3, [r2, #0]
				break;
  4050a8:	e008      	b.n	4050bc <SystemCoreClockUpdate+0x88>
				SystemCoreClock *= 3U;
  4050aa:	4b38      	ldr	r3, [pc, #224]	; (40518c <SystemCoreClockUpdate+0x158>)
  4050ac:	681a      	ldr	r2, [r3, #0]
  4050ae:	4613      	mov	r3, r2
  4050b0:	005b      	lsls	r3, r3, #1
  4050b2:	4413      	add	r3, r2
  4050b4:	4a35      	ldr	r2, [pc, #212]	; (40518c <SystemCoreClockUpdate+0x158>)
  4050b6:	6013      	str	r3, [r2, #0]
				break;
  4050b8:	e000      	b.n	4050bc <SystemCoreClockUpdate+0x88>
				break;
  4050ba:	bf00      	nop
		break;
  4050bc:	e042      	b.n	405144 <SystemCoreClockUpdate+0x110>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4050be:	4b31      	ldr	r3, [pc, #196]	; (405184 <SystemCoreClockUpdate+0x150>)
  4050c0:	6a1b      	ldr	r3, [r3, #32]
  4050c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4050c6:	2b00      	cmp	r3, #0
  4050c8:	d003      	beq.n	4050d2 <SystemCoreClockUpdate+0x9e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4050ca:	4b30      	ldr	r3, [pc, #192]	; (40518c <SystemCoreClockUpdate+0x158>)
  4050cc:	4a30      	ldr	r2, [pc, #192]	; (405190 <SystemCoreClockUpdate+0x15c>)
  4050ce:	601a      	str	r2, [r3, #0]
  4050d0:	e01c      	b.n	40510c <SystemCoreClockUpdate+0xd8>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4050d2:	4b2e      	ldr	r3, [pc, #184]	; (40518c <SystemCoreClockUpdate+0x158>)
  4050d4:	4a2f      	ldr	r2, [pc, #188]	; (405194 <SystemCoreClockUpdate+0x160>)
  4050d6:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4050d8:	4b2a      	ldr	r3, [pc, #168]	; (405184 <SystemCoreClockUpdate+0x150>)
  4050da:	6a1b      	ldr	r3, [r3, #32]
  4050dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4050e0:	2b10      	cmp	r3, #16
  4050e2:	d004      	beq.n	4050ee <SystemCoreClockUpdate+0xba>
  4050e4:	2b20      	cmp	r3, #32
  4050e6:	d008      	beq.n	4050fa <SystemCoreClockUpdate+0xc6>
  4050e8:	2b00      	cmp	r3, #0
  4050ea:	d00e      	beq.n	40510a <SystemCoreClockUpdate+0xd6>
				break;
  4050ec:	e00e      	b.n	40510c <SystemCoreClockUpdate+0xd8>
				SystemCoreClock *= 2U;
  4050ee:	4b27      	ldr	r3, [pc, #156]	; (40518c <SystemCoreClockUpdate+0x158>)
  4050f0:	681b      	ldr	r3, [r3, #0]
  4050f2:	005b      	lsls	r3, r3, #1
  4050f4:	4a25      	ldr	r2, [pc, #148]	; (40518c <SystemCoreClockUpdate+0x158>)
  4050f6:	6013      	str	r3, [r2, #0]
				break;
  4050f8:	e008      	b.n	40510c <SystemCoreClockUpdate+0xd8>
				SystemCoreClock *= 3U;
  4050fa:	4b24      	ldr	r3, [pc, #144]	; (40518c <SystemCoreClockUpdate+0x158>)
  4050fc:	681a      	ldr	r2, [r3, #0]
  4050fe:	4613      	mov	r3, r2
  405100:	005b      	lsls	r3, r3, #1
  405102:	4413      	add	r3, r2
  405104:	4a21      	ldr	r2, [pc, #132]	; (40518c <SystemCoreClockUpdate+0x158>)
  405106:	6013      	str	r3, [r2, #0]
				break;
  405108:	e000      	b.n	40510c <SystemCoreClockUpdate+0xd8>
				break;
  40510a:	bf00      	nop
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK)
  40510c:	4b1d      	ldr	r3, [pc, #116]	; (405184 <SystemCoreClockUpdate+0x150>)
  40510e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405110:	f003 0303 	and.w	r3, r3, #3
  405114:	2b02      	cmp	r3, #2
  405116:	d114      	bne.n	405142 <SystemCoreClockUpdate+0x10e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  405118:	4b1a      	ldr	r3, [pc, #104]	; (405184 <SystemCoreClockUpdate+0x150>)
  40511a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40511c:	0c1b      	lsrs	r3, r3, #16
  40511e:	f3c3 030a 	ubfx	r3, r3, #0, #11
  405122:	3301      	adds	r3, #1
  405124:	4a19      	ldr	r2, [pc, #100]	; (40518c <SystemCoreClockUpdate+0x158>)
  405126:	6812      	ldr	r2, [r2, #0]
  405128:	fb02 f303 	mul.w	r3, r2, r3
  40512c:	4a17      	ldr	r2, [pc, #92]	; (40518c <SystemCoreClockUpdate+0x158>)
  40512e:	6013      	str	r3, [r2, #0]
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  405130:	4b14      	ldr	r3, [pc, #80]	; (405184 <SystemCoreClockUpdate+0x150>)
  405132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  405134:	b2db      	uxtb	r3, r3
  405136:	4a15      	ldr	r2, [pc, #84]	; (40518c <SystemCoreClockUpdate+0x158>)
  405138:	6812      	ldr	r2, [r2, #0]
  40513a:	fbb2 f3f3 	udiv	r3, r2, r3
  40513e:	4a13      	ldr	r2, [pc, #76]	; (40518c <SystemCoreClockUpdate+0x158>)
  405140:	6013      	str	r3, [r2, #0]
		break;
  405142:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  405144:	4b0f      	ldr	r3, [pc, #60]	; (405184 <SystemCoreClockUpdate+0x150>)
  405146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405148:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40514c:	2b70      	cmp	r3, #112	; 0x70
  40514e:	d108      	bne.n	405162 <SystemCoreClockUpdate+0x12e>
		SystemCoreClock /= 3U;
  405150:	4b0e      	ldr	r3, [pc, #56]	; (40518c <SystemCoreClockUpdate+0x158>)
  405152:	681b      	ldr	r3, [r3, #0]
  405154:	4a10      	ldr	r2, [pc, #64]	; (405198 <SystemCoreClockUpdate+0x164>)
  405156:	fba2 2303 	umull	r2, r3, r2, r3
  40515a:	085b      	lsrs	r3, r3, #1
  40515c:	4a0b      	ldr	r2, [pc, #44]	; (40518c <SystemCoreClockUpdate+0x158>)
  40515e:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >>
				PMC_MCKR_PRES_Pos);
	}
}
  405160:	e00a      	b.n	405178 <SystemCoreClockUpdate+0x144>
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >>
  405162:	4b08      	ldr	r3, [pc, #32]	; (405184 <SystemCoreClockUpdate+0x150>)
  405164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405166:	091b      	lsrs	r3, r3, #4
  405168:	f003 0307 	and.w	r3, r3, #7
  40516c:	4a07      	ldr	r2, [pc, #28]	; (40518c <SystemCoreClockUpdate+0x158>)
  40516e:	6812      	ldr	r2, [r2, #0]
  405170:	fa22 f303 	lsr.w	r3, r2, r3
  405174:	4a05      	ldr	r2, [pc, #20]	; (40518c <SystemCoreClockUpdate+0x158>)
  405176:	6013      	str	r3, [r2, #0]
}
  405178:	bf00      	nop
  40517a:	46bd      	mov	sp, r7
  40517c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405180:	4770      	bx	lr
  405182:	bf00      	nop
  405184:	400e0400 	.word	0x400e0400
  405188:	400e1810 	.word	0x400e1810
  40518c:	200000a4 	.word	0x200000a4
  405190:	00b71b00 	.word	0x00b71b00
  405194:	003d0900 	.word	0x003d0900
  405198:	aaaaaaab 	.word	0xaaaaaaab

0040519c <system_init_flash>:

/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  40519c:	b480      	push	{r7}
  40519e:	b083      	sub	sp, #12
  4051a0:	af00      	add	r7, sp, #0
  4051a2:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4051a4:	687b      	ldr	r3, [r7, #4]
  4051a6:	4a19      	ldr	r2, [pc, #100]	; (40520c <system_init_flash+0x70>)
  4051a8:	4293      	cmp	r3, r2
  4051aa:	d804      	bhi.n	4051b6 <system_init_flash+0x1a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4051ac:	4b18      	ldr	r3, [pc, #96]	; (405210 <system_init_flash+0x74>)
  4051ae:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4051b2:	601a      	str	r2, [r3, #0]
					}
				}
			}
		}
	}
}
  4051b4:	e023      	b.n	4051fe <system_init_flash+0x62>
		if (ul_clk < CHIP_FREQ_FWS_1) {
  4051b6:	687b      	ldr	r3, [r7, #4]
  4051b8:	4a16      	ldr	r2, [pc, #88]	; (405214 <system_init_flash+0x78>)
  4051ba:	4293      	cmp	r3, r2
  4051bc:	d803      	bhi.n	4051c6 <system_init_flash+0x2a>
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4051be:	4b14      	ldr	r3, [pc, #80]	; (405210 <system_init_flash+0x74>)
  4051c0:	4a15      	ldr	r2, [pc, #84]	; (405218 <system_init_flash+0x7c>)
  4051c2:	601a      	str	r2, [r3, #0]
}
  4051c4:	e01b      	b.n	4051fe <system_init_flash+0x62>
			if (ul_clk < CHIP_FREQ_FWS_2) {
  4051c6:	687b      	ldr	r3, [r7, #4]
  4051c8:	4a14      	ldr	r2, [pc, #80]	; (40521c <system_init_flash+0x80>)
  4051ca:	4293      	cmp	r3, r2
  4051cc:	d803      	bhi.n	4051d6 <system_init_flash+0x3a>
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4051ce:	4b10      	ldr	r3, [pc, #64]	; (405210 <system_init_flash+0x74>)
  4051d0:	4a13      	ldr	r2, [pc, #76]	; (405220 <system_init_flash+0x84>)
  4051d2:	601a      	str	r2, [r3, #0]
}
  4051d4:	e013      	b.n	4051fe <system_init_flash+0x62>
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4051d6:	687b      	ldr	r3, [r7, #4]
  4051d8:	4a12      	ldr	r2, [pc, #72]	; (405224 <system_init_flash+0x88>)
  4051da:	4293      	cmp	r3, r2
  4051dc:	d803      	bhi.n	4051e6 <system_init_flash+0x4a>
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4051de:	4b0c      	ldr	r3, [pc, #48]	; (405210 <system_init_flash+0x74>)
  4051e0:	4a11      	ldr	r2, [pc, #68]	; (405228 <system_init_flash+0x8c>)
  4051e2:	601a      	str	r2, [r3, #0]
}
  4051e4:	e00b      	b.n	4051fe <system_init_flash+0x62>
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4051e6:	687b      	ldr	r3, [r7, #4]
  4051e8:	4a10      	ldr	r2, [pc, #64]	; (40522c <system_init_flash+0x90>)
  4051ea:	4293      	cmp	r3, r2
  4051ec:	d804      	bhi.n	4051f8 <system_init_flash+0x5c>
						EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4051ee:	4b08      	ldr	r3, [pc, #32]	; (405210 <system_init_flash+0x74>)
  4051f0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4051f4:	601a      	str	r2, [r3, #0]
}
  4051f6:	e002      	b.n	4051fe <system_init_flash+0x62>
						EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4051f8:	4b05      	ldr	r3, [pc, #20]	; (405210 <system_init_flash+0x74>)
  4051fa:	4a0d      	ldr	r2, [pc, #52]	; (405230 <system_init_flash+0x94>)
  4051fc:	601a      	str	r2, [r3, #0]
}
  4051fe:	bf00      	nop
  405200:	370c      	adds	r7, #12
  405202:	46bd      	mov	sp, r7
  405204:	f85d 7b04 	ldr.w	r7, [sp], #4
  405208:	4770      	bx	lr
  40520a:	bf00      	nop
  40520c:	01312cff 	.word	0x01312cff
  405210:	400e0a00 	.word	0x400e0a00
  405214:	026259ff 	.word	0x026259ff
  405218:	04000100 	.word	0x04000100
  40521c:	039386ff 	.word	0x039386ff
  405220:	04000200 	.word	0x04000200
  405224:	04c4b3ff 	.word	0x04c4b3ff
  405228:	04000300 	.word	0x04000300
  40522c:	05f5e0ff 	.word	0x05f5e0ff
  405230:	04000500 	.word	0x04000500

00405234 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  405234:	b480      	push	{r7}
  405236:	b085      	sub	sp, #20
  405238:	af00      	add	r7, sp, #0
  40523a:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  40523c:	4b10      	ldr	r3, [pc, #64]	; (405280 <_sbrk+0x4c>)
  40523e:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  405240:	4b10      	ldr	r3, [pc, #64]	; (405284 <_sbrk+0x50>)
  405242:	681b      	ldr	r3, [r3, #0]
  405244:	2b00      	cmp	r3, #0
  405246:	d102      	bne.n	40524e <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  405248:	4b0e      	ldr	r3, [pc, #56]	; (405284 <_sbrk+0x50>)
  40524a:	4a0f      	ldr	r2, [pc, #60]	; (405288 <_sbrk+0x54>)
  40524c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40524e:	4b0d      	ldr	r3, [pc, #52]	; (405284 <_sbrk+0x50>)
  405250:	681b      	ldr	r3, [r3, #0]
  405252:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  405254:	68ba      	ldr	r2, [r7, #8]
  405256:	687b      	ldr	r3, [r7, #4]
  405258:	441a      	add	r2, r3
  40525a:	68fb      	ldr	r3, [r7, #12]
  40525c:	429a      	cmp	r2, r3
  40525e:	dd02      	ble.n	405266 <_sbrk+0x32>
		return (caddr_t) -1;	
  405260:	f04f 33ff 	mov.w	r3, #4294967295
  405264:	e006      	b.n	405274 <_sbrk+0x40>
	}

	heap += incr;
  405266:	4b07      	ldr	r3, [pc, #28]	; (405284 <_sbrk+0x50>)
  405268:	681a      	ldr	r2, [r3, #0]
  40526a:	687b      	ldr	r3, [r7, #4]
  40526c:	4413      	add	r3, r2
  40526e:	4a05      	ldr	r2, [pc, #20]	; (405284 <_sbrk+0x50>)
  405270:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  405272:	68bb      	ldr	r3, [r7, #8]
}
  405274:	4618      	mov	r0, r3
  405276:	3714      	adds	r7, #20
  405278:	46bd      	mov	sp, r7
  40527a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40527e:	4770      	bx	lr
  405280:	2001fffc 	.word	0x2001fffc
  405284:	20000d2c 	.word	0x20000d2c
  405288:	20003e78 	.word	0x20003e78

0040528c <_close>:
{
	return -1;
}

extern int _close(int file)
{
  40528c:	b480      	push	{r7}
  40528e:	b083      	sub	sp, #12
  405290:	af00      	add	r7, sp, #0
  405292:	6078      	str	r0, [r7, #4]
	return -1;
  405294:	f04f 33ff 	mov.w	r3, #4294967295
}
  405298:	4618      	mov	r0, r3
  40529a:	370c      	adds	r7, #12
  40529c:	46bd      	mov	sp, r7
  40529e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4052a2:	4770      	bx	lr

004052a4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  4052a4:	b480      	push	{r7}
  4052a6:	b083      	sub	sp, #12
  4052a8:	af00      	add	r7, sp, #0
  4052aa:	6078      	str	r0, [r7, #4]
  4052ac:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  4052ae:	683b      	ldr	r3, [r7, #0]
  4052b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4052b4:	605a      	str	r2, [r3, #4]

	return 0;
  4052b6:	2300      	movs	r3, #0
}
  4052b8:	4618      	mov	r0, r3
  4052ba:	370c      	adds	r7, #12
  4052bc:	46bd      	mov	sp, r7
  4052be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4052c2:	4770      	bx	lr

004052c4 <_isatty>:

extern int _isatty(int file)
{
  4052c4:	b480      	push	{r7}
  4052c6:	b083      	sub	sp, #12
  4052c8:	af00      	add	r7, sp, #0
  4052ca:	6078      	str	r0, [r7, #4]
	return 1;
  4052cc:	2301      	movs	r3, #1
}
  4052ce:	4618      	mov	r0, r3
  4052d0:	370c      	adds	r7, #12
  4052d2:	46bd      	mov	sp, r7
  4052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4052d8:	4770      	bx	lr

004052da <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4052da:	b480      	push	{r7}
  4052dc:	b085      	sub	sp, #20
  4052de:	af00      	add	r7, sp, #0
  4052e0:	60f8      	str	r0, [r7, #12]
  4052e2:	60b9      	str	r1, [r7, #8]
  4052e4:	607a      	str	r2, [r7, #4]
	return 0;
  4052e6:	2300      	movs	r3, #0
}
  4052e8:	4618      	mov	r0, r3
  4052ea:	3714      	adds	r7, #20
  4052ec:	46bd      	mov	sp, r7
  4052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4052f2:	4770      	bx	lr

004052f4 <afec_ch_sanity_check>:
{
  4052f4:	b480      	push	{r7}
  4052f6:	b083      	sub	sp, #12
  4052f8:	af00      	add	r7, sp, #0
  4052fa:	6078      	str	r0, [r7, #4]
  4052fc:	460b      	mov	r3, r1
  4052fe:	807b      	strh	r3, [r7, #2]
}
  405300:	bf00      	nop
  405302:	370c      	adds	r7, #12
  405304:	46bd      	mov	sp, r7
  405306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40530a:	4770      	bx	lr

0040530c <afec_start_software_conversion>:
{
  40530c:	b480      	push	{r7}
  40530e:	b083      	sub	sp, #12
  405310:	af00      	add	r7, sp, #0
  405312:	6078      	str	r0, [r7, #4]
	afec->AFEC_CR = AFEC_CR_START;
  405314:	687b      	ldr	r3, [r7, #4]
  405316:	2202      	movs	r2, #2
  405318:	601a      	str	r2, [r3, #0]
}
  40531a:	bf00      	nop
  40531c:	370c      	adds	r7, #12
  40531e:	46bd      	mov	sp, r7
  405320:	f85d 7b04 	ldr.w	r7, [sp], #4
  405324:	4770      	bx	lr
	...

00405328 <afec_channel_get_value>:
{
  405328:	b580      	push	{r7, lr}
  40532a:	b082      	sub	sp, #8
  40532c:	af00      	add	r7, sp, #0
  40532e:	6078      	str	r0, [r7, #4]
  405330:	460b      	mov	r3, r1
  405332:	807b      	strh	r3, [r7, #2]
	afec_ch_sanity_check(afec, afec_ch);
  405334:	887b      	ldrh	r3, [r7, #2]
  405336:	4619      	mov	r1, r3
  405338:	6878      	ldr	r0, [r7, #4]
  40533a:	4b05      	ldr	r3, [pc, #20]	; (405350 <afec_channel_get_value+0x28>)
  40533c:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  40533e:	887a      	ldrh	r2, [r7, #2]
  405340:	687b      	ldr	r3, [r7, #4]
  405342:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  405344:	687b      	ldr	r3, [r7, #4]
  405346:	6e9b      	ldr	r3, [r3, #104]	; 0x68
}
  405348:	4618      	mov	r0, r3
  40534a:	3708      	adds	r7, #8
  40534c:	46bd      	mov	sp, r7
  40534e:	bd80      	pop	{r7, pc}
  405350:	004052f5 	.word	0x004052f5

00405354 <afec_get_interrupt_status>:
{
  405354:	b480      	push	{r7}
  405356:	b083      	sub	sp, #12
  405358:	af00      	add	r7, sp, #0
  40535a:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  40535c:	687b      	ldr	r3, [r7, #4]
  40535e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  405360:	4618      	mov	r0, r3
  405362:	370c      	adds	r7, #12
  405364:	46bd      	mov	sp, r7
  405366:	f85d 7b04 	ldr.w	r7, [sp], #4
  40536a:	4770      	bx	lr

0040536c <osc_get_rate>:
{
  40536c:	b480      	push	{r7}
  40536e:	b083      	sub	sp, #12
  405370:	af00      	add	r7, sp, #0
  405372:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  405374:	687b      	ldr	r3, [r7, #4]
  405376:	2b07      	cmp	r3, #7
  405378:	d825      	bhi.n	4053c6 <osc_get_rate+0x5a>
  40537a:	a201      	add	r2, pc, #4	; (adr r2, 405380 <osc_get_rate+0x14>)
  40537c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  405380:	004053a1 	.word	0x004053a1
  405384:	004053a7 	.word	0x004053a7
  405388:	004053ad 	.word	0x004053ad
  40538c:	004053b3 	.word	0x004053b3
  405390:	004053b7 	.word	0x004053b7
  405394:	004053bb 	.word	0x004053bb
  405398:	004053bf 	.word	0x004053bf
  40539c:	004053c3 	.word	0x004053c3
		return OSC_SLCK_32K_RC_HZ;
  4053a0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4053a4:	e010      	b.n	4053c8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4053a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4053aa:	e00d      	b.n	4053c8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4053ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4053b0:	e00a      	b.n	4053c8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4053b2:	4b08      	ldr	r3, [pc, #32]	; (4053d4 <osc_get_rate+0x68>)
  4053b4:	e008      	b.n	4053c8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4053b6:	4b08      	ldr	r3, [pc, #32]	; (4053d8 <osc_get_rate+0x6c>)
  4053b8:	e006      	b.n	4053c8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4053ba:	4b08      	ldr	r3, [pc, #32]	; (4053dc <osc_get_rate+0x70>)
  4053bc:	e004      	b.n	4053c8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4053be:	4b07      	ldr	r3, [pc, #28]	; (4053dc <osc_get_rate+0x70>)
  4053c0:	e002      	b.n	4053c8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4053c2:	4b06      	ldr	r3, [pc, #24]	; (4053dc <osc_get_rate+0x70>)
  4053c4:	e000      	b.n	4053c8 <osc_get_rate+0x5c>
	return 0;
  4053c6:	2300      	movs	r3, #0
}
  4053c8:	4618      	mov	r0, r3
  4053ca:	370c      	adds	r7, #12
  4053cc:	46bd      	mov	sp, r7
  4053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4053d2:	4770      	bx	lr
  4053d4:	003d0900 	.word	0x003d0900
  4053d8:	007a1200 	.word	0x007a1200
  4053dc:	00b71b00 	.word	0x00b71b00

004053e0 <sysclk_get_main_hz>:
{
  4053e0:	b580      	push	{r7, lr}
  4053e2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4053e4:	2006      	movs	r0, #6
  4053e6:	4b03      	ldr	r3, [pc, #12]	; (4053f4 <sysclk_get_main_hz+0x14>)
  4053e8:	4798      	blx	r3
  4053ea:	4603      	mov	r3, r0
  4053ec:	011b      	lsls	r3, r3, #4
}
  4053ee:	4618      	mov	r0, r3
  4053f0:	bd80      	pop	{r7, pc}
  4053f2:	bf00      	nop
  4053f4:	0040536d 	.word	0x0040536d

004053f8 <sysclk_get_peripheral_hz>:
{
  4053f8:	b580      	push	{r7, lr}
  4053fa:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4053fc:	4b02      	ldr	r3, [pc, #8]	; (405408 <sysclk_get_peripheral_hz+0x10>)
  4053fe:	4798      	blx	r3
  405400:	4603      	mov	r3, r0
  405402:	085b      	lsrs	r3, r3, #1
}
  405404:	4618      	mov	r0, r3
  405406:	bd80      	pop	{r7, pc}
  405408:	004053e1 	.word	0x004053e1

0040540c <sysclk_enable_peripheral_clock>:
{
  40540c:	b580      	push	{r7, lr}
  40540e:	b082      	sub	sp, #8
  405410:	af00      	add	r7, sp, #0
  405412:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  405414:	6878      	ldr	r0, [r7, #4]
  405416:	4b03      	ldr	r3, [pc, #12]	; (405424 <sysclk_enable_peripheral_clock+0x18>)
  405418:	4798      	blx	r3
}
  40541a:	bf00      	nop
  40541c:	3708      	adds	r7, #8
  40541e:	46bd      	mov	sp, r7
  405420:	bd80      	pop	{r7, pc}
  405422:	bf00      	nop
  405424:	00404d85 	.word	0x00404d85

00405428 <usart_serial_init>:
{
  405428:	b580      	push	{r7, lr}
  40542a:	b08c      	sub	sp, #48	; 0x30
  40542c:	af00      	add	r7, sp, #0
  40542e:	6078      	str	r0, [r7, #4]
  405430:	6039      	str	r1, [r7, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  405432:	4b31      	ldr	r3, [pc, #196]	; (4054f8 <usart_serial_init+0xd0>)
  405434:	4798      	blx	r3
  405436:	4603      	mov	r3, r0
  405438:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  40543a:	683b      	ldr	r3, [r7, #0]
  40543c:	681b      	ldr	r3, [r3, #0]
  40543e:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  405440:	683b      	ldr	r3, [r7, #0]
  405442:	689b      	ldr	r3, [r3, #8]
  405444:	62fb      	str	r3, [r7, #44]	; 0x2c
	usart_settings.baudrate = opt->baudrate;
  405446:	683b      	ldr	r3, [r7, #0]
  405448:	681b      	ldr	r3, [r3, #0]
  40544a:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  40544c:	683b      	ldr	r3, [r7, #0]
  40544e:	685b      	ldr	r3, [r3, #4]
  405450:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  405452:	683b      	ldr	r3, [r7, #0]
  405454:	689b      	ldr	r3, [r3, #8]
  405456:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  405458:	683b      	ldr	r3, [r7, #0]
  40545a:	68db      	ldr	r3, [r3, #12]
  40545c:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40545e:	2300      	movs	r3, #0
  405460:	61fb      	str	r3, [r7, #28]
	if (UART0 == (Uart*)p_usart) {
  405462:	687b      	ldr	r3, [r7, #4]
  405464:	4a25      	ldr	r2, [pc, #148]	; (4054fc <usart_serial_init+0xd4>)
  405466:	4293      	cmp	r3, r2
  405468:	d108      	bne.n	40547c <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  40546a:	2007      	movs	r0, #7
  40546c:	4b24      	ldr	r3, [pc, #144]	; (405500 <usart_serial_init+0xd8>)
  40546e:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  405470:	f107 0324 	add.w	r3, r7, #36	; 0x24
  405474:	4619      	mov	r1, r3
  405476:	6878      	ldr	r0, [r7, #4]
  405478:	4b22      	ldr	r3, [pc, #136]	; (405504 <usart_serial_init+0xdc>)
  40547a:	4798      	blx	r3
	if (UART1 == (Uart*)p_usart) {
  40547c:	687b      	ldr	r3, [r7, #4]
  40547e:	4a22      	ldr	r2, [pc, #136]	; (405508 <usart_serial_init+0xe0>)
  405480:	4293      	cmp	r3, r2
  405482:	d108      	bne.n	405496 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  405484:	202d      	movs	r0, #45	; 0x2d
  405486:	4b1e      	ldr	r3, [pc, #120]	; (405500 <usart_serial_init+0xd8>)
  405488:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  40548a:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40548e:	4619      	mov	r1, r3
  405490:	6878      	ldr	r0, [r7, #4]
  405492:	4b1c      	ldr	r3, [pc, #112]	; (405504 <usart_serial_init+0xdc>)
  405494:	4798      	blx	r3
	if (USART0 == p_usart) {
  405496:	687b      	ldr	r3, [r7, #4]
  405498:	4a1c      	ldr	r2, [pc, #112]	; (40550c <usart_serial_init+0xe4>)
  40549a:	4293      	cmp	r3, r2
  40549c:	d111      	bne.n	4054c2 <usart_serial_init+0x9a>
		sysclk_enable_peripheral_clock(ID_USART0);
  40549e:	200e      	movs	r0, #14
  4054a0:	4b17      	ldr	r3, [pc, #92]	; (405500 <usart_serial_init+0xd8>)
  4054a2:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4054a4:	4b14      	ldr	r3, [pc, #80]	; (4054f8 <usart_serial_init+0xd0>)
  4054a6:	4798      	blx	r3
  4054a8:	4602      	mov	r2, r0
  4054aa:	f107 030c 	add.w	r3, r7, #12
  4054ae:	4619      	mov	r1, r3
  4054b0:	6878      	ldr	r0, [r7, #4]
  4054b2:	4b17      	ldr	r3, [pc, #92]	; (405510 <usart_serial_init+0xe8>)
  4054b4:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4054b6:	6878      	ldr	r0, [r7, #4]
  4054b8:	4b16      	ldr	r3, [pc, #88]	; (405514 <usart_serial_init+0xec>)
  4054ba:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4054bc:	6878      	ldr	r0, [r7, #4]
  4054be:	4b16      	ldr	r3, [pc, #88]	; (405518 <usart_serial_init+0xf0>)
  4054c0:	4798      	blx	r3
	if (USART1 == p_usart) {
  4054c2:	687b      	ldr	r3, [r7, #4]
  4054c4:	4a15      	ldr	r2, [pc, #84]	; (40551c <usart_serial_init+0xf4>)
  4054c6:	4293      	cmp	r3, r2
  4054c8:	d111      	bne.n	4054ee <usart_serial_init+0xc6>
		sysclk_enable_peripheral_clock(ID_USART1);
  4054ca:	200f      	movs	r0, #15
  4054cc:	4b0c      	ldr	r3, [pc, #48]	; (405500 <usart_serial_init+0xd8>)
  4054ce:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4054d0:	4b09      	ldr	r3, [pc, #36]	; (4054f8 <usart_serial_init+0xd0>)
  4054d2:	4798      	blx	r3
  4054d4:	4602      	mov	r2, r0
  4054d6:	f107 030c 	add.w	r3, r7, #12
  4054da:	4619      	mov	r1, r3
  4054dc:	6878      	ldr	r0, [r7, #4]
  4054de:	4b0c      	ldr	r3, [pc, #48]	; (405510 <usart_serial_init+0xe8>)
  4054e0:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4054e2:	6878      	ldr	r0, [r7, #4]
  4054e4:	4b0b      	ldr	r3, [pc, #44]	; (405514 <usart_serial_init+0xec>)
  4054e6:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4054e8:	6878      	ldr	r0, [r7, #4]
  4054ea:	4b0b      	ldr	r3, [pc, #44]	; (405518 <usart_serial_init+0xf0>)
  4054ec:	4798      	blx	r3
}
  4054ee:	bf00      	nop
  4054f0:	3730      	adds	r7, #48	; 0x30
  4054f2:	46bd      	mov	sp, r7
  4054f4:	bd80      	pop	{r7, pc}
  4054f6:	bf00      	nop
  4054f8:	004053f9 	.word	0x004053f9
  4054fc:	400e0600 	.word	0x400e0600
  405500:	0040540d 	.word	0x0040540d
  405504:	00401ee9 	.word	0x00401ee9
  405508:	40060600 	.word	0x40060600
  40550c:	400a0000 	.word	0x400a0000
  405510:	00404025 	.word	0x00404025
  405514:	004040a9 	.word	0x004040a9
  405518:	004040dd 	.word	0x004040dd
  40551c:	400a4000 	.word	0x400a4000

00405520 <usart_serial_putchar>:
{
  405520:	b580      	push	{r7, lr}
  405522:	b082      	sub	sp, #8
  405524:	af00      	add	r7, sp, #0
  405526:	6078      	str	r0, [r7, #4]
  405528:	460b      	mov	r3, r1
  40552a:	70fb      	strb	r3, [r7, #3]
	if (UART0 == (Uart*)p_usart) {
  40552c:	687b      	ldr	r3, [r7, #4]
  40552e:	4a20      	ldr	r2, [pc, #128]	; (4055b0 <usart_serial_putchar+0x90>)
  405530:	4293      	cmp	r3, r2
  405532:	d10a      	bne.n	40554a <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  405534:	bf00      	nop
  405536:	78fb      	ldrb	r3, [r7, #3]
  405538:	4619      	mov	r1, r3
  40553a:	6878      	ldr	r0, [r7, #4]
  40553c:	4b1d      	ldr	r3, [pc, #116]	; (4055b4 <usart_serial_putchar+0x94>)
  40553e:	4798      	blx	r3
  405540:	4603      	mov	r3, r0
  405542:	2b00      	cmp	r3, #0
  405544:	d1f7      	bne.n	405536 <usart_serial_putchar+0x16>
		return 1;
  405546:	2301      	movs	r3, #1
  405548:	e02d      	b.n	4055a6 <usart_serial_putchar+0x86>
	if (UART1 == (Uart*)p_usart) {
  40554a:	687b      	ldr	r3, [r7, #4]
  40554c:	4a1a      	ldr	r2, [pc, #104]	; (4055b8 <usart_serial_putchar+0x98>)
  40554e:	4293      	cmp	r3, r2
  405550:	d10a      	bne.n	405568 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  405552:	bf00      	nop
  405554:	78fb      	ldrb	r3, [r7, #3]
  405556:	4619      	mov	r1, r3
  405558:	6878      	ldr	r0, [r7, #4]
  40555a:	4b16      	ldr	r3, [pc, #88]	; (4055b4 <usart_serial_putchar+0x94>)
  40555c:	4798      	blx	r3
  40555e:	4603      	mov	r3, r0
  405560:	2b00      	cmp	r3, #0
  405562:	d1f7      	bne.n	405554 <usart_serial_putchar+0x34>
		return 1;
  405564:	2301      	movs	r3, #1
  405566:	e01e      	b.n	4055a6 <usart_serial_putchar+0x86>
	if (USART0 == p_usart) {
  405568:	687b      	ldr	r3, [r7, #4]
  40556a:	4a14      	ldr	r2, [pc, #80]	; (4055bc <usart_serial_putchar+0x9c>)
  40556c:	4293      	cmp	r3, r2
  40556e:	d10a      	bne.n	405586 <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  405570:	bf00      	nop
  405572:	78fb      	ldrb	r3, [r7, #3]
  405574:	4619      	mov	r1, r3
  405576:	6878      	ldr	r0, [r7, #4]
  405578:	4b11      	ldr	r3, [pc, #68]	; (4055c0 <usart_serial_putchar+0xa0>)
  40557a:	4798      	blx	r3
  40557c:	4603      	mov	r3, r0
  40557e:	2b00      	cmp	r3, #0
  405580:	d1f7      	bne.n	405572 <usart_serial_putchar+0x52>
		return 1;
  405582:	2301      	movs	r3, #1
  405584:	e00f      	b.n	4055a6 <usart_serial_putchar+0x86>
	if (USART1 == p_usart) {
  405586:	687b      	ldr	r3, [r7, #4]
  405588:	4a0e      	ldr	r2, [pc, #56]	; (4055c4 <usart_serial_putchar+0xa4>)
  40558a:	4293      	cmp	r3, r2
  40558c:	d10a      	bne.n	4055a4 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  40558e:	bf00      	nop
  405590:	78fb      	ldrb	r3, [r7, #3]
  405592:	4619      	mov	r1, r3
  405594:	6878      	ldr	r0, [r7, #4]
  405596:	4b0a      	ldr	r3, [pc, #40]	; (4055c0 <usart_serial_putchar+0xa0>)
  405598:	4798      	blx	r3
  40559a:	4603      	mov	r3, r0
  40559c:	2b00      	cmp	r3, #0
  40559e:	d1f7      	bne.n	405590 <usart_serial_putchar+0x70>
		return 1;
  4055a0:	2301      	movs	r3, #1
  4055a2:	e000      	b.n	4055a6 <usart_serial_putchar+0x86>
	return 0;
  4055a4:	2300      	movs	r3, #0
}
  4055a6:	4618      	mov	r0, r3
  4055a8:	3708      	adds	r7, #8
  4055aa:	46bd      	mov	sp, r7
  4055ac:	bd80      	pop	{r7, pc}
  4055ae:	bf00      	nop
  4055b0:	400e0600 	.word	0x400e0600
  4055b4:	00401f4b 	.word	0x00401f4b
  4055b8:	40060600 	.word	0x40060600
  4055bc:	400a0000 	.word	0x400a0000
  4055c0:	00404165 	.word	0x00404165
  4055c4:	400a4000 	.word	0x400a4000

004055c8 <usart_serial_getchar>:
{
  4055c8:	b580      	push	{r7, lr}
  4055ca:	b084      	sub	sp, #16
  4055cc:	af00      	add	r7, sp, #0
  4055ce:	6078      	str	r0, [r7, #4]
  4055d0:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4055d2:	2300      	movs	r3, #0
  4055d4:	60fb      	str	r3, [r7, #12]
	if (UART0 == (Uart*)p_usart) {
  4055d6:	687b      	ldr	r3, [r7, #4]
  4055d8:	4a1f      	ldr	r2, [pc, #124]	; (405658 <usart_serial_getchar+0x90>)
  4055da:	4293      	cmp	r3, r2
  4055dc:	d107      	bne.n	4055ee <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4055de:	bf00      	nop
  4055e0:	6839      	ldr	r1, [r7, #0]
  4055e2:	6878      	ldr	r0, [r7, #4]
  4055e4:	4b1d      	ldr	r3, [pc, #116]	; (40565c <usart_serial_getchar+0x94>)
  4055e6:	4798      	blx	r3
  4055e8:	4603      	mov	r3, r0
  4055ea:	2b00      	cmp	r3, #0
  4055ec:	d1f8      	bne.n	4055e0 <usart_serial_getchar+0x18>
	if (UART1 == (Uart*)p_usart) {
  4055ee:	687b      	ldr	r3, [r7, #4]
  4055f0:	4a1b      	ldr	r2, [pc, #108]	; (405660 <usart_serial_getchar+0x98>)
  4055f2:	4293      	cmp	r3, r2
  4055f4:	d107      	bne.n	405606 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4055f6:	bf00      	nop
  4055f8:	6839      	ldr	r1, [r7, #0]
  4055fa:	6878      	ldr	r0, [r7, #4]
  4055fc:	4b17      	ldr	r3, [pc, #92]	; (40565c <usart_serial_getchar+0x94>)
  4055fe:	4798      	blx	r3
  405600:	4603      	mov	r3, r0
  405602:	2b00      	cmp	r3, #0
  405604:	d1f8      	bne.n	4055f8 <usart_serial_getchar+0x30>
	if (USART0 == p_usart) {
  405606:	687b      	ldr	r3, [r7, #4]
  405608:	4a16      	ldr	r2, [pc, #88]	; (405664 <usart_serial_getchar+0x9c>)
  40560a:	4293      	cmp	r3, r2
  40560c:	d10d      	bne.n	40562a <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  40560e:	bf00      	nop
  405610:	f107 030c 	add.w	r3, r7, #12
  405614:	4619      	mov	r1, r3
  405616:	6878      	ldr	r0, [r7, #4]
  405618:	4b13      	ldr	r3, [pc, #76]	; (405668 <usart_serial_getchar+0xa0>)
  40561a:	4798      	blx	r3
  40561c:	4603      	mov	r3, r0
  40561e:	2b00      	cmp	r3, #0
  405620:	d1f6      	bne.n	405610 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  405622:	68fb      	ldr	r3, [r7, #12]
  405624:	b2da      	uxtb	r2, r3
  405626:	683b      	ldr	r3, [r7, #0]
  405628:	701a      	strb	r2, [r3, #0]
	if (USART1 == p_usart) {
  40562a:	687b      	ldr	r3, [r7, #4]
  40562c:	4a0f      	ldr	r2, [pc, #60]	; (40566c <usart_serial_getchar+0xa4>)
  40562e:	4293      	cmp	r3, r2
  405630:	d10d      	bne.n	40564e <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  405632:	bf00      	nop
  405634:	f107 030c 	add.w	r3, r7, #12
  405638:	4619      	mov	r1, r3
  40563a:	6878      	ldr	r0, [r7, #4]
  40563c:	4b0a      	ldr	r3, [pc, #40]	; (405668 <usart_serial_getchar+0xa0>)
  40563e:	4798      	blx	r3
  405640:	4603      	mov	r3, r0
  405642:	2b00      	cmp	r3, #0
  405644:	d1f6      	bne.n	405634 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  405646:	68fb      	ldr	r3, [r7, #12]
  405648:	b2da      	uxtb	r2, r3
  40564a:	683b      	ldr	r3, [r7, #0]
  40564c:	701a      	strb	r2, [r3, #0]
}
  40564e:	bf00      	nop
  405650:	3710      	adds	r7, #16
  405652:	46bd      	mov	sp, r7
  405654:	bd80      	pop	{r7, pc}
  405656:	bf00      	nop
  405658:	400e0600 	.word	0x400e0600
  40565c:	00401f7b 	.word	0x00401f7b
  405660:	40060600 	.word	0x40060600
  405664:	400a0000 	.word	0x400a0000
  405668:	00404197 	.word	0x00404197
  40566c:	400a4000 	.word	0x400a4000

00405670 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  405670:	b580      	push	{r7, lr}
  405672:	b082      	sub	sp, #8
  405674:	af00      	add	r7, sp, #0
  405676:	6078      	str	r0, [r7, #4]
  405678:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  40567a:	4a0f      	ldr	r2, [pc, #60]	; (4056b8 <stdio_serial_init+0x48>)
  40567c:	687b      	ldr	r3, [r7, #4]
  40567e:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  405680:	4b0e      	ldr	r3, [pc, #56]	; (4056bc <stdio_serial_init+0x4c>)
  405682:	4a0f      	ldr	r2, [pc, #60]	; (4056c0 <stdio_serial_init+0x50>)
  405684:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  405686:	4b0f      	ldr	r3, [pc, #60]	; (4056c4 <stdio_serial_init+0x54>)
  405688:	4a0f      	ldr	r2, [pc, #60]	; (4056c8 <stdio_serial_init+0x58>)
  40568a:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  40568c:	6839      	ldr	r1, [r7, #0]
  40568e:	6878      	ldr	r0, [r7, #4]
  405690:	4b0e      	ldr	r3, [pc, #56]	; (4056cc <stdio_serial_init+0x5c>)
  405692:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  405694:	4b0e      	ldr	r3, [pc, #56]	; (4056d0 <stdio_serial_init+0x60>)
  405696:	681b      	ldr	r3, [r3, #0]
  405698:	689b      	ldr	r3, [r3, #8]
  40569a:	2100      	movs	r1, #0
  40569c:	4618      	mov	r0, r3
  40569e:	4b0d      	ldr	r3, [pc, #52]	; (4056d4 <stdio_serial_init+0x64>)
  4056a0:	4798      	blx	r3
	setbuf(stdin, NULL);
  4056a2:	4b0b      	ldr	r3, [pc, #44]	; (4056d0 <stdio_serial_init+0x60>)
  4056a4:	681b      	ldr	r3, [r3, #0]
  4056a6:	685b      	ldr	r3, [r3, #4]
  4056a8:	2100      	movs	r1, #0
  4056aa:	4618      	mov	r0, r3
  4056ac:	4b09      	ldr	r3, [pc, #36]	; (4056d4 <stdio_serial_init+0x64>)
  4056ae:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  4056b0:	bf00      	nop
  4056b2:	3708      	adds	r7, #8
  4056b4:	46bd      	mov	sp, r7
  4056b6:	bd80      	pop	{r7, pc}
  4056b8:	20000d74 	.word	0x20000d74
  4056bc:	20000d70 	.word	0x20000d70
  4056c0:	00405521 	.word	0x00405521
  4056c4:	20000d6c 	.word	0x20000d6c
  4056c8:	004055c9 	.word	0x004055c9
  4056cc:	00405429 	.word	0x00405429
  4056d0:	200000a8 	.word	0x200000a8
  4056d4:	004059f5 	.word	0x004059f5

004056d8 <configure_console>:
 * \brief Configure UART for debug message output.
 */
static void configure_console(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
/* Note that  the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h */
{
  4056d8:	b580      	push	{r7, lr}
  4056da:	b084      	sub	sp, #16
  4056dc:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
  4056de:	463b      	mov	r3, r7
  4056e0:	2200      	movs	r2, #0
  4056e2:	601a      	str	r2, [r3, #0]
  4056e4:	605a      	str	r2, [r3, #4]
  4056e6:	609a      	str	r2, [r3, #8]
  4056e8:	60da      	str	r2, [r3, #12]
  4056ea:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4056ee:	603b      	str	r3, [r7, #0]
  4056f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4056f4:	60bb      	str	r3, [r7, #8]
		.baudrate = CONF_UART_BAUDRATE,
		.paritytype = CONF_UART_PARITY
	};
	
	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  4056f6:	2007      	movs	r0, #7
  4056f8:	4b08      	ldr	r3, [pc, #32]	; (40571c <configure_console+0x44>)
  4056fa:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  4056fc:	463b      	mov	r3, r7
  4056fe:	4619      	mov	r1, r3
  405700:	4807      	ldr	r0, [pc, #28]	; (405720 <configure_console+0x48>)
  405702:	4b08      	ldr	r3, [pc, #32]	; (405724 <configure_console+0x4c>)
  405704:	4798      	blx	r3
	printf("Console ready\n");
  405706:	4808      	ldr	r0, [pc, #32]	; (405728 <configure_console+0x50>)
  405708:	4b08      	ldr	r3, [pc, #32]	; (40572c <configure_console+0x54>)
  40570a:	4798      	blx	r3
	printf("=============\n");
  40570c:	4808      	ldr	r0, [pc, #32]	; (405730 <configure_console+0x58>)
  40570e:	4b07      	ldr	r3, [pc, #28]	; (40572c <configure_console+0x54>)
  405710:	4798      	blx	r3
}
  405712:	bf00      	nop
  405714:	3710      	adds	r7, #16
  405716:	46bd      	mov	sp, r7
  405718:	bd80      	pop	{r7, pc}
  40571a:	bf00      	nop
  40571c:	0040540d 	.word	0x0040540d
  405720:	400e0600 	.word	0x400e0600
  405724:	00405671 	.word	0x00405671
  405728:	00408748 	.word	0x00408748
  40572c:	004057fd 	.word	0x004057fd
  405730:	00408758 	.word	0x00408758

00405734 <main>:

int main (void)
{
  405734:	b580      	push	{r7, lr}
  405736:	b082      	sub	sp, #8
  405738:	af00      	add	r7, sp, #0
	sysclk_init();
  40573a:	4b10      	ldr	r3, [pc, #64]	; (40577c <main+0x48>)
  40573c:	4798      	blx	r3
	board_init();
  40573e:	4b10      	ldr	r3, [pc, #64]	; (405780 <main+0x4c>)
  405740:	4798      	blx	r3
	configure_console();
  405742:	4b10      	ldr	r3, [pc, #64]	; (405784 <main+0x50>)
  405744:	4798      	blx	r3
	printf("HEJ");
  405746:	4810      	ldr	r0, [pc, #64]	; (405788 <main+0x54>)
  405748:	4b10      	ldr	r3, [pc, #64]	; (40578c <main+0x58>)
  40574a:	4798      	blx	r3
	disable_write_protect();
  40574c:	4b10      	ldr	r3, [pc, #64]	; (405790 <main+0x5c>)
  40574e:	4798      	blx	r3
	enable_pin();
  405750:	4b10      	ldr	r3, [pc, #64]	; (405794 <main+0x60>)
  405752:	4798      	blx	r3
	/* Insert application code here, after the board has been initialized. */
	afec_setup();
  405754:	4b10      	ldr	r3, [pc, #64]	; (405798 <main+0x64>)
  405756:	4798      	blx	r3
	afec_start_software_conversion(AFEC0);
  405758:	4810      	ldr	r0, [pc, #64]	; (40579c <main+0x68>)
  40575a:	4b11      	ldr	r3, [pc, #68]	; (4057a0 <main+0x6c>)
  40575c:	4798      	blx	r3

	while(1){
		while (afec_get_interrupt_status(AFEC0) & (1 << AFEC_CHANNEL_5));
  40575e:	bf00      	nop
  405760:	480e      	ldr	r0, [pc, #56]	; (40579c <main+0x68>)
  405762:	4b10      	ldr	r3, [pc, #64]	; (4057a4 <main+0x70>)
  405764:	4798      	blx	r3
  405766:	4603      	mov	r3, r0
  405768:	f003 0320 	and.w	r3, r3, #32
  40576c:	2b00      	cmp	r3, #0
  40576e:	d1f7      	bne.n	405760 <main+0x2c>
		uint32_t result = afec_channel_get_value(AFEC0, AFEC_CHANNEL_5);
  405770:	2105      	movs	r1, #5
  405772:	480a      	ldr	r0, [pc, #40]	; (40579c <main+0x68>)
  405774:	4b0c      	ldr	r3, [pc, #48]	; (4057a8 <main+0x74>)
  405776:	4798      	blx	r3
  405778:	6078      	str	r0, [r7, #4]
	while(1){
  40577a:	e7f0      	b.n	40575e <main+0x2a>
  40577c:	004045ad 	.word	0x004045ad
  405780:	00404a7d 	.word	0x00404a7d
  405784:	004056d9 	.word	0x004056d9
  405788:	00408768 	.word	0x00408768
  40578c:	004057fd 	.word	0x004057fd
  405790:	0040425d 	.word	0x0040425d
  405794:	004042bd 	.word	0x004042bd
  405798:	0040020d 	.word	0x0040020d
  40579c:	400b0000 	.word	0x400b0000
  4057a0:	0040530d 	.word	0x0040530d
  4057a4:	00405355 	.word	0x00405355
  4057a8:	00405329 	.word	0x00405329

004057ac <__libc_init_array>:
  4057ac:	b570      	push	{r4, r5, r6, lr}
  4057ae:	4e0f      	ldr	r6, [pc, #60]	; (4057ec <__libc_init_array+0x40>)
  4057b0:	4d0f      	ldr	r5, [pc, #60]	; (4057f0 <__libc_init_array+0x44>)
  4057b2:	1b76      	subs	r6, r6, r5
  4057b4:	10b6      	asrs	r6, r6, #2
  4057b6:	bf18      	it	ne
  4057b8:	2400      	movne	r4, #0
  4057ba:	d005      	beq.n	4057c8 <__libc_init_array+0x1c>
  4057bc:	3401      	adds	r4, #1
  4057be:	f855 3b04 	ldr.w	r3, [r5], #4
  4057c2:	4798      	blx	r3
  4057c4:	42a6      	cmp	r6, r4
  4057c6:	d1f9      	bne.n	4057bc <__libc_init_array+0x10>
  4057c8:	4e0a      	ldr	r6, [pc, #40]	; (4057f4 <__libc_init_array+0x48>)
  4057ca:	4d0b      	ldr	r5, [pc, #44]	; (4057f8 <__libc_init_array+0x4c>)
  4057cc:	1b76      	subs	r6, r6, r5
  4057ce:	f003 f881 	bl	4088d4 <_init>
  4057d2:	10b6      	asrs	r6, r6, #2
  4057d4:	bf18      	it	ne
  4057d6:	2400      	movne	r4, #0
  4057d8:	d006      	beq.n	4057e8 <__libc_init_array+0x3c>
  4057da:	3401      	adds	r4, #1
  4057dc:	f855 3b04 	ldr.w	r3, [r5], #4
  4057e0:	4798      	blx	r3
  4057e2:	42a6      	cmp	r6, r4
  4057e4:	d1f9      	bne.n	4057da <__libc_init_array+0x2e>
  4057e6:	bd70      	pop	{r4, r5, r6, pc}
  4057e8:	bd70      	pop	{r4, r5, r6, pc}
  4057ea:	bf00      	nop
  4057ec:	004088e0 	.word	0x004088e0
  4057f0:	004088e0 	.word	0x004088e0
  4057f4:	004088e8 	.word	0x004088e8
  4057f8:	004088e0 	.word	0x004088e0

004057fc <iprintf>:
  4057fc:	b40f      	push	{r0, r1, r2, r3}
  4057fe:	b500      	push	{lr}
  405800:	4907      	ldr	r1, [pc, #28]	; (405820 <iprintf+0x24>)
  405802:	b083      	sub	sp, #12
  405804:	ab04      	add	r3, sp, #16
  405806:	6808      	ldr	r0, [r1, #0]
  405808:	f853 2b04 	ldr.w	r2, [r3], #4
  40580c:	6881      	ldr	r1, [r0, #8]
  40580e:	9301      	str	r3, [sp, #4]
  405810:	f000 fa00 	bl	405c14 <_vfiprintf_r>
  405814:	b003      	add	sp, #12
  405816:	f85d eb04 	ldr.w	lr, [sp], #4
  40581a:	b004      	add	sp, #16
  40581c:	4770      	bx	lr
  40581e:	bf00      	nop
  405820:	200000a8 	.word	0x200000a8

00405824 <memcpy>:
  405824:	4684      	mov	ip, r0
  405826:	ea41 0300 	orr.w	r3, r1, r0
  40582a:	f013 0303 	ands.w	r3, r3, #3
  40582e:	d16d      	bne.n	40590c <memcpy+0xe8>
  405830:	3a40      	subs	r2, #64	; 0x40
  405832:	d341      	bcc.n	4058b8 <memcpy+0x94>
  405834:	f851 3b04 	ldr.w	r3, [r1], #4
  405838:	f840 3b04 	str.w	r3, [r0], #4
  40583c:	f851 3b04 	ldr.w	r3, [r1], #4
  405840:	f840 3b04 	str.w	r3, [r0], #4
  405844:	f851 3b04 	ldr.w	r3, [r1], #4
  405848:	f840 3b04 	str.w	r3, [r0], #4
  40584c:	f851 3b04 	ldr.w	r3, [r1], #4
  405850:	f840 3b04 	str.w	r3, [r0], #4
  405854:	f851 3b04 	ldr.w	r3, [r1], #4
  405858:	f840 3b04 	str.w	r3, [r0], #4
  40585c:	f851 3b04 	ldr.w	r3, [r1], #4
  405860:	f840 3b04 	str.w	r3, [r0], #4
  405864:	f851 3b04 	ldr.w	r3, [r1], #4
  405868:	f840 3b04 	str.w	r3, [r0], #4
  40586c:	f851 3b04 	ldr.w	r3, [r1], #4
  405870:	f840 3b04 	str.w	r3, [r0], #4
  405874:	f851 3b04 	ldr.w	r3, [r1], #4
  405878:	f840 3b04 	str.w	r3, [r0], #4
  40587c:	f851 3b04 	ldr.w	r3, [r1], #4
  405880:	f840 3b04 	str.w	r3, [r0], #4
  405884:	f851 3b04 	ldr.w	r3, [r1], #4
  405888:	f840 3b04 	str.w	r3, [r0], #4
  40588c:	f851 3b04 	ldr.w	r3, [r1], #4
  405890:	f840 3b04 	str.w	r3, [r0], #4
  405894:	f851 3b04 	ldr.w	r3, [r1], #4
  405898:	f840 3b04 	str.w	r3, [r0], #4
  40589c:	f851 3b04 	ldr.w	r3, [r1], #4
  4058a0:	f840 3b04 	str.w	r3, [r0], #4
  4058a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4058a8:	f840 3b04 	str.w	r3, [r0], #4
  4058ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4058b0:	f840 3b04 	str.w	r3, [r0], #4
  4058b4:	3a40      	subs	r2, #64	; 0x40
  4058b6:	d2bd      	bcs.n	405834 <memcpy+0x10>
  4058b8:	3230      	adds	r2, #48	; 0x30
  4058ba:	d311      	bcc.n	4058e0 <memcpy+0xbc>
  4058bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4058c0:	f840 3b04 	str.w	r3, [r0], #4
  4058c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4058c8:	f840 3b04 	str.w	r3, [r0], #4
  4058cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4058d0:	f840 3b04 	str.w	r3, [r0], #4
  4058d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4058d8:	f840 3b04 	str.w	r3, [r0], #4
  4058dc:	3a10      	subs	r2, #16
  4058de:	d2ed      	bcs.n	4058bc <memcpy+0x98>
  4058e0:	320c      	adds	r2, #12
  4058e2:	d305      	bcc.n	4058f0 <memcpy+0xcc>
  4058e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4058e8:	f840 3b04 	str.w	r3, [r0], #4
  4058ec:	3a04      	subs	r2, #4
  4058ee:	d2f9      	bcs.n	4058e4 <memcpy+0xc0>
  4058f0:	3204      	adds	r2, #4
  4058f2:	d008      	beq.n	405906 <memcpy+0xe2>
  4058f4:	07d2      	lsls	r2, r2, #31
  4058f6:	bf1c      	itt	ne
  4058f8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4058fc:	f800 3b01 	strbne.w	r3, [r0], #1
  405900:	d301      	bcc.n	405906 <memcpy+0xe2>
  405902:	880b      	ldrh	r3, [r1, #0]
  405904:	8003      	strh	r3, [r0, #0]
  405906:	4660      	mov	r0, ip
  405908:	4770      	bx	lr
  40590a:	bf00      	nop
  40590c:	2a08      	cmp	r2, #8
  40590e:	d313      	bcc.n	405938 <memcpy+0x114>
  405910:	078b      	lsls	r3, r1, #30
  405912:	d08d      	beq.n	405830 <memcpy+0xc>
  405914:	f010 0303 	ands.w	r3, r0, #3
  405918:	d08a      	beq.n	405830 <memcpy+0xc>
  40591a:	f1c3 0304 	rsb	r3, r3, #4
  40591e:	1ad2      	subs	r2, r2, r3
  405920:	07db      	lsls	r3, r3, #31
  405922:	bf1c      	itt	ne
  405924:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405928:	f800 3b01 	strbne.w	r3, [r0], #1
  40592c:	d380      	bcc.n	405830 <memcpy+0xc>
  40592e:	f831 3b02 	ldrh.w	r3, [r1], #2
  405932:	f820 3b02 	strh.w	r3, [r0], #2
  405936:	e77b      	b.n	405830 <memcpy+0xc>
  405938:	3a04      	subs	r2, #4
  40593a:	d3d9      	bcc.n	4058f0 <memcpy+0xcc>
  40593c:	3a01      	subs	r2, #1
  40593e:	f811 3b01 	ldrb.w	r3, [r1], #1
  405942:	f800 3b01 	strb.w	r3, [r0], #1
  405946:	d2f9      	bcs.n	40593c <memcpy+0x118>
  405948:	780b      	ldrb	r3, [r1, #0]
  40594a:	7003      	strb	r3, [r0, #0]
  40594c:	784b      	ldrb	r3, [r1, #1]
  40594e:	7043      	strb	r3, [r0, #1]
  405950:	788b      	ldrb	r3, [r1, #2]
  405952:	7083      	strb	r3, [r0, #2]
  405954:	4660      	mov	r0, ip
  405956:	4770      	bx	lr

00405958 <memset>:
  405958:	b470      	push	{r4, r5, r6}
  40595a:	0786      	lsls	r6, r0, #30
  40595c:	d046      	beq.n	4059ec <memset+0x94>
  40595e:	1e54      	subs	r4, r2, #1
  405960:	2a00      	cmp	r2, #0
  405962:	d041      	beq.n	4059e8 <memset+0x90>
  405964:	b2ca      	uxtb	r2, r1
  405966:	4603      	mov	r3, r0
  405968:	e002      	b.n	405970 <memset+0x18>
  40596a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40596e:	d33b      	bcc.n	4059e8 <memset+0x90>
  405970:	f803 2b01 	strb.w	r2, [r3], #1
  405974:	079d      	lsls	r5, r3, #30
  405976:	d1f8      	bne.n	40596a <memset+0x12>
  405978:	2c03      	cmp	r4, #3
  40597a:	d92e      	bls.n	4059da <memset+0x82>
  40597c:	b2cd      	uxtb	r5, r1
  40597e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  405982:	2c0f      	cmp	r4, #15
  405984:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  405988:	d919      	bls.n	4059be <memset+0x66>
  40598a:	f103 0210 	add.w	r2, r3, #16
  40598e:	4626      	mov	r6, r4
  405990:	3e10      	subs	r6, #16
  405992:	2e0f      	cmp	r6, #15
  405994:	f842 5c10 	str.w	r5, [r2, #-16]
  405998:	f842 5c0c 	str.w	r5, [r2, #-12]
  40599c:	f842 5c08 	str.w	r5, [r2, #-8]
  4059a0:	f842 5c04 	str.w	r5, [r2, #-4]
  4059a4:	f102 0210 	add.w	r2, r2, #16
  4059a8:	d8f2      	bhi.n	405990 <memset+0x38>
  4059aa:	f1a4 0210 	sub.w	r2, r4, #16
  4059ae:	f022 020f 	bic.w	r2, r2, #15
  4059b2:	f004 040f 	and.w	r4, r4, #15
  4059b6:	3210      	adds	r2, #16
  4059b8:	2c03      	cmp	r4, #3
  4059ba:	4413      	add	r3, r2
  4059bc:	d90d      	bls.n	4059da <memset+0x82>
  4059be:	461e      	mov	r6, r3
  4059c0:	4622      	mov	r2, r4
  4059c2:	3a04      	subs	r2, #4
  4059c4:	2a03      	cmp	r2, #3
  4059c6:	f846 5b04 	str.w	r5, [r6], #4
  4059ca:	d8fa      	bhi.n	4059c2 <memset+0x6a>
  4059cc:	1f22      	subs	r2, r4, #4
  4059ce:	f022 0203 	bic.w	r2, r2, #3
  4059d2:	3204      	adds	r2, #4
  4059d4:	4413      	add	r3, r2
  4059d6:	f004 0403 	and.w	r4, r4, #3
  4059da:	b12c      	cbz	r4, 4059e8 <memset+0x90>
  4059dc:	b2c9      	uxtb	r1, r1
  4059de:	441c      	add	r4, r3
  4059e0:	f803 1b01 	strb.w	r1, [r3], #1
  4059e4:	429c      	cmp	r4, r3
  4059e6:	d1fb      	bne.n	4059e0 <memset+0x88>
  4059e8:	bc70      	pop	{r4, r5, r6}
  4059ea:	4770      	bx	lr
  4059ec:	4614      	mov	r4, r2
  4059ee:	4603      	mov	r3, r0
  4059f0:	e7c2      	b.n	405978 <memset+0x20>
  4059f2:	bf00      	nop

004059f4 <setbuf>:
  4059f4:	2900      	cmp	r1, #0
  4059f6:	bf0c      	ite	eq
  4059f8:	2202      	moveq	r2, #2
  4059fa:	2200      	movne	r2, #0
  4059fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405a00:	f000 b800 	b.w	405a04 <setvbuf>

00405a04 <setvbuf>:
  405a04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  405a08:	4c61      	ldr	r4, [pc, #388]	; (405b90 <setvbuf+0x18c>)
  405a0a:	6825      	ldr	r5, [r4, #0]
  405a0c:	b083      	sub	sp, #12
  405a0e:	4604      	mov	r4, r0
  405a10:	460f      	mov	r7, r1
  405a12:	4690      	mov	r8, r2
  405a14:	461e      	mov	r6, r3
  405a16:	b115      	cbz	r5, 405a1e <setvbuf+0x1a>
  405a18:	6bab      	ldr	r3, [r5, #56]	; 0x38
  405a1a:	2b00      	cmp	r3, #0
  405a1c:	d064      	beq.n	405ae8 <setvbuf+0xe4>
  405a1e:	f1b8 0f02 	cmp.w	r8, #2
  405a22:	d006      	beq.n	405a32 <setvbuf+0x2e>
  405a24:	f1b8 0f01 	cmp.w	r8, #1
  405a28:	f200 809f 	bhi.w	405b6a <setvbuf+0x166>
  405a2c:	2e00      	cmp	r6, #0
  405a2e:	f2c0 809c 	blt.w	405b6a <setvbuf+0x166>
  405a32:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405a34:	07d8      	lsls	r0, r3, #31
  405a36:	d534      	bpl.n	405aa2 <setvbuf+0x9e>
  405a38:	4621      	mov	r1, r4
  405a3a:	4628      	mov	r0, r5
  405a3c:	f001 f888 	bl	406b50 <_fflush_r>
  405a40:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405a42:	b141      	cbz	r1, 405a56 <setvbuf+0x52>
  405a44:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405a48:	4299      	cmp	r1, r3
  405a4a:	d002      	beq.n	405a52 <setvbuf+0x4e>
  405a4c:	4628      	mov	r0, r5
  405a4e:	f001 f9fd 	bl	406e4c <_free_r>
  405a52:	2300      	movs	r3, #0
  405a54:	6323      	str	r3, [r4, #48]	; 0x30
  405a56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405a5a:	2200      	movs	r2, #0
  405a5c:	61a2      	str	r2, [r4, #24]
  405a5e:	6062      	str	r2, [r4, #4]
  405a60:	061a      	lsls	r2, r3, #24
  405a62:	d43a      	bmi.n	405ada <setvbuf+0xd6>
  405a64:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  405a68:	f023 0303 	bic.w	r3, r3, #3
  405a6c:	f1b8 0f02 	cmp.w	r8, #2
  405a70:	81a3      	strh	r3, [r4, #12]
  405a72:	d01d      	beq.n	405ab0 <setvbuf+0xac>
  405a74:	ab01      	add	r3, sp, #4
  405a76:	466a      	mov	r2, sp
  405a78:	4621      	mov	r1, r4
  405a7a:	4628      	mov	r0, r5
  405a7c:	f001 fc84 	bl	407388 <__swhatbuf_r>
  405a80:	89a3      	ldrh	r3, [r4, #12]
  405a82:	4318      	orrs	r0, r3
  405a84:	81a0      	strh	r0, [r4, #12]
  405a86:	2e00      	cmp	r6, #0
  405a88:	d132      	bne.n	405af0 <setvbuf+0xec>
  405a8a:	9e00      	ldr	r6, [sp, #0]
  405a8c:	4630      	mov	r0, r6
  405a8e:	f001 fcf3 	bl	407478 <malloc>
  405a92:	4607      	mov	r7, r0
  405a94:	2800      	cmp	r0, #0
  405a96:	d06b      	beq.n	405b70 <setvbuf+0x16c>
  405a98:	89a3      	ldrh	r3, [r4, #12]
  405a9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405a9e:	81a3      	strh	r3, [r4, #12]
  405aa0:	e028      	b.n	405af4 <setvbuf+0xf0>
  405aa2:	89a3      	ldrh	r3, [r4, #12]
  405aa4:	0599      	lsls	r1, r3, #22
  405aa6:	d4c7      	bmi.n	405a38 <setvbuf+0x34>
  405aa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405aaa:	f001 fc69 	bl	407380 <__retarget_lock_acquire_recursive>
  405aae:	e7c3      	b.n	405a38 <setvbuf+0x34>
  405ab0:	2500      	movs	r5, #0
  405ab2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405ab4:	2600      	movs	r6, #0
  405ab6:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405aba:	f043 0302 	orr.w	r3, r3, #2
  405abe:	2001      	movs	r0, #1
  405ac0:	60a6      	str	r6, [r4, #8]
  405ac2:	07ce      	lsls	r6, r1, #31
  405ac4:	81a3      	strh	r3, [r4, #12]
  405ac6:	6022      	str	r2, [r4, #0]
  405ac8:	6122      	str	r2, [r4, #16]
  405aca:	6160      	str	r0, [r4, #20]
  405acc:	d401      	bmi.n	405ad2 <setvbuf+0xce>
  405ace:	0598      	lsls	r0, r3, #22
  405ad0:	d53e      	bpl.n	405b50 <setvbuf+0x14c>
  405ad2:	4628      	mov	r0, r5
  405ad4:	b003      	add	sp, #12
  405ad6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405ada:	6921      	ldr	r1, [r4, #16]
  405adc:	4628      	mov	r0, r5
  405ade:	f001 f9b5 	bl	406e4c <_free_r>
  405ae2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405ae6:	e7bd      	b.n	405a64 <setvbuf+0x60>
  405ae8:	4628      	mov	r0, r5
  405aea:	f001 f889 	bl	406c00 <__sinit>
  405aee:	e796      	b.n	405a1e <setvbuf+0x1a>
  405af0:	2f00      	cmp	r7, #0
  405af2:	d0cb      	beq.n	405a8c <setvbuf+0x88>
  405af4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  405af6:	2b00      	cmp	r3, #0
  405af8:	d033      	beq.n	405b62 <setvbuf+0x15e>
  405afa:	9b00      	ldr	r3, [sp, #0]
  405afc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405b00:	6027      	str	r7, [r4, #0]
  405b02:	429e      	cmp	r6, r3
  405b04:	bf1c      	itt	ne
  405b06:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  405b0a:	81a2      	strhne	r2, [r4, #12]
  405b0c:	f1b8 0f01 	cmp.w	r8, #1
  405b10:	bf04      	itt	eq
  405b12:	f042 0201 	orreq.w	r2, r2, #1
  405b16:	81a2      	strheq	r2, [r4, #12]
  405b18:	b292      	uxth	r2, r2
  405b1a:	f012 0308 	ands.w	r3, r2, #8
  405b1e:	6127      	str	r7, [r4, #16]
  405b20:	6166      	str	r6, [r4, #20]
  405b22:	d00e      	beq.n	405b42 <setvbuf+0x13e>
  405b24:	07d1      	lsls	r1, r2, #31
  405b26:	d51a      	bpl.n	405b5e <setvbuf+0x15a>
  405b28:	6e65      	ldr	r5, [r4, #100]	; 0x64
  405b2a:	4276      	negs	r6, r6
  405b2c:	2300      	movs	r3, #0
  405b2e:	f015 0501 	ands.w	r5, r5, #1
  405b32:	61a6      	str	r6, [r4, #24]
  405b34:	60a3      	str	r3, [r4, #8]
  405b36:	d009      	beq.n	405b4c <setvbuf+0x148>
  405b38:	2500      	movs	r5, #0
  405b3a:	4628      	mov	r0, r5
  405b3c:	b003      	add	sp, #12
  405b3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405b42:	60a3      	str	r3, [r4, #8]
  405b44:	6e65      	ldr	r5, [r4, #100]	; 0x64
  405b46:	f015 0501 	ands.w	r5, r5, #1
  405b4a:	d1f5      	bne.n	405b38 <setvbuf+0x134>
  405b4c:	0593      	lsls	r3, r2, #22
  405b4e:	d4c0      	bmi.n	405ad2 <setvbuf+0xce>
  405b50:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405b52:	f001 fc17 	bl	407384 <__retarget_lock_release_recursive>
  405b56:	4628      	mov	r0, r5
  405b58:	b003      	add	sp, #12
  405b5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405b5e:	60a6      	str	r6, [r4, #8]
  405b60:	e7f0      	b.n	405b44 <setvbuf+0x140>
  405b62:	4628      	mov	r0, r5
  405b64:	f001 f84c 	bl	406c00 <__sinit>
  405b68:	e7c7      	b.n	405afa <setvbuf+0xf6>
  405b6a:	f04f 35ff 	mov.w	r5, #4294967295
  405b6e:	e7b0      	b.n	405ad2 <setvbuf+0xce>
  405b70:	f8dd 9000 	ldr.w	r9, [sp]
  405b74:	45b1      	cmp	r9, r6
  405b76:	d004      	beq.n	405b82 <setvbuf+0x17e>
  405b78:	4648      	mov	r0, r9
  405b7a:	f001 fc7d 	bl	407478 <malloc>
  405b7e:	4607      	mov	r7, r0
  405b80:	b920      	cbnz	r0, 405b8c <setvbuf+0x188>
  405b82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405b86:	f04f 35ff 	mov.w	r5, #4294967295
  405b8a:	e792      	b.n	405ab2 <setvbuf+0xae>
  405b8c:	464e      	mov	r6, r9
  405b8e:	e783      	b.n	405a98 <setvbuf+0x94>
  405b90:	200000a8 	.word	0x200000a8

00405b94 <__sprint_r.part.0>:
  405b94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405b98:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  405b9a:	049c      	lsls	r4, r3, #18
  405b9c:	4693      	mov	fp, r2
  405b9e:	d52f      	bpl.n	405c00 <__sprint_r.part.0+0x6c>
  405ba0:	6893      	ldr	r3, [r2, #8]
  405ba2:	6812      	ldr	r2, [r2, #0]
  405ba4:	b353      	cbz	r3, 405bfc <__sprint_r.part.0+0x68>
  405ba6:	460e      	mov	r6, r1
  405ba8:	4607      	mov	r7, r0
  405baa:	f102 0908 	add.w	r9, r2, #8
  405bae:	e919 0420 	ldmdb	r9, {r5, sl}
  405bb2:	ea5f 089a 	movs.w	r8, sl, lsr #2
  405bb6:	d017      	beq.n	405be8 <__sprint_r.part.0+0x54>
  405bb8:	3d04      	subs	r5, #4
  405bba:	2400      	movs	r4, #0
  405bbc:	e001      	b.n	405bc2 <__sprint_r.part.0+0x2e>
  405bbe:	45a0      	cmp	r8, r4
  405bc0:	d010      	beq.n	405be4 <__sprint_r.part.0+0x50>
  405bc2:	4632      	mov	r2, r6
  405bc4:	f855 1f04 	ldr.w	r1, [r5, #4]!
  405bc8:	4638      	mov	r0, r7
  405bca:	f001 f8bb 	bl	406d44 <_fputwc_r>
  405bce:	1c43      	adds	r3, r0, #1
  405bd0:	f104 0401 	add.w	r4, r4, #1
  405bd4:	d1f3      	bne.n	405bbe <__sprint_r.part.0+0x2a>
  405bd6:	2300      	movs	r3, #0
  405bd8:	f8cb 3008 	str.w	r3, [fp, #8]
  405bdc:	f8cb 3004 	str.w	r3, [fp, #4]
  405be0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405be4:	f8db 3008 	ldr.w	r3, [fp, #8]
  405be8:	f02a 0a03 	bic.w	sl, sl, #3
  405bec:	eba3 030a 	sub.w	r3, r3, sl
  405bf0:	f8cb 3008 	str.w	r3, [fp, #8]
  405bf4:	f109 0908 	add.w	r9, r9, #8
  405bf8:	2b00      	cmp	r3, #0
  405bfa:	d1d8      	bne.n	405bae <__sprint_r.part.0+0x1a>
  405bfc:	2000      	movs	r0, #0
  405bfe:	e7ea      	b.n	405bd6 <__sprint_r.part.0+0x42>
  405c00:	f001 fa0a 	bl	407018 <__sfvwrite_r>
  405c04:	2300      	movs	r3, #0
  405c06:	f8cb 3008 	str.w	r3, [fp, #8]
  405c0a:	f8cb 3004 	str.w	r3, [fp, #4]
  405c0e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c12:	bf00      	nop

00405c14 <_vfiprintf_r>:
  405c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c18:	b0ad      	sub	sp, #180	; 0xb4
  405c1a:	461d      	mov	r5, r3
  405c1c:	468b      	mov	fp, r1
  405c1e:	4690      	mov	r8, r2
  405c20:	9307      	str	r3, [sp, #28]
  405c22:	9006      	str	r0, [sp, #24]
  405c24:	b118      	cbz	r0, 405c2e <_vfiprintf_r+0x1a>
  405c26:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405c28:	2b00      	cmp	r3, #0
  405c2a:	f000 80f3 	beq.w	405e14 <_vfiprintf_r+0x200>
  405c2e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405c32:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  405c36:	07df      	lsls	r7, r3, #31
  405c38:	b281      	uxth	r1, r0
  405c3a:	d402      	bmi.n	405c42 <_vfiprintf_r+0x2e>
  405c3c:	058e      	lsls	r6, r1, #22
  405c3e:	f140 80fc 	bpl.w	405e3a <_vfiprintf_r+0x226>
  405c42:	048c      	lsls	r4, r1, #18
  405c44:	d40a      	bmi.n	405c5c <_vfiprintf_r+0x48>
  405c46:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405c4a:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  405c4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  405c52:	f8ab 100c 	strh.w	r1, [fp, #12]
  405c56:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  405c5a:	b289      	uxth	r1, r1
  405c5c:	0708      	lsls	r0, r1, #28
  405c5e:	f140 80b3 	bpl.w	405dc8 <_vfiprintf_r+0x1b4>
  405c62:	f8db 3010 	ldr.w	r3, [fp, #16]
  405c66:	2b00      	cmp	r3, #0
  405c68:	f000 80ae 	beq.w	405dc8 <_vfiprintf_r+0x1b4>
  405c6c:	f001 031a 	and.w	r3, r1, #26
  405c70:	2b0a      	cmp	r3, #10
  405c72:	f000 80b5 	beq.w	405de0 <_vfiprintf_r+0x1cc>
  405c76:	2300      	movs	r3, #0
  405c78:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  405c7c:	930b      	str	r3, [sp, #44]	; 0x2c
  405c7e:	9311      	str	r3, [sp, #68]	; 0x44
  405c80:	9310      	str	r3, [sp, #64]	; 0x40
  405c82:	9303      	str	r3, [sp, #12]
  405c84:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  405c88:	46ca      	mov	sl, r9
  405c8a:	f8cd b010 	str.w	fp, [sp, #16]
  405c8e:	f898 3000 	ldrb.w	r3, [r8]
  405c92:	4644      	mov	r4, r8
  405c94:	b1fb      	cbz	r3, 405cd6 <_vfiprintf_r+0xc2>
  405c96:	2b25      	cmp	r3, #37	; 0x25
  405c98:	d102      	bne.n	405ca0 <_vfiprintf_r+0x8c>
  405c9a:	e01c      	b.n	405cd6 <_vfiprintf_r+0xc2>
  405c9c:	2b25      	cmp	r3, #37	; 0x25
  405c9e:	d003      	beq.n	405ca8 <_vfiprintf_r+0x94>
  405ca0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  405ca4:	2b00      	cmp	r3, #0
  405ca6:	d1f9      	bne.n	405c9c <_vfiprintf_r+0x88>
  405ca8:	eba4 0508 	sub.w	r5, r4, r8
  405cac:	b19d      	cbz	r5, 405cd6 <_vfiprintf_r+0xc2>
  405cae:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405cb0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405cb2:	f8ca 8000 	str.w	r8, [sl]
  405cb6:	3301      	adds	r3, #1
  405cb8:	442a      	add	r2, r5
  405cba:	2b07      	cmp	r3, #7
  405cbc:	f8ca 5004 	str.w	r5, [sl, #4]
  405cc0:	9211      	str	r2, [sp, #68]	; 0x44
  405cc2:	9310      	str	r3, [sp, #64]	; 0x40
  405cc4:	dd7a      	ble.n	405dbc <_vfiprintf_r+0x1a8>
  405cc6:	2a00      	cmp	r2, #0
  405cc8:	f040 84b0 	bne.w	40662c <_vfiprintf_r+0xa18>
  405ccc:	9b03      	ldr	r3, [sp, #12]
  405cce:	9210      	str	r2, [sp, #64]	; 0x40
  405cd0:	442b      	add	r3, r5
  405cd2:	46ca      	mov	sl, r9
  405cd4:	9303      	str	r3, [sp, #12]
  405cd6:	7823      	ldrb	r3, [r4, #0]
  405cd8:	2b00      	cmp	r3, #0
  405cda:	f000 83e0 	beq.w	40649e <_vfiprintf_r+0x88a>
  405cde:	2000      	movs	r0, #0
  405ce0:	f04f 0300 	mov.w	r3, #0
  405ce4:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  405ce8:	f104 0801 	add.w	r8, r4, #1
  405cec:	7862      	ldrb	r2, [r4, #1]
  405cee:	4605      	mov	r5, r0
  405cf0:	4606      	mov	r6, r0
  405cf2:	4603      	mov	r3, r0
  405cf4:	f04f 34ff 	mov.w	r4, #4294967295
  405cf8:	f108 0801 	add.w	r8, r8, #1
  405cfc:	f1a2 0120 	sub.w	r1, r2, #32
  405d00:	2958      	cmp	r1, #88	; 0x58
  405d02:	f200 82de 	bhi.w	4062c2 <_vfiprintf_r+0x6ae>
  405d06:	e8df f011 	tbh	[pc, r1, lsl #1]
  405d0a:	0221      	.short	0x0221
  405d0c:	02dc02dc 	.word	0x02dc02dc
  405d10:	02dc0229 	.word	0x02dc0229
  405d14:	02dc02dc 	.word	0x02dc02dc
  405d18:	02dc02dc 	.word	0x02dc02dc
  405d1c:	028902dc 	.word	0x028902dc
  405d20:	02dc0295 	.word	0x02dc0295
  405d24:	02bd00a2 	.word	0x02bd00a2
  405d28:	019f02dc 	.word	0x019f02dc
  405d2c:	01a401a4 	.word	0x01a401a4
  405d30:	01a401a4 	.word	0x01a401a4
  405d34:	01a401a4 	.word	0x01a401a4
  405d38:	01a401a4 	.word	0x01a401a4
  405d3c:	02dc01a4 	.word	0x02dc01a4
  405d40:	02dc02dc 	.word	0x02dc02dc
  405d44:	02dc02dc 	.word	0x02dc02dc
  405d48:	02dc02dc 	.word	0x02dc02dc
  405d4c:	02dc02dc 	.word	0x02dc02dc
  405d50:	01b202dc 	.word	0x01b202dc
  405d54:	02dc02dc 	.word	0x02dc02dc
  405d58:	02dc02dc 	.word	0x02dc02dc
  405d5c:	02dc02dc 	.word	0x02dc02dc
  405d60:	02dc02dc 	.word	0x02dc02dc
  405d64:	02dc02dc 	.word	0x02dc02dc
  405d68:	02dc0197 	.word	0x02dc0197
  405d6c:	02dc02dc 	.word	0x02dc02dc
  405d70:	02dc02dc 	.word	0x02dc02dc
  405d74:	02dc019b 	.word	0x02dc019b
  405d78:	025302dc 	.word	0x025302dc
  405d7c:	02dc02dc 	.word	0x02dc02dc
  405d80:	02dc02dc 	.word	0x02dc02dc
  405d84:	02dc02dc 	.word	0x02dc02dc
  405d88:	02dc02dc 	.word	0x02dc02dc
  405d8c:	02dc02dc 	.word	0x02dc02dc
  405d90:	021b025a 	.word	0x021b025a
  405d94:	02dc02dc 	.word	0x02dc02dc
  405d98:	026e02dc 	.word	0x026e02dc
  405d9c:	02dc021b 	.word	0x02dc021b
  405da0:	027302dc 	.word	0x027302dc
  405da4:	01f502dc 	.word	0x01f502dc
  405da8:	02090182 	.word	0x02090182
  405dac:	02dc02d7 	.word	0x02dc02d7
  405db0:	02dc029a 	.word	0x02dc029a
  405db4:	02dc00a7 	.word	0x02dc00a7
  405db8:	022e02dc 	.word	0x022e02dc
  405dbc:	f10a 0a08 	add.w	sl, sl, #8
  405dc0:	9b03      	ldr	r3, [sp, #12]
  405dc2:	442b      	add	r3, r5
  405dc4:	9303      	str	r3, [sp, #12]
  405dc6:	e786      	b.n	405cd6 <_vfiprintf_r+0xc2>
  405dc8:	4659      	mov	r1, fp
  405dca:	9806      	ldr	r0, [sp, #24]
  405dcc:	f000 fdac 	bl	406928 <__swsetup_r>
  405dd0:	bb18      	cbnz	r0, 405e1a <_vfiprintf_r+0x206>
  405dd2:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  405dd6:	f001 031a 	and.w	r3, r1, #26
  405dda:	2b0a      	cmp	r3, #10
  405ddc:	f47f af4b 	bne.w	405c76 <_vfiprintf_r+0x62>
  405de0:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  405de4:	2b00      	cmp	r3, #0
  405de6:	f6ff af46 	blt.w	405c76 <_vfiprintf_r+0x62>
  405dea:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405dee:	07db      	lsls	r3, r3, #31
  405df0:	d405      	bmi.n	405dfe <_vfiprintf_r+0x1ea>
  405df2:	058f      	lsls	r7, r1, #22
  405df4:	d403      	bmi.n	405dfe <_vfiprintf_r+0x1ea>
  405df6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405dfa:	f001 fac3 	bl	407384 <__retarget_lock_release_recursive>
  405dfe:	462b      	mov	r3, r5
  405e00:	4642      	mov	r2, r8
  405e02:	4659      	mov	r1, fp
  405e04:	9806      	ldr	r0, [sp, #24]
  405e06:	f000 fd4d 	bl	4068a4 <__sbprintf>
  405e0a:	9003      	str	r0, [sp, #12]
  405e0c:	9803      	ldr	r0, [sp, #12]
  405e0e:	b02d      	add	sp, #180	; 0xb4
  405e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e14:	f000 fef4 	bl	406c00 <__sinit>
  405e18:	e709      	b.n	405c2e <_vfiprintf_r+0x1a>
  405e1a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405e1e:	07d9      	lsls	r1, r3, #31
  405e20:	d404      	bmi.n	405e2c <_vfiprintf_r+0x218>
  405e22:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405e26:	059a      	lsls	r2, r3, #22
  405e28:	f140 84aa 	bpl.w	406780 <_vfiprintf_r+0xb6c>
  405e2c:	f04f 33ff 	mov.w	r3, #4294967295
  405e30:	9303      	str	r3, [sp, #12]
  405e32:	9803      	ldr	r0, [sp, #12]
  405e34:	b02d      	add	sp, #180	; 0xb4
  405e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e3a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405e3e:	f001 fa9f 	bl	407380 <__retarget_lock_acquire_recursive>
  405e42:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  405e46:	b281      	uxth	r1, r0
  405e48:	e6fb      	b.n	405c42 <_vfiprintf_r+0x2e>
  405e4a:	4276      	negs	r6, r6
  405e4c:	9207      	str	r2, [sp, #28]
  405e4e:	f043 0304 	orr.w	r3, r3, #4
  405e52:	f898 2000 	ldrb.w	r2, [r8]
  405e56:	e74f      	b.n	405cf8 <_vfiprintf_r+0xe4>
  405e58:	9608      	str	r6, [sp, #32]
  405e5a:	069e      	lsls	r6, r3, #26
  405e5c:	f100 8450 	bmi.w	406700 <_vfiprintf_r+0xaec>
  405e60:	9907      	ldr	r1, [sp, #28]
  405e62:	06dd      	lsls	r5, r3, #27
  405e64:	460a      	mov	r2, r1
  405e66:	f100 83ef 	bmi.w	406648 <_vfiprintf_r+0xa34>
  405e6a:	0658      	lsls	r0, r3, #25
  405e6c:	f140 83ec 	bpl.w	406648 <_vfiprintf_r+0xa34>
  405e70:	880e      	ldrh	r6, [r1, #0]
  405e72:	3104      	adds	r1, #4
  405e74:	2700      	movs	r7, #0
  405e76:	2201      	movs	r2, #1
  405e78:	9107      	str	r1, [sp, #28]
  405e7a:	f04f 0100 	mov.w	r1, #0
  405e7e:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  405e82:	2500      	movs	r5, #0
  405e84:	1c61      	adds	r1, r4, #1
  405e86:	f000 8116 	beq.w	4060b6 <_vfiprintf_r+0x4a2>
  405e8a:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  405e8e:	9102      	str	r1, [sp, #8]
  405e90:	ea56 0107 	orrs.w	r1, r6, r7
  405e94:	f040 8114 	bne.w	4060c0 <_vfiprintf_r+0x4ac>
  405e98:	2c00      	cmp	r4, #0
  405e9a:	f040 835c 	bne.w	406556 <_vfiprintf_r+0x942>
  405e9e:	2a00      	cmp	r2, #0
  405ea0:	f040 83b7 	bne.w	406612 <_vfiprintf_r+0x9fe>
  405ea4:	f013 0301 	ands.w	r3, r3, #1
  405ea8:	9305      	str	r3, [sp, #20]
  405eaa:	f000 8457 	beq.w	40675c <_vfiprintf_r+0xb48>
  405eae:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405eb2:	2330      	movs	r3, #48	; 0x30
  405eb4:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  405eb8:	9b05      	ldr	r3, [sp, #20]
  405eba:	42a3      	cmp	r3, r4
  405ebc:	bfb8      	it	lt
  405ebe:	4623      	movlt	r3, r4
  405ec0:	9301      	str	r3, [sp, #4]
  405ec2:	b10d      	cbz	r5, 405ec8 <_vfiprintf_r+0x2b4>
  405ec4:	3301      	adds	r3, #1
  405ec6:	9301      	str	r3, [sp, #4]
  405ec8:	9b02      	ldr	r3, [sp, #8]
  405eca:	f013 0302 	ands.w	r3, r3, #2
  405ece:	9309      	str	r3, [sp, #36]	; 0x24
  405ed0:	d002      	beq.n	405ed8 <_vfiprintf_r+0x2c4>
  405ed2:	9b01      	ldr	r3, [sp, #4]
  405ed4:	3302      	adds	r3, #2
  405ed6:	9301      	str	r3, [sp, #4]
  405ed8:	9b02      	ldr	r3, [sp, #8]
  405eda:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  405ede:	930a      	str	r3, [sp, #40]	; 0x28
  405ee0:	f040 8217 	bne.w	406312 <_vfiprintf_r+0x6fe>
  405ee4:	9b08      	ldr	r3, [sp, #32]
  405ee6:	9a01      	ldr	r2, [sp, #4]
  405ee8:	1a9d      	subs	r5, r3, r2
  405eea:	2d00      	cmp	r5, #0
  405eec:	f340 8211 	ble.w	406312 <_vfiprintf_r+0x6fe>
  405ef0:	2d10      	cmp	r5, #16
  405ef2:	f340 8490 	ble.w	406816 <_vfiprintf_r+0xc02>
  405ef6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405ef8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405efa:	4ec4      	ldr	r6, [pc, #784]	; (40620c <_vfiprintf_r+0x5f8>)
  405efc:	46d6      	mov	lr, sl
  405efe:	2710      	movs	r7, #16
  405f00:	46a2      	mov	sl, r4
  405f02:	4619      	mov	r1, r3
  405f04:	9c06      	ldr	r4, [sp, #24]
  405f06:	e007      	b.n	405f18 <_vfiprintf_r+0x304>
  405f08:	f101 0c02 	add.w	ip, r1, #2
  405f0c:	f10e 0e08 	add.w	lr, lr, #8
  405f10:	4601      	mov	r1, r0
  405f12:	3d10      	subs	r5, #16
  405f14:	2d10      	cmp	r5, #16
  405f16:	dd11      	ble.n	405f3c <_vfiprintf_r+0x328>
  405f18:	1c48      	adds	r0, r1, #1
  405f1a:	3210      	adds	r2, #16
  405f1c:	2807      	cmp	r0, #7
  405f1e:	9211      	str	r2, [sp, #68]	; 0x44
  405f20:	e88e 00c0 	stmia.w	lr, {r6, r7}
  405f24:	9010      	str	r0, [sp, #64]	; 0x40
  405f26:	ddef      	ble.n	405f08 <_vfiprintf_r+0x2f4>
  405f28:	2a00      	cmp	r2, #0
  405f2a:	f040 81e4 	bne.w	4062f6 <_vfiprintf_r+0x6e2>
  405f2e:	3d10      	subs	r5, #16
  405f30:	2d10      	cmp	r5, #16
  405f32:	4611      	mov	r1, r2
  405f34:	f04f 0c01 	mov.w	ip, #1
  405f38:	46ce      	mov	lr, r9
  405f3a:	dced      	bgt.n	405f18 <_vfiprintf_r+0x304>
  405f3c:	4654      	mov	r4, sl
  405f3e:	4661      	mov	r1, ip
  405f40:	46f2      	mov	sl, lr
  405f42:	442a      	add	r2, r5
  405f44:	2907      	cmp	r1, #7
  405f46:	9211      	str	r2, [sp, #68]	; 0x44
  405f48:	f8ca 6000 	str.w	r6, [sl]
  405f4c:	f8ca 5004 	str.w	r5, [sl, #4]
  405f50:	9110      	str	r1, [sp, #64]	; 0x40
  405f52:	f300 82ec 	bgt.w	40652e <_vfiprintf_r+0x91a>
  405f56:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405f5a:	f10a 0a08 	add.w	sl, sl, #8
  405f5e:	1c48      	adds	r0, r1, #1
  405f60:	2d00      	cmp	r5, #0
  405f62:	f040 81de 	bne.w	406322 <_vfiprintf_r+0x70e>
  405f66:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405f68:	2b00      	cmp	r3, #0
  405f6a:	f000 81f8 	beq.w	40635e <_vfiprintf_r+0x74a>
  405f6e:	3202      	adds	r2, #2
  405f70:	a90e      	add	r1, sp, #56	; 0x38
  405f72:	2302      	movs	r3, #2
  405f74:	2807      	cmp	r0, #7
  405f76:	9211      	str	r2, [sp, #68]	; 0x44
  405f78:	9010      	str	r0, [sp, #64]	; 0x40
  405f7a:	e88a 000a 	stmia.w	sl, {r1, r3}
  405f7e:	f340 81ea 	ble.w	406356 <_vfiprintf_r+0x742>
  405f82:	2a00      	cmp	r2, #0
  405f84:	f040 838c 	bne.w	4066a0 <_vfiprintf_r+0xa8c>
  405f88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f8a:	2b80      	cmp	r3, #128	; 0x80
  405f8c:	f04f 0001 	mov.w	r0, #1
  405f90:	4611      	mov	r1, r2
  405f92:	46ca      	mov	sl, r9
  405f94:	f040 81e7 	bne.w	406366 <_vfiprintf_r+0x752>
  405f98:	9b08      	ldr	r3, [sp, #32]
  405f9a:	9d01      	ldr	r5, [sp, #4]
  405f9c:	1b5e      	subs	r6, r3, r5
  405f9e:	2e00      	cmp	r6, #0
  405fa0:	f340 81e1 	ble.w	406366 <_vfiprintf_r+0x752>
  405fa4:	2e10      	cmp	r6, #16
  405fa6:	4d9a      	ldr	r5, [pc, #616]	; (406210 <_vfiprintf_r+0x5fc>)
  405fa8:	f340 8450 	ble.w	40684c <_vfiprintf_r+0xc38>
  405fac:	46d4      	mov	ip, sl
  405fae:	2710      	movs	r7, #16
  405fb0:	46a2      	mov	sl, r4
  405fb2:	9c06      	ldr	r4, [sp, #24]
  405fb4:	e007      	b.n	405fc6 <_vfiprintf_r+0x3b2>
  405fb6:	f101 0e02 	add.w	lr, r1, #2
  405fba:	f10c 0c08 	add.w	ip, ip, #8
  405fbe:	4601      	mov	r1, r0
  405fc0:	3e10      	subs	r6, #16
  405fc2:	2e10      	cmp	r6, #16
  405fc4:	dd11      	ble.n	405fea <_vfiprintf_r+0x3d6>
  405fc6:	1c48      	adds	r0, r1, #1
  405fc8:	3210      	adds	r2, #16
  405fca:	2807      	cmp	r0, #7
  405fcc:	9211      	str	r2, [sp, #68]	; 0x44
  405fce:	e88c 00a0 	stmia.w	ip, {r5, r7}
  405fd2:	9010      	str	r0, [sp, #64]	; 0x40
  405fd4:	ddef      	ble.n	405fb6 <_vfiprintf_r+0x3a2>
  405fd6:	2a00      	cmp	r2, #0
  405fd8:	f040 829d 	bne.w	406516 <_vfiprintf_r+0x902>
  405fdc:	3e10      	subs	r6, #16
  405fde:	2e10      	cmp	r6, #16
  405fe0:	f04f 0e01 	mov.w	lr, #1
  405fe4:	4611      	mov	r1, r2
  405fe6:	46cc      	mov	ip, r9
  405fe8:	dced      	bgt.n	405fc6 <_vfiprintf_r+0x3b2>
  405fea:	4654      	mov	r4, sl
  405fec:	46e2      	mov	sl, ip
  405fee:	4432      	add	r2, r6
  405ff0:	f1be 0f07 	cmp.w	lr, #7
  405ff4:	9211      	str	r2, [sp, #68]	; 0x44
  405ff6:	e88a 0060 	stmia.w	sl, {r5, r6}
  405ffa:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  405ffe:	f300 8369 	bgt.w	4066d4 <_vfiprintf_r+0xac0>
  406002:	f10a 0a08 	add.w	sl, sl, #8
  406006:	f10e 0001 	add.w	r0, lr, #1
  40600a:	4671      	mov	r1, lr
  40600c:	e1ab      	b.n	406366 <_vfiprintf_r+0x752>
  40600e:	9608      	str	r6, [sp, #32]
  406010:	f013 0220 	ands.w	r2, r3, #32
  406014:	f040 838c 	bne.w	406730 <_vfiprintf_r+0xb1c>
  406018:	f013 0110 	ands.w	r1, r3, #16
  40601c:	f040 831a 	bne.w	406654 <_vfiprintf_r+0xa40>
  406020:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  406024:	f000 8316 	beq.w	406654 <_vfiprintf_r+0xa40>
  406028:	9807      	ldr	r0, [sp, #28]
  40602a:	460a      	mov	r2, r1
  40602c:	4601      	mov	r1, r0
  40602e:	3104      	adds	r1, #4
  406030:	8806      	ldrh	r6, [r0, #0]
  406032:	9107      	str	r1, [sp, #28]
  406034:	2700      	movs	r7, #0
  406036:	e720      	b.n	405e7a <_vfiprintf_r+0x266>
  406038:	9608      	str	r6, [sp, #32]
  40603a:	f043 0310 	orr.w	r3, r3, #16
  40603e:	e7e7      	b.n	406010 <_vfiprintf_r+0x3fc>
  406040:	9608      	str	r6, [sp, #32]
  406042:	f043 0310 	orr.w	r3, r3, #16
  406046:	e708      	b.n	405e5a <_vfiprintf_r+0x246>
  406048:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40604c:	f898 2000 	ldrb.w	r2, [r8]
  406050:	e652      	b.n	405cf8 <_vfiprintf_r+0xe4>
  406052:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406056:	2600      	movs	r6, #0
  406058:	f818 2b01 	ldrb.w	r2, [r8], #1
  40605c:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  406060:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  406064:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406068:	2909      	cmp	r1, #9
  40606a:	d9f5      	bls.n	406058 <_vfiprintf_r+0x444>
  40606c:	e646      	b.n	405cfc <_vfiprintf_r+0xe8>
  40606e:	9608      	str	r6, [sp, #32]
  406070:	2800      	cmp	r0, #0
  406072:	f040 8408 	bne.w	406886 <_vfiprintf_r+0xc72>
  406076:	f043 0310 	orr.w	r3, r3, #16
  40607a:	069e      	lsls	r6, r3, #26
  40607c:	f100 834c 	bmi.w	406718 <_vfiprintf_r+0xb04>
  406080:	06dd      	lsls	r5, r3, #27
  406082:	f100 82f3 	bmi.w	40666c <_vfiprintf_r+0xa58>
  406086:	0658      	lsls	r0, r3, #25
  406088:	f140 82f0 	bpl.w	40666c <_vfiprintf_r+0xa58>
  40608c:	9d07      	ldr	r5, [sp, #28]
  40608e:	f9b5 6000 	ldrsh.w	r6, [r5]
  406092:	462a      	mov	r2, r5
  406094:	17f7      	asrs	r7, r6, #31
  406096:	3204      	adds	r2, #4
  406098:	4630      	mov	r0, r6
  40609a:	4639      	mov	r1, r7
  40609c:	9207      	str	r2, [sp, #28]
  40609e:	2800      	cmp	r0, #0
  4060a0:	f171 0200 	sbcs.w	r2, r1, #0
  4060a4:	f2c0 835d 	blt.w	406762 <_vfiprintf_r+0xb4e>
  4060a8:	1c61      	adds	r1, r4, #1
  4060aa:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4060ae:	f04f 0201 	mov.w	r2, #1
  4060b2:	f47f aeea 	bne.w	405e8a <_vfiprintf_r+0x276>
  4060b6:	ea56 0107 	orrs.w	r1, r6, r7
  4060ba:	f000 824d 	beq.w	406558 <_vfiprintf_r+0x944>
  4060be:	9302      	str	r3, [sp, #8]
  4060c0:	2a01      	cmp	r2, #1
  4060c2:	f000 828c 	beq.w	4065de <_vfiprintf_r+0x9ca>
  4060c6:	2a02      	cmp	r2, #2
  4060c8:	f040 825c 	bne.w	406584 <_vfiprintf_r+0x970>
  4060cc:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4060ce:	46cb      	mov	fp, r9
  4060d0:	0933      	lsrs	r3, r6, #4
  4060d2:	f006 010f 	and.w	r1, r6, #15
  4060d6:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4060da:	093a      	lsrs	r2, r7, #4
  4060dc:	461e      	mov	r6, r3
  4060de:	4617      	mov	r7, r2
  4060e0:	5c43      	ldrb	r3, [r0, r1]
  4060e2:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4060e6:	ea56 0307 	orrs.w	r3, r6, r7
  4060ea:	d1f1      	bne.n	4060d0 <_vfiprintf_r+0x4bc>
  4060ec:	eba9 030b 	sub.w	r3, r9, fp
  4060f0:	9305      	str	r3, [sp, #20]
  4060f2:	e6e1      	b.n	405eb8 <_vfiprintf_r+0x2a4>
  4060f4:	2800      	cmp	r0, #0
  4060f6:	f040 83c0 	bne.w	40687a <_vfiprintf_r+0xc66>
  4060fa:	0699      	lsls	r1, r3, #26
  4060fc:	f100 8367 	bmi.w	4067ce <_vfiprintf_r+0xbba>
  406100:	06da      	lsls	r2, r3, #27
  406102:	f100 80f1 	bmi.w	4062e8 <_vfiprintf_r+0x6d4>
  406106:	065b      	lsls	r3, r3, #25
  406108:	f140 80ee 	bpl.w	4062e8 <_vfiprintf_r+0x6d4>
  40610c:	9a07      	ldr	r2, [sp, #28]
  40610e:	6813      	ldr	r3, [r2, #0]
  406110:	3204      	adds	r2, #4
  406112:	9207      	str	r2, [sp, #28]
  406114:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  406118:	801a      	strh	r2, [r3, #0]
  40611a:	e5b8      	b.n	405c8e <_vfiprintf_r+0x7a>
  40611c:	9807      	ldr	r0, [sp, #28]
  40611e:	4a3d      	ldr	r2, [pc, #244]	; (406214 <_vfiprintf_r+0x600>)
  406120:	9608      	str	r6, [sp, #32]
  406122:	920b      	str	r2, [sp, #44]	; 0x2c
  406124:	6806      	ldr	r6, [r0, #0]
  406126:	2278      	movs	r2, #120	; 0x78
  406128:	2130      	movs	r1, #48	; 0x30
  40612a:	3004      	adds	r0, #4
  40612c:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  406130:	f043 0302 	orr.w	r3, r3, #2
  406134:	9007      	str	r0, [sp, #28]
  406136:	2700      	movs	r7, #0
  406138:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40613c:	2202      	movs	r2, #2
  40613e:	e69c      	b.n	405e7a <_vfiprintf_r+0x266>
  406140:	9608      	str	r6, [sp, #32]
  406142:	2800      	cmp	r0, #0
  406144:	d099      	beq.n	40607a <_vfiprintf_r+0x466>
  406146:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40614a:	e796      	b.n	40607a <_vfiprintf_r+0x466>
  40614c:	f898 2000 	ldrb.w	r2, [r8]
  406150:	2d00      	cmp	r5, #0
  406152:	f47f add1 	bne.w	405cf8 <_vfiprintf_r+0xe4>
  406156:	2001      	movs	r0, #1
  406158:	2520      	movs	r5, #32
  40615a:	e5cd      	b.n	405cf8 <_vfiprintf_r+0xe4>
  40615c:	f043 0301 	orr.w	r3, r3, #1
  406160:	f898 2000 	ldrb.w	r2, [r8]
  406164:	e5c8      	b.n	405cf8 <_vfiprintf_r+0xe4>
  406166:	9608      	str	r6, [sp, #32]
  406168:	2800      	cmp	r0, #0
  40616a:	f040 8393 	bne.w	406894 <_vfiprintf_r+0xc80>
  40616e:	4929      	ldr	r1, [pc, #164]	; (406214 <_vfiprintf_r+0x600>)
  406170:	910b      	str	r1, [sp, #44]	; 0x2c
  406172:	069f      	lsls	r7, r3, #26
  406174:	f100 82e8 	bmi.w	406748 <_vfiprintf_r+0xb34>
  406178:	9807      	ldr	r0, [sp, #28]
  40617a:	06de      	lsls	r6, r3, #27
  40617c:	4601      	mov	r1, r0
  40617e:	f100 8270 	bmi.w	406662 <_vfiprintf_r+0xa4e>
  406182:	065d      	lsls	r5, r3, #25
  406184:	f140 826d 	bpl.w	406662 <_vfiprintf_r+0xa4e>
  406188:	3104      	adds	r1, #4
  40618a:	8806      	ldrh	r6, [r0, #0]
  40618c:	9107      	str	r1, [sp, #28]
  40618e:	2700      	movs	r7, #0
  406190:	07d8      	lsls	r0, r3, #31
  406192:	f140 8222 	bpl.w	4065da <_vfiprintf_r+0x9c6>
  406196:	ea56 0107 	orrs.w	r1, r6, r7
  40619a:	f000 821e 	beq.w	4065da <_vfiprintf_r+0x9c6>
  40619e:	2130      	movs	r1, #48	; 0x30
  4061a0:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4061a4:	f043 0302 	orr.w	r3, r3, #2
  4061a8:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4061ac:	2202      	movs	r2, #2
  4061ae:	e664      	b.n	405e7a <_vfiprintf_r+0x266>
  4061b0:	9608      	str	r6, [sp, #32]
  4061b2:	2800      	cmp	r0, #0
  4061b4:	f040 836b 	bne.w	40688e <_vfiprintf_r+0xc7a>
  4061b8:	4917      	ldr	r1, [pc, #92]	; (406218 <_vfiprintf_r+0x604>)
  4061ba:	910b      	str	r1, [sp, #44]	; 0x2c
  4061bc:	e7d9      	b.n	406172 <_vfiprintf_r+0x55e>
  4061be:	9907      	ldr	r1, [sp, #28]
  4061c0:	9608      	str	r6, [sp, #32]
  4061c2:	680a      	ldr	r2, [r1, #0]
  4061c4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4061c8:	f04f 0000 	mov.w	r0, #0
  4061cc:	460a      	mov	r2, r1
  4061ce:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4061d2:	3204      	adds	r2, #4
  4061d4:	2001      	movs	r0, #1
  4061d6:	9001      	str	r0, [sp, #4]
  4061d8:	9207      	str	r2, [sp, #28]
  4061da:	9005      	str	r0, [sp, #20]
  4061dc:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4061e0:	9302      	str	r3, [sp, #8]
  4061e2:	2400      	movs	r4, #0
  4061e4:	e670      	b.n	405ec8 <_vfiprintf_r+0x2b4>
  4061e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4061ea:	f898 2000 	ldrb.w	r2, [r8]
  4061ee:	e583      	b.n	405cf8 <_vfiprintf_r+0xe4>
  4061f0:	f898 2000 	ldrb.w	r2, [r8]
  4061f4:	2a6c      	cmp	r2, #108	; 0x6c
  4061f6:	bf03      	ittte	eq
  4061f8:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4061fc:	f043 0320 	orreq.w	r3, r3, #32
  406200:	f108 0801 	addeq.w	r8, r8, #1
  406204:	f043 0310 	orrne.w	r3, r3, #16
  406208:	e576      	b.n	405cf8 <_vfiprintf_r+0xe4>
  40620a:	bf00      	nop
  40620c:	004087a0 	.word	0x004087a0
  406210:	004087b0 	.word	0x004087b0
  406214:	00408784 	.word	0x00408784
  406218:	00408770 	.word	0x00408770
  40621c:	9907      	ldr	r1, [sp, #28]
  40621e:	680e      	ldr	r6, [r1, #0]
  406220:	460a      	mov	r2, r1
  406222:	2e00      	cmp	r6, #0
  406224:	f102 0204 	add.w	r2, r2, #4
  406228:	f6ff ae0f 	blt.w	405e4a <_vfiprintf_r+0x236>
  40622c:	9207      	str	r2, [sp, #28]
  40622e:	f898 2000 	ldrb.w	r2, [r8]
  406232:	e561      	b.n	405cf8 <_vfiprintf_r+0xe4>
  406234:	f898 2000 	ldrb.w	r2, [r8]
  406238:	2001      	movs	r0, #1
  40623a:	252b      	movs	r5, #43	; 0x2b
  40623c:	e55c      	b.n	405cf8 <_vfiprintf_r+0xe4>
  40623e:	9907      	ldr	r1, [sp, #28]
  406240:	9608      	str	r6, [sp, #32]
  406242:	f8d1 b000 	ldr.w	fp, [r1]
  406246:	f04f 0200 	mov.w	r2, #0
  40624a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40624e:	1d0e      	adds	r6, r1, #4
  406250:	f1bb 0f00 	cmp.w	fp, #0
  406254:	f000 82e5 	beq.w	406822 <_vfiprintf_r+0xc0e>
  406258:	1c67      	adds	r7, r4, #1
  40625a:	f000 82c4 	beq.w	4067e6 <_vfiprintf_r+0xbd2>
  40625e:	4622      	mov	r2, r4
  406260:	2100      	movs	r1, #0
  406262:	4658      	mov	r0, fp
  406264:	9301      	str	r3, [sp, #4]
  406266:	f001 fbdb 	bl	407a20 <memchr>
  40626a:	9b01      	ldr	r3, [sp, #4]
  40626c:	2800      	cmp	r0, #0
  40626e:	f000 82e5 	beq.w	40683c <_vfiprintf_r+0xc28>
  406272:	eba0 020b 	sub.w	r2, r0, fp
  406276:	9205      	str	r2, [sp, #20]
  406278:	9607      	str	r6, [sp, #28]
  40627a:	9302      	str	r3, [sp, #8]
  40627c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406280:	2400      	movs	r4, #0
  406282:	e619      	b.n	405eb8 <_vfiprintf_r+0x2a4>
  406284:	f898 2000 	ldrb.w	r2, [r8]
  406288:	2a2a      	cmp	r2, #42	; 0x2a
  40628a:	f108 0701 	add.w	r7, r8, #1
  40628e:	f000 82e9 	beq.w	406864 <_vfiprintf_r+0xc50>
  406292:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406296:	2909      	cmp	r1, #9
  406298:	46b8      	mov	r8, r7
  40629a:	f04f 0400 	mov.w	r4, #0
  40629e:	f63f ad2d 	bhi.w	405cfc <_vfiprintf_r+0xe8>
  4062a2:	f818 2b01 	ldrb.w	r2, [r8], #1
  4062a6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4062aa:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4062ae:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4062b2:	2909      	cmp	r1, #9
  4062b4:	d9f5      	bls.n	4062a2 <_vfiprintf_r+0x68e>
  4062b6:	e521      	b.n	405cfc <_vfiprintf_r+0xe8>
  4062b8:	f043 0320 	orr.w	r3, r3, #32
  4062bc:	f898 2000 	ldrb.w	r2, [r8]
  4062c0:	e51a      	b.n	405cf8 <_vfiprintf_r+0xe4>
  4062c2:	9608      	str	r6, [sp, #32]
  4062c4:	2800      	cmp	r0, #0
  4062c6:	f040 82db 	bne.w	406880 <_vfiprintf_r+0xc6c>
  4062ca:	2a00      	cmp	r2, #0
  4062cc:	f000 80e7 	beq.w	40649e <_vfiprintf_r+0x88a>
  4062d0:	2101      	movs	r1, #1
  4062d2:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4062d6:	f04f 0200 	mov.w	r2, #0
  4062da:	9101      	str	r1, [sp, #4]
  4062dc:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4062e0:	9105      	str	r1, [sp, #20]
  4062e2:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4062e6:	e77b      	b.n	4061e0 <_vfiprintf_r+0x5cc>
  4062e8:	9a07      	ldr	r2, [sp, #28]
  4062ea:	6813      	ldr	r3, [r2, #0]
  4062ec:	3204      	adds	r2, #4
  4062ee:	9207      	str	r2, [sp, #28]
  4062f0:	9a03      	ldr	r2, [sp, #12]
  4062f2:	601a      	str	r2, [r3, #0]
  4062f4:	e4cb      	b.n	405c8e <_vfiprintf_r+0x7a>
  4062f6:	aa0f      	add	r2, sp, #60	; 0x3c
  4062f8:	9904      	ldr	r1, [sp, #16]
  4062fa:	4620      	mov	r0, r4
  4062fc:	f7ff fc4a 	bl	405b94 <__sprint_r.part.0>
  406300:	2800      	cmp	r0, #0
  406302:	f040 8139 	bne.w	406578 <_vfiprintf_r+0x964>
  406306:	9910      	ldr	r1, [sp, #64]	; 0x40
  406308:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40630a:	f101 0c01 	add.w	ip, r1, #1
  40630e:	46ce      	mov	lr, r9
  406310:	e5ff      	b.n	405f12 <_vfiprintf_r+0x2fe>
  406312:	9910      	ldr	r1, [sp, #64]	; 0x40
  406314:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406316:	1c48      	adds	r0, r1, #1
  406318:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40631c:	2d00      	cmp	r5, #0
  40631e:	f43f ae22 	beq.w	405f66 <_vfiprintf_r+0x352>
  406322:	3201      	adds	r2, #1
  406324:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  406328:	2101      	movs	r1, #1
  40632a:	2807      	cmp	r0, #7
  40632c:	9211      	str	r2, [sp, #68]	; 0x44
  40632e:	9010      	str	r0, [sp, #64]	; 0x40
  406330:	f8ca 5000 	str.w	r5, [sl]
  406334:	f8ca 1004 	str.w	r1, [sl, #4]
  406338:	f340 8108 	ble.w	40654c <_vfiprintf_r+0x938>
  40633c:	2a00      	cmp	r2, #0
  40633e:	f040 81bc 	bne.w	4066ba <_vfiprintf_r+0xaa6>
  406342:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406344:	2b00      	cmp	r3, #0
  406346:	f43f ae1f 	beq.w	405f88 <_vfiprintf_r+0x374>
  40634a:	ab0e      	add	r3, sp, #56	; 0x38
  40634c:	2202      	movs	r2, #2
  40634e:	4608      	mov	r0, r1
  406350:	931c      	str	r3, [sp, #112]	; 0x70
  406352:	921d      	str	r2, [sp, #116]	; 0x74
  406354:	46ca      	mov	sl, r9
  406356:	4601      	mov	r1, r0
  406358:	f10a 0a08 	add.w	sl, sl, #8
  40635c:	3001      	adds	r0, #1
  40635e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406360:	2b80      	cmp	r3, #128	; 0x80
  406362:	f43f ae19 	beq.w	405f98 <_vfiprintf_r+0x384>
  406366:	9b05      	ldr	r3, [sp, #20]
  406368:	1ae4      	subs	r4, r4, r3
  40636a:	2c00      	cmp	r4, #0
  40636c:	dd2e      	ble.n	4063cc <_vfiprintf_r+0x7b8>
  40636e:	2c10      	cmp	r4, #16
  406370:	4db3      	ldr	r5, [pc, #716]	; (406640 <_vfiprintf_r+0xa2c>)
  406372:	dd1e      	ble.n	4063b2 <_vfiprintf_r+0x79e>
  406374:	46d6      	mov	lr, sl
  406376:	2610      	movs	r6, #16
  406378:	9f06      	ldr	r7, [sp, #24]
  40637a:	f8dd a010 	ldr.w	sl, [sp, #16]
  40637e:	e006      	b.n	40638e <_vfiprintf_r+0x77a>
  406380:	1c88      	adds	r0, r1, #2
  406382:	f10e 0e08 	add.w	lr, lr, #8
  406386:	4619      	mov	r1, r3
  406388:	3c10      	subs	r4, #16
  40638a:	2c10      	cmp	r4, #16
  40638c:	dd10      	ble.n	4063b0 <_vfiprintf_r+0x79c>
  40638e:	1c4b      	adds	r3, r1, #1
  406390:	3210      	adds	r2, #16
  406392:	2b07      	cmp	r3, #7
  406394:	9211      	str	r2, [sp, #68]	; 0x44
  406396:	e88e 0060 	stmia.w	lr, {r5, r6}
  40639a:	9310      	str	r3, [sp, #64]	; 0x40
  40639c:	ddf0      	ble.n	406380 <_vfiprintf_r+0x76c>
  40639e:	2a00      	cmp	r2, #0
  4063a0:	d165      	bne.n	40646e <_vfiprintf_r+0x85a>
  4063a2:	3c10      	subs	r4, #16
  4063a4:	2c10      	cmp	r4, #16
  4063a6:	f04f 0001 	mov.w	r0, #1
  4063aa:	4611      	mov	r1, r2
  4063ac:	46ce      	mov	lr, r9
  4063ae:	dcee      	bgt.n	40638e <_vfiprintf_r+0x77a>
  4063b0:	46f2      	mov	sl, lr
  4063b2:	4422      	add	r2, r4
  4063b4:	2807      	cmp	r0, #7
  4063b6:	9211      	str	r2, [sp, #68]	; 0x44
  4063b8:	f8ca 5000 	str.w	r5, [sl]
  4063bc:	f8ca 4004 	str.w	r4, [sl, #4]
  4063c0:	9010      	str	r0, [sp, #64]	; 0x40
  4063c2:	f300 8085 	bgt.w	4064d0 <_vfiprintf_r+0x8bc>
  4063c6:	f10a 0a08 	add.w	sl, sl, #8
  4063ca:	3001      	adds	r0, #1
  4063cc:	9905      	ldr	r1, [sp, #20]
  4063ce:	f8ca b000 	str.w	fp, [sl]
  4063d2:	440a      	add	r2, r1
  4063d4:	2807      	cmp	r0, #7
  4063d6:	9211      	str	r2, [sp, #68]	; 0x44
  4063d8:	f8ca 1004 	str.w	r1, [sl, #4]
  4063dc:	9010      	str	r0, [sp, #64]	; 0x40
  4063de:	f340 8082 	ble.w	4064e6 <_vfiprintf_r+0x8d2>
  4063e2:	2a00      	cmp	r2, #0
  4063e4:	f040 8118 	bne.w	406618 <_vfiprintf_r+0xa04>
  4063e8:	9b02      	ldr	r3, [sp, #8]
  4063ea:	9210      	str	r2, [sp, #64]	; 0x40
  4063ec:	0758      	lsls	r0, r3, #29
  4063ee:	d535      	bpl.n	40645c <_vfiprintf_r+0x848>
  4063f0:	9b08      	ldr	r3, [sp, #32]
  4063f2:	9901      	ldr	r1, [sp, #4]
  4063f4:	1a5c      	subs	r4, r3, r1
  4063f6:	2c00      	cmp	r4, #0
  4063f8:	f340 80e7 	ble.w	4065ca <_vfiprintf_r+0x9b6>
  4063fc:	46ca      	mov	sl, r9
  4063fe:	2c10      	cmp	r4, #16
  406400:	f340 8218 	ble.w	406834 <_vfiprintf_r+0xc20>
  406404:	9910      	ldr	r1, [sp, #64]	; 0x40
  406406:	4e8f      	ldr	r6, [pc, #572]	; (406644 <_vfiprintf_r+0xa30>)
  406408:	9f06      	ldr	r7, [sp, #24]
  40640a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40640e:	2510      	movs	r5, #16
  406410:	e006      	b.n	406420 <_vfiprintf_r+0x80c>
  406412:	1c88      	adds	r0, r1, #2
  406414:	f10a 0a08 	add.w	sl, sl, #8
  406418:	4619      	mov	r1, r3
  40641a:	3c10      	subs	r4, #16
  40641c:	2c10      	cmp	r4, #16
  40641e:	dd11      	ble.n	406444 <_vfiprintf_r+0x830>
  406420:	1c4b      	adds	r3, r1, #1
  406422:	3210      	adds	r2, #16
  406424:	2b07      	cmp	r3, #7
  406426:	9211      	str	r2, [sp, #68]	; 0x44
  406428:	f8ca 6000 	str.w	r6, [sl]
  40642c:	f8ca 5004 	str.w	r5, [sl, #4]
  406430:	9310      	str	r3, [sp, #64]	; 0x40
  406432:	ddee      	ble.n	406412 <_vfiprintf_r+0x7fe>
  406434:	bb42      	cbnz	r2, 406488 <_vfiprintf_r+0x874>
  406436:	3c10      	subs	r4, #16
  406438:	2c10      	cmp	r4, #16
  40643a:	f04f 0001 	mov.w	r0, #1
  40643e:	4611      	mov	r1, r2
  406440:	46ca      	mov	sl, r9
  406442:	dced      	bgt.n	406420 <_vfiprintf_r+0x80c>
  406444:	4422      	add	r2, r4
  406446:	2807      	cmp	r0, #7
  406448:	9211      	str	r2, [sp, #68]	; 0x44
  40644a:	f8ca 6000 	str.w	r6, [sl]
  40644e:	f8ca 4004 	str.w	r4, [sl, #4]
  406452:	9010      	str	r0, [sp, #64]	; 0x40
  406454:	dd51      	ble.n	4064fa <_vfiprintf_r+0x8e6>
  406456:	2a00      	cmp	r2, #0
  406458:	f040 819b 	bne.w	406792 <_vfiprintf_r+0xb7e>
  40645c:	9b03      	ldr	r3, [sp, #12]
  40645e:	9a08      	ldr	r2, [sp, #32]
  406460:	9901      	ldr	r1, [sp, #4]
  406462:	428a      	cmp	r2, r1
  406464:	bfac      	ite	ge
  406466:	189b      	addge	r3, r3, r2
  406468:	185b      	addlt	r3, r3, r1
  40646a:	9303      	str	r3, [sp, #12]
  40646c:	e04e      	b.n	40650c <_vfiprintf_r+0x8f8>
  40646e:	aa0f      	add	r2, sp, #60	; 0x3c
  406470:	4651      	mov	r1, sl
  406472:	4638      	mov	r0, r7
  406474:	f7ff fb8e 	bl	405b94 <__sprint_r.part.0>
  406478:	2800      	cmp	r0, #0
  40647a:	f040 813f 	bne.w	4066fc <_vfiprintf_r+0xae8>
  40647e:	9910      	ldr	r1, [sp, #64]	; 0x40
  406480:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406482:	1c48      	adds	r0, r1, #1
  406484:	46ce      	mov	lr, r9
  406486:	e77f      	b.n	406388 <_vfiprintf_r+0x774>
  406488:	aa0f      	add	r2, sp, #60	; 0x3c
  40648a:	4659      	mov	r1, fp
  40648c:	4638      	mov	r0, r7
  40648e:	f7ff fb81 	bl	405b94 <__sprint_r.part.0>
  406492:	b960      	cbnz	r0, 4064ae <_vfiprintf_r+0x89a>
  406494:	9910      	ldr	r1, [sp, #64]	; 0x40
  406496:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406498:	1c48      	adds	r0, r1, #1
  40649a:	46ca      	mov	sl, r9
  40649c:	e7bd      	b.n	40641a <_vfiprintf_r+0x806>
  40649e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4064a0:	f8dd b010 	ldr.w	fp, [sp, #16]
  4064a4:	2b00      	cmp	r3, #0
  4064a6:	f040 81d4 	bne.w	406852 <_vfiprintf_r+0xc3e>
  4064aa:	2300      	movs	r3, #0
  4064ac:	9310      	str	r3, [sp, #64]	; 0x40
  4064ae:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4064b2:	f013 0f01 	tst.w	r3, #1
  4064b6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4064ba:	d102      	bne.n	4064c2 <_vfiprintf_r+0x8ae>
  4064bc:	059a      	lsls	r2, r3, #22
  4064be:	f140 80de 	bpl.w	40667e <_vfiprintf_r+0xa6a>
  4064c2:	065b      	lsls	r3, r3, #25
  4064c4:	f53f acb2 	bmi.w	405e2c <_vfiprintf_r+0x218>
  4064c8:	9803      	ldr	r0, [sp, #12]
  4064ca:	b02d      	add	sp, #180	; 0xb4
  4064cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4064d0:	2a00      	cmp	r2, #0
  4064d2:	f040 8106 	bne.w	4066e2 <_vfiprintf_r+0xace>
  4064d6:	9a05      	ldr	r2, [sp, #20]
  4064d8:	921d      	str	r2, [sp, #116]	; 0x74
  4064da:	2301      	movs	r3, #1
  4064dc:	9211      	str	r2, [sp, #68]	; 0x44
  4064de:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4064e2:	9310      	str	r3, [sp, #64]	; 0x40
  4064e4:	46ca      	mov	sl, r9
  4064e6:	f10a 0a08 	add.w	sl, sl, #8
  4064ea:	9b02      	ldr	r3, [sp, #8]
  4064ec:	0759      	lsls	r1, r3, #29
  4064ee:	d504      	bpl.n	4064fa <_vfiprintf_r+0x8e6>
  4064f0:	9b08      	ldr	r3, [sp, #32]
  4064f2:	9901      	ldr	r1, [sp, #4]
  4064f4:	1a5c      	subs	r4, r3, r1
  4064f6:	2c00      	cmp	r4, #0
  4064f8:	dc81      	bgt.n	4063fe <_vfiprintf_r+0x7ea>
  4064fa:	9b03      	ldr	r3, [sp, #12]
  4064fc:	9908      	ldr	r1, [sp, #32]
  4064fe:	9801      	ldr	r0, [sp, #4]
  406500:	4281      	cmp	r1, r0
  406502:	bfac      	ite	ge
  406504:	185b      	addge	r3, r3, r1
  406506:	181b      	addlt	r3, r3, r0
  406508:	9303      	str	r3, [sp, #12]
  40650a:	bb72      	cbnz	r2, 40656a <_vfiprintf_r+0x956>
  40650c:	2300      	movs	r3, #0
  40650e:	9310      	str	r3, [sp, #64]	; 0x40
  406510:	46ca      	mov	sl, r9
  406512:	f7ff bbbc 	b.w	405c8e <_vfiprintf_r+0x7a>
  406516:	aa0f      	add	r2, sp, #60	; 0x3c
  406518:	9904      	ldr	r1, [sp, #16]
  40651a:	4620      	mov	r0, r4
  40651c:	f7ff fb3a 	bl	405b94 <__sprint_r.part.0>
  406520:	bb50      	cbnz	r0, 406578 <_vfiprintf_r+0x964>
  406522:	9910      	ldr	r1, [sp, #64]	; 0x40
  406524:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406526:	f101 0e01 	add.w	lr, r1, #1
  40652a:	46cc      	mov	ip, r9
  40652c:	e548      	b.n	405fc0 <_vfiprintf_r+0x3ac>
  40652e:	2a00      	cmp	r2, #0
  406530:	f040 8140 	bne.w	4067b4 <_vfiprintf_r+0xba0>
  406534:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  406538:	2900      	cmp	r1, #0
  40653a:	f000 811b 	beq.w	406774 <_vfiprintf_r+0xb60>
  40653e:	2201      	movs	r2, #1
  406540:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  406544:	4610      	mov	r0, r2
  406546:	921d      	str	r2, [sp, #116]	; 0x74
  406548:	911c      	str	r1, [sp, #112]	; 0x70
  40654a:	46ca      	mov	sl, r9
  40654c:	4601      	mov	r1, r0
  40654e:	f10a 0a08 	add.w	sl, sl, #8
  406552:	3001      	adds	r0, #1
  406554:	e507      	b.n	405f66 <_vfiprintf_r+0x352>
  406556:	9b02      	ldr	r3, [sp, #8]
  406558:	2a01      	cmp	r2, #1
  40655a:	f000 8098 	beq.w	40668e <_vfiprintf_r+0xa7a>
  40655e:	2a02      	cmp	r2, #2
  406560:	d10d      	bne.n	40657e <_vfiprintf_r+0x96a>
  406562:	9302      	str	r3, [sp, #8]
  406564:	2600      	movs	r6, #0
  406566:	2700      	movs	r7, #0
  406568:	e5b0      	b.n	4060cc <_vfiprintf_r+0x4b8>
  40656a:	aa0f      	add	r2, sp, #60	; 0x3c
  40656c:	9904      	ldr	r1, [sp, #16]
  40656e:	9806      	ldr	r0, [sp, #24]
  406570:	f7ff fb10 	bl	405b94 <__sprint_r.part.0>
  406574:	2800      	cmp	r0, #0
  406576:	d0c9      	beq.n	40650c <_vfiprintf_r+0x8f8>
  406578:	f8dd b010 	ldr.w	fp, [sp, #16]
  40657c:	e797      	b.n	4064ae <_vfiprintf_r+0x89a>
  40657e:	9302      	str	r3, [sp, #8]
  406580:	2600      	movs	r6, #0
  406582:	2700      	movs	r7, #0
  406584:	4649      	mov	r1, r9
  406586:	e000      	b.n	40658a <_vfiprintf_r+0x976>
  406588:	4659      	mov	r1, fp
  40658a:	08f2      	lsrs	r2, r6, #3
  40658c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  406590:	08f8      	lsrs	r0, r7, #3
  406592:	f006 0307 	and.w	r3, r6, #7
  406596:	4607      	mov	r7, r0
  406598:	4616      	mov	r6, r2
  40659a:	3330      	adds	r3, #48	; 0x30
  40659c:	ea56 0207 	orrs.w	r2, r6, r7
  4065a0:	f801 3c01 	strb.w	r3, [r1, #-1]
  4065a4:	f101 3bff 	add.w	fp, r1, #4294967295
  4065a8:	d1ee      	bne.n	406588 <_vfiprintf_r+0x974>
  4065aa:	9a02      	ldr	r2, [sp, #8]
  4065ac:	07d6      	lsls	r6, r2, #31
  4065ae:	f57f ad9d 	bpl.w	4060ec <_vfiprintf_r+0x4d8>
  4065b2:	2b30      	cmp	r3, #48	; 0x30
  4065b4:	f43f ad9a 	beq.w	4060ec <_vfiprintf_r+0x4d8>
  4065b8:	3902      	subs	r1, #2
  4065ba:	2330      	movs	r3, #48	; 0x30
  4065bc:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4065c0:	eba9 0301 	sub.w	r3, r9, r1
  4065c4:	9305      	str	r3, [sp, #20]
  4065c6:	468b      	mov	fp, r1
  4065c8:	e476      	b.n	405eb8 <_vfiprintf_r+0x2a4>
  4065ca:	9b03      	ldr	r3, [sp, #12]
  4065cc:	9a08      	ldr	r2, [sp, #32]
  4065ce:	428a      	cmp	r2, r1
  4065d0:	bfac      	ite	ge
  4065d2:	189b      	addge	r3, r3, r2
  4065d4:	185b      	addlt	r3, r3, r1
  4065d6:	9303      	str	r3, [sp, #12]
  4065d8:	e798      	b.n	40650c <_vfiprintf_r+0x8f8>
  4065da:	2202      	movs	r2, #2
  4065dc:	e44d      	b.n	405e7a <_vfiprintf_r+0x266>
  4065de:	2f00      	cmp	r7, #0
  4065e0:	bf08      	it	eq
  4065e2:	2e0a      	cmpeq	r6, #10
  4065e4:	d352      	bcc.n	40668c <_vfiprintf_r+0xa78>
  4065e6:	46cb      	mov	fp, r9
  4065e8:	4630      	mov	r0, r6
  4065ea:	4639      	mov	r1, r7
  4065ec:	220a      	movs	r2, #10
  4065ee:	2300      	movs	r3, #0
  4065f0:	f001 ff22 	bl	408438 <__aeabi_uldivmod>
  4065f4:	3230      	adds	r2, #48	; 0x30
  4065f6:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4065fa:	4630      	mov	r0, r6
  4065fc:	4639      	mov	r1, r7
  4065fe:	2300      	movs	r3, #0
  406600:	220a      	movs	r2, #10
  406602:	f001 ff19 	bl	408438 <__aeabi_uldivmod>
  406606:	4606      	mov	r6, r0
  406608:	460f      	mov	r7, r1
  40660a:	ea56 0307 	orrs.w	r3, r6, r7
  40660e:	d1eb      	bne.n	4065e8 <_vfiprintf_r+0x9d4>
  406610:	e56c      	b.n	4060ec <_vfiprintf_r+0x4d8>
  406612:	9405      	str	r4, [sp, #20]
  406614:	46cb      	mov	fp, r9
  406616:	e44f      	b.n	405eb8 <_vfiprintf_r+0x2a4>
  406618:	aa0f      	add	r2, sp, #60	; 0x3c
  40661a:	9904      	ldr	r1, [sp, #16]
  40661c:	9806      	ldr	r0, [sp, #24]
  40661e:	f7ff fab9 	bl	405b94 <__sprint_r.part.0>
  406622:	2800      	cmp	r0, #0
  406624:	d1a8      	bne.n	406578 <_vfiprintf_r+0x964>
  406626:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406628:	46ca      	mov	sl, r9
  40662a:	e75e      	b.n	4064ea <_vfiprintf_r+0x8d6>
  40662c:	aa0f      	add	r2, sp, #60	; 0x3c
  40662e:	9904      	ldr	r1, [sp, #16]
  406630:	9806      	ldr	r0, [sp, #24]
  406632:	f7ff faaf 	bl	405b94 <__sprint_r.part.0>
  406636:	2800      	cmp	r0, #0
  406638:	d19e      	bne.n	406578 <_vfiprintf_r+0x964>
  40663a:	46ca      	mov	sl, r9
  40663c:	f7ff bbc0 	b.w	405dc0 <_vfiprintf_r+0x1ac>
  406640:	004087b0 	.word	0x004087b0
  406644:	004087a0 	.word	0x004087a0
  406648:	3104      	adds	r1, #4
  40664a:	6816      	ldr	r6, [r2, #0]
  40664c:	9107      	str	r1, [sp, #28]
  40664e:	2201      	movs	r2, #1
  406650:	2700      	movs	r7, #0
  406652:	e412      	b.n	405e7a <_vfiprintf_r+0x266>
  406654:	9807      	ldr	r0, [sp, #28]
  406656:	4601      	mov	r1, r0
  406658:	3104      	adds	r1, #4
  40665a:	6806      	ldr	r6, [r0, #0]
  40665c:	9107      	str	r1, [sp, #28]
  40665e:	2700      	movs	r7, #0
  406660:	e40b      	b.n	405e7a <_vfiprintf_r+0x266>
  406662:	680e      	ldr	r6, [r1, #0]
  406664:	3104      	adds	r1, #4
  406666:	9107      	str	r1, [sp, #28]
  406668:	2700      	movs	r7, #0
  40666a:	e591      	b.n	406190 <_vfiprintf_r+0x57c>
  40666c:	9907      	ldr	r1, [sp, #28]
  40666e:	680e      	ldr	r6, [r1, #0]
  406670:	460a      	mov	r2, r1
  406672:	17f7      	asrs	r7, r6, #31
  406674:	3204      	adds	r2, #4
  406676:	9207      	str	r2, [sp, #28]
  406678:	4630      	mov	r0, r6
  40667a:	4639      	mov	r1, r7
  40667c:	e50f      	b.n	40609e <_vfiprintf_r+0x48a>
  40667e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  406682:	f000 fe7f 	bl	407384 <__retarget_lock_release_recursive>
  406686:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40668a:	e71a      	b.n	4064c2 <_vfiprintf_r+0x8ae>
  40668c:	9b02      	ldr	r3, [sp, #8]
  40668e:	9302      	str	r3, [sp, #8]
  406690:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  406694:	3630      	adds	r6, #48	; 0x30
  406696:	2301      	movs	r3, #1
  406698:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  40669c:	9305      	str	r3, [sp, #20]
  40669e:	e40b      	b.n	405eb8 <_vfiprintf_r+0x2a4>
  4066a0:	aa0f      	add	r2, sp, #60	; 0x3c
  4066a2:	9904      	ldr	r1, [sp, #16]
  4066a4:	9806      	ldr	r0, [sp, #24]
  4066a6:	f7ff fa75 	bl	405b94 <__sprint_r.part.0>
  4066aa:	2800      	cmp	r0, #0
  4066ac:	f47f af64 	bne.w	406578 <_vfiprintf_r+0x964>
  4066b0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4066b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4066b4:	1c48      	adds	r0, r1, #1
  4066b6:	46ca      	mov	sl, r9
  4066b8:	e651      	b.n	40635e <_vfiprintf_r+0x74a>
  4066ba:	aa0f      	add	r2, sp, #60	; 0x3c
  4066bc:	9904      	ldr	r1, [sp, #16]
  4066be:	9806      	ldr	r0, [sp, #24]
  4066c0:	f7ff fa68 	bl	405b94 <__sprint_r.part.0>
  4066c4:	2800      	cmp	r0, #0
  4066c6:	f47f af57 	bne.w	406578 <_vfiprintf_r+0x964>
  4066ca:	9910      	ldr	r1, [sp, #64]	; 0x40
  4066cc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4066ce:	1c48      	adds	r0, r1, #1
  4066d0:	46ca      	mov	sl, r9
  4066d2:	e448      	b.n	405f66 <_vfiprintf_r+0x352>
  4066d4:	2a00      	cmp	r2, #0
  4066d6:	f040 8091 	bne.w	4067fc <_vfiprintf_r+0xbe8>
  4066da:	2001      	movs	r0, #1
  4066dc:	4611      	mov	r1, r2
  4066de:	46ca      	mov	sl, r9
  4066e0:	e641      	b.n	406366 <_vfiprintf_r+0x752>
  4066e2:	aa0f      	add	r2, sp, #60	; 0x3c
  4066e4:	9904      	ldr	r1, [sp, #16]
  4066e6:	9806      	ldr	r0, [sp, #24]
  4066e8:	f7ff fa54 	bl	405b94 <__sprint_r.part.0>
  4066ec:	2800      	cmp	r0, #0
  4066ee:	f47f af43 	bne.w	406578 <_vfiprintf_r+0x964>
  4066f2:	9810      	ldr	r0, [sp, #64]	; 0x40
  4066f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4066f6:	3001      	adds	r0, #1
  4066f8:	46ca      	mov	sl, r9
  4066fa:	e667      	b.n	4063cc <_vfiprintf_r+0x7b8>
  4066fc:	46d3      	mov	fp, sl
  4066fe:	e6d6      	b.n	4064ae <_vfiprintf_r+0x89a>
  406700:	9e07      	ldr	r6, [sp, #28]
  406702:	3607      	adds	r6, #7
  406704:	f026 0207 	bic.w	r2, r6, #7
  406708:	f102 0108 	add.w	r1, r2, #8
  40670c:	e9d2 6700 	ldrd	r6, r7, [r2]
  406710:	9107      	str	r1, [sp, #28]
  406712:	2201      	movs	r2, #1
  406714:	f7ff bbb1 	b.w	405e7a <_vfiprintf_r+0x266>
  406718:	9e07      	ldr	r6, [sp, #28]
  40671a:	3607      	adds	r6, #7
  40671c:	f026 0607 	bic.w	r6, r6, #7
  406720:	e9d6 0100 	ldrd	r0, r1, [r6]
  406724:	f106 0208 	add.w	r2, r6, #8
  406728:	9207      	str	r2, [sp, #28]
  40672a:	4606      	mov	r6, r0
  40672c:	460f      	mov	r7, r1
  40672e:	e4b6      	b.n	40609e <_vfiprintf_r+0x48a>
  406730:	9e07      	ldr	r6, [sp, #28]
  406732:	3607      	adds	r6, #7
  406734:	f026 0207 	bic.w	r2, r6, #7
  406738:	f102 0108 	add.w	r1, r2, #8
  40673c:	e9d2 6700 	ldrd	r6, r7, [r2]
  406740:	9107      	str	r1, [sp, #28]
  406742:	2200      	movs	r2, #0
  406744:	f7ff bb99 	b.w	405e7a <_vfiprintf_r+0x266>
  406748:	9e07      	ldr	r6, [sp, #28]
  40674a:	3607      	adds	r6, #7
  40674c:	f026 0107 	bic.w	r1, r6, #7
  406750:	f101 0008 	add.w	r0, r1, #8
  406754:	9007      	str	r0, [sp, #28]
  406756:	e9d1 6700 	ldrd	r6, r7, [r1]
  40675a:	e519      	b.n	406190 <_vfiprintf_r+0x57c>
  40675c:	46cb      	mov	fp, r9
  40675e:	f7ff bbab 	b.w	405eb8 <_vfiprintf_r+0x2a4>
  406762:	252d      	movs	r5, #45	; 0x2d
  406764:	4276      	negs	r6, r6
  406766:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40676a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40676e:	2201      	movs	r2, #1
  406770:	f7ff bb88 	b.w	405e84 <_vfiprintf_r+0x270>
  406774:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406776:	b9b3      	cbnz	r3, 4067a6 <_vfiprintf_r+0xb92>
  406778:	4611      	mov	r1, r2
  40677a:	2001      	movs	r0, #1
  40677c:	46ca      	mov	sl, r9
  40677e:	e5f2      	b.n	406366 <_vfiprintf_r+0x752>
  406780:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  406784:	f000 fdfe 	bl	407384 <__retarget_lock_release_recursive>
  406788:	f04f 33ff 	mov.w	r3, #4294967295
  40678c:	9303      	str	r3, [sp, #12]
  40678e:	f7ff bb50 	b.w	405e32 <_vfiprintf_r+0x21e>
  406792:	aa0f      	add	r2, sp, #60	; 0x3c
  406794:	9904      	ldr	r1, [sp, #16]
  406796:	9806      	ldr	r0, [sp, #24]
  406798:	f7ff f9fc 	bl	405b94 <__sprint_r.part.0>
  40679c:	2800      	cmp	r0, #0
  40679e:	f47f aeeb 	bne.w	406578 <_vfiprintf_r+0x964>
  4067a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4067a4:	e6a9      	b.n	4064fa <_vfiprintf_r+0x8e6>
  4067a6:	ab0e      	add	r3, sp, #56	; 0x38
  4067a8:	2202      	movs	r2, #2
  4067aa:	931c      	str	r3, [sp, #112]	; 0x70
  4067ac:	921d      	str	r2, [sp, #116]	; 0x74
  4067ae:	2001      	movs	r0, #1
  4067b0:	46ca      	mov	sl, r9
  4067b2:	e5d0      	b.n	406356 <_vfiprintf_r+0x742>
  4067b4:	aa0f      	add	r2, sp, #60	; 0x3c
  4067b6:	9904      	ldr	r1, [sp, #16]
  4067b8:	9806      	ldr	r0, [sp, #24]
  4067ba:	f7ff f9eb 	bl	405b94 <__sprint_r.part.0>
  4067be:	2800      	cmp	r0, #0
  4067c0:	f47f aeda 	bne.w	406578 <_vfiprintf_r+0x964>
  4067c4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4067c6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4067c8:	1c48      	adds	r0, r1, #1
  4067ca:	46ca      	mov	sl, r9
  4067cc:	e5a4      	b.n	406318 <_vfiprintf_r+0x704>
  4067ce:	9a07      	ldr	r2, [sp, #28]
  4067d0:	9903      	ldr	r1, [sp, #12]
  4067d2:	6813      	ldr	r3, [r2, #0]
  4067d4:	17cd      	asrs	r5, r1, #31
  4067d6:	4608      	mov	r0, r1
  4067d8:	3204      	adds	r2, #4
  4067da:	4629      	mov	r1, r5
  4067dc:	9207      	str	r2, [sp, #28]
  4067de:	e9c3 0100 	strd	r0, r1, [r3]
  4067e2:	f7ff ba54 	b.w	405c8e <_vfiprintf_r+0x7a>
  4067e6:	4658      	mov	r0, fp
  4067e8:	9607      	str	r6, [sp, #28]
  4067ea:	9302      	str	r3, [sp, #8]
  4067ec:	f001 fbe8 	bl	407fc0 <strlen>
  4067f0:	2400      	movs	r4, #0
  4067f2:	9005      	str	r0, [sp, #20]
  4067f4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4067f8:	f7ff bb5e 	b.w	405eb8 <_vfiprintf_r+0x2a4>
  4067fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4067fe:	9904      	ldr	r1, [sp, #16]
  406800:	9806      	ldr	r0, [sp, #24]
  406802:	f7ff f9c7 	bl	405b94 <__sprint_r.part.0>
  406806:	2800      	cmp	r0, #0
  406808:	f47f aeb6 	bne.w	406578 <_vfiprintf_r+0x964>
  40680c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40680e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406810:	1c48      	adds	r0, r1, #1
  406812:	46ca      	mov	sl, r9
  406814:	e5a7      	b.n	406366 <_vfiprintf_r+0x752>
  406816:	9910      	ldr	r1, [sp, #64]	; 0x40
  406818:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40681a:	4e20      	ldr	r6, [pc, #128]	; (40689c <_vfiprintf_r+0xc88>)
  40681c:	3101      	adds	r1, #1
  40681e:	f7ff bb90 	b.w	405f42 <_vfiprintf_r+0x32e>
  406822:	2c06      	cmp	r4, #6
  406824:	bf28      	it	cs
  406826:	2406      	movcs	r4, #6
  406828:	9405      	str	r4, [sp, #20]
  40682a:	9607      	str	r6, [sp, #28]
  40682c:	9401      	str	r4, [sp, #4]
  40682e:	f8df b070 	ldr.w	fp, [pc, #112]	; 4068a0 <_vfiprintf_r+0xc8c>
  406832:	e4d5      	b.n	4061e0 <_vfiprintf_r+0x5cc>
  406834:	9810      	ldr	r0, [sp, #64]	; 0x40
  406836:	4e19      	ldr	r6, [pc, #100]	; (40689c <_vfiprintf_r+0xc88>)
  406838:	3001      	adds	r0, #1
  40683a:	e603      	b.n	406444 <_vfiprintf_r+0x830>
  40683c:	9405      	str	r4, [sp, #20]
  40683e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406842:	9607      	str	r6, [sp, #28]
  406844:	9302      	str	r3, [sp, #8]
  406846:	4604      	mov	r4, r0
  406848:	f7ff bb36 	b.w	405eb8 <_vfiprintf_r+0x2a4>
  40684c:	4686      	mov	lr, r0
  40684e:	f7ff bbce 	b.w	405fee <_vfiprintf_r+0x3da>
  406852:	9806      	ldr	r0, [sp, #24]
  406854:	aa0f      	add	r2, sp, #60	; 0x3c
  406856:	4659      	mov	r1, fp
  406858:	f7ff f99c 	bl	405b94 <__sprint_r.part.0>
  40685c:	2800      	cmp	r0, #0
  40685e:	f43f ae24 	beq.w	4064aa <_vfiprintf_r+0x896>
  406862:	e624      	b.n	4064ae <_vfiprintf_r+0x89a>
  406864:	9907      	ldr	r1, [sp, #28]
  406866:	f898 2001 	ldrb.w	r2, [r8, #1]
  40686a:	680c      	ldr	r4, [r1, #0]
  40686c:	3104      	adds	r1, #4
  40686e:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  406872:	46b8      	mov	r8, r7
  406874:	9107      	str	r1, [sp, #28]
  406876:	f7ff ba3f 	b.w	405cf8 <_vfiprintf_r+0xe4>
  40687a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40687e:	e43c      	b.n	4060fa <_vfiprintf_r+0x4e6>
  406880:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406884:	e521      	b.n	4062ca <_vfiprintf_r+0x6b6>
  406886:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40688a:	f7ff bbf4 	b.w	406076 <_vfiprintf_r+0x462>
  40688e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406892:	e491      	b.n	4061b8 <_vfiprintf_r+0x5a4>
  406894:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406898:	e469      	b.n	40616e <_vfiprintf_r+0x55a>
  40689a:	bf00      	nop
  40689c:	004087a0 	.word	0x004087a0
  4068a0:	00408798 	.word	0x00408798

004068a4 <__sbprintf>:
  4068a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4068a8:	460c      	mov	r4, r1
  4068aa:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4068ae:	8989      	ldrh	r1, [r1, #12]
  4068b0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4068b2:	89e5      	ldrh	r5, [r4, #14]
  4068b4:	9619      	str	r6, [sp, #100]	; 0x64
  4068b6:	f021 0102 	bic.w	r1, r1, #2
  4068ba:	4606      	mov	r6, r0
  4068bc:	69e0      	ldr	r0, [r4, #28]
  4068be:	f8ad 100c 	strh.w	r1, [sp, #12]
  4068c2:	4617      	mov	r7, r2
  4068c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4068c8:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4068ca:	f8ad 500e 	strh.w	r5, [sp, #14]
  4068ce:	4698      	mov	r8, r3
  4068d0:	ad1a      	add	r5, sp, #104	; 0x68
  4068d2:	2300      	movs	r3, #0
  4068d4:	9007      	str	r0, [sp, #28]
  4068d6:	a816      	add	r0, sp, #88	; 0x58
  4068d8:	9209      	str	r2, [sp, #36]	; 0x24
  4068da:	9306      	str	r3, [sp, #24]
  4068dc:	9500      	str	r5, [sp, #0]
  4068de:	9504      	str	r5, [sp, #16]
  4068e0:	9102      	str	r1, [sp, #8]
  4068e2:	9105      	str	r1, [sp, #20]
  4068e4:	f000 fd48 	bl	407378 <__retarget_lock_init_recursive>
  4068e8:	4643      	mov	r3, r8
  4068ea:	463a      	mov	r2, r7
  4068ec:	4669      	mov	r1, sp
  4068ee:	4630      	mov	r0, r6
  4068f0:	f7ff f990 	bl	405c14 <_vfiprintf_r>
  4068f4:	1e05      	subs	r5, r0, #0
  4068f6:	db07      	blt.n	406908 <__sbprintf+0x64>
  4068f8:	4630      	mov	r0, r6
  4068fa:	4669      	mov	r1, sp
  4068fc:	f000 f928 	bl	406b50 <_fflush_r>
  406900:	2800      	cmp	r0, #0
  406902:	bf18      	it	ne
  406904:	f04f 35ff 	movne.w	r5, #4294967295
  406908:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40690c:	065b      	lsls	r3, r3, #25
  40690e:	d503      	bpl.n	406918 <__sbprintf+0x74>
  406910:	89a3      	ldrh	r3, [r4, #12]
  406912:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406916:	81a3      	strh	r3, [r4, #12]
  406918:	9816      	ldr	r0, [sp, #88]	; 0x58
  40691a:	f000 fd2f 	bl	40737c <__retarget_lock_close_recursive>
  40691e:	4628      	mov	r0, r5
  406920:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  406924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406928 <__swsetup_r>:
  406928:	b538      	push	{r3, r4, r5, lr}
  40692a:	4b30      	ldr	r3, [pc, #192]	; (4069ec <__swsetup_r+0xc4>)
  40692c:	681b      	ldr	r3, [r3, #0]
  40692e:	4605      	mov	r5, r0
  406930:	460c      	mov	r4, r1
  406932:	b113      	cbz	r3, 40693a <__swsetup_r+0x12>
  406934:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  406936:	2a00      	cmp	r2, #0
  406938:	d038      	beq.n	4069ac <__swsetup_r+0x84>
  40693a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40693e:	b293      	uxth	r3, r2
  406940:	0718      	lsls	r0, r3, #28
  406942:	d50c      	bpl.n	40695e <__swsetup_r+0x36>
  406944:	6920      	ldr	r0, [r4, #16]
  406946:	b1a8      	cbz	r0, 406974 <__swsetup_r+0x4c>
  406948:	f013 0201 	ands.w	r2, r3, #1
  40694c:	d01e      	beq.n	40698c <__swsetup_r+0x64>
  40694e:	6963      	ldr	r3, [r4, #20]
  406950:	2200      	movs	r2, #0
  406952:	425b      	negs	r3, r3
  406954:	61a3      	str	r3, [r4, #24]
  406956:	60a2      	str	r2, [r4, #8]
  406958:	b1f0      	cbz	r0, 406998 <__swsetup_r+0x70>
  40695a:	2000      	movs	r0, #0
  40695c:	bd38      	pop	{r3, r4, r5, pc}
  40695e:	06d9      	lsls	r1, r3, #27
  406960:	d53c      	bpl.n	4069dc <__swsetup_r+0xb4>
  406962:	0758      	lsls	r0, r3, #29
  406964:	d426      	bmi.n	4069b4 <__swsetup_r+0x8c>
  406966:	6920      	ldr	r0, [r4, #16]
  406968:	f042 0308 	orr.w	r3, r2, #8
  40696c:	81a3      	strh	r3, [r4, #12]
  40696e:	b29b      	uxth	r3, r3
  406970:	2800      	cmp	r0, #0
  406972:	d1e9      	bne.n	406948 <__swsetup_r+0x20>
  406974:	f403 7220 	and.w	r2, r3, #640	; 0x280
  406978:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40697c:	d0e4      	beq.n	406948 <__swsetup_r+0x20>
  40697e:	4628      	mov	r0, r5
  406980:	4621      	mov	r1, r4
  406982:	f000 fd2f 	bl	4073e4 <__smakebuf_r>
  406986:	89a3      	ldrh	r3, [r4, #12]
  406988:	6920      	ldr	r0, [r4, #16]
  40698a:	e7dd      	b.n	406948 <__swsetup_r+0x20>
  40698c:	0799      	lsls	r1, r3, #30
  40698e:	bf58      	it	pl
  406990:	6962      	ldrpl	r2, [r4, #20]
  406992:	60a2      	str	r2, [r4, #8]
  406994:	2800      	cmp	r0, #0
  406996:	d1e0      	bne.n	40695a <__swsetup_r+0x32>
  406998:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40699c:	061a      	lsls	r2, r3, #24
  40699e:	d5dd      	bpl.n	40695c <__swsetup_r+0x34>
  4069a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4069a4:	81a3      	strh	r3, [r4, #12]
  4069a6:	f04f 30ff 	mov.w	r0, #4294967295
  4069aa:	bd38      	pop	{r3, r4, r5, pc}
  4069ac:	4618      	mov	r0, r3
  4069ae:	f000 f927 	bl	406c00 <__sinit>
  4069b2:	e7c2      	b.n	40693a <__swsetup_r+0x12>
  4069b4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4069b6:	b151      	cbz	r1, 4069ce <__swsetup_r+0xa6>
  4069b8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4069bc:	4299      	cmp	r1, r3
  4069be:	d004      	beq.n	4069ca <__swsetup_r+0xa2>
  4069c0:	4628      	mov	r0, r5
  4069c2:	f000 fa43 	bl	406e4c <_free_r>
  4069c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4069ca:	2300      	movs	r3, #0
  4069cc:	6323      	str	r3, [r4, #48]	; 0x30
  4069ce:	2300      	movs	r3, #0
  4069d0:	6920      	ldr	r0, [r4, #16]
  4069d2:	6063      	str	r3, [r4, #4]
  4069d4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4069d8:	6020      	str	r0, [r4, #0]
  4069da:	e7c5      	b.n	406968 <__swsetup_r+0x40>
  4069dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4069e0:	2309      	movs	r3, #9
  4069e2:	602b      	str	r3, [r5, #0]
  4069e4:	f04f 30ff 	mov.w	r0, #4294967295
  4069e8:	81a2      	strh	r2, [r4, #12]
  4069ea:	bd38      	pop	{r3, r4, r5, pc}
  4069ec:	200000a8 	.word	0x200000a8

004069f0 <register_fini>:
  4069f0:	4b02      	ldr	r3, [pc, #8]	; (4069fc <register_fini+0xc>)
  4069f2:	b113      	cbz	r3, 4069fa <register_fini+0xa>
  4069f4:	4802      	ldr	r0, [pc, #8]	; (406a00 <register_fini+0x10>)
  4069f6:	f000 b805 	b.w	406a04 <atexit>
  4069fa:	4770      	bx	lr
  4069fc:	00000000 	.word	0x00000000
  406a00:	00406c71 	.word	0x00406c71

00406a04 <atexit>:
  406a04:	2300      	movs	r3, #0
  406a06:	4601      	mov	r1, r0
  406a08:	461a      	mov	r2, r3
  406a0a:	4618      	mov	r0, r3
  406a0c:	f001 bbec 	b.w	4081e8 <__register_exitproc>

00406a10 <__sflush_r>:
  406a10:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406a14:	b29a      	uxth	r2, r3
  406a16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406a1a:	460d      	mov	r5, r1
  406a1c:	0711      	lsls	r1, r2, #28
  406a1e:	4680      	mov	r8, r0
  406a20:	d43a      	bmi.n	406a98 <__sflush_r+0x88>
  406a22:	686a      	ldr	r2, [r5, #4]
  406a24:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406a28:	2a00      	cmp	r2, #0
  406a2a:	81ab      	strh	r3, [r5, #12]
  406a2c:	dd6f      	ble.n	406b0e <__sflush_r+0xfe>
  406a2e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406a30:	2c00      	cmp	r4, #0
  406a32:	d049      	beq.n	406ac8 <__sflush_r+0xb8>
  406a34:	2200      	movs	r2, #0
  406a36:	b29b      	uxth	r3, r3
  406a38:	f8d8 6000 	ldr.w	r6, [r8]
  406a3c:	f8c8 2000 	str.w	r2, [r8]
  406a40:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  406a44:	d067      	beq.n	406b16 <__sflush_r+0x106>
  406a46:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  406a48:	075f      	lsls	r7, r3, #29
  406a4a:	d505      	bpl.n	406a58 <__sflush_r+0x48>
  406a4c:	6869      	ldr	r1, [r5, #4]
  406a4e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  406a50:	1a52      	subs	r2, r2, r1
  406a52:	b10b      	cbz	r3, 406a58 <__sflush_r+0x48>
  406a54:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  406a56:	1ad2      	subs	r2, r2, r3
  406a58:	2300      	movs	r3, #0
  406a5a:	69e9      	ldr	r1, [r5, #28]
  406a5c:	4640      	mov	r0, r8
  406a5e:	47a0      	blx	r4
  406a60:	1c44      	adds	r4, r0, #1
  406a62:	d03c      	beq.n	406ade <__sflush_r+0xce>
  406a64:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  406a68:	692a      	ldr	r2, [r5, #16]
  406a6a:	602a      	str	r2, [r5, #0]
  406a6c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  406a70:	2200      	movs	r2, #0
  406a72:	81ab      	strh	r3, [r5, #12]
  406a74:	04db      	lsls	r3, r3, #19
  406a76:	606a      	str	r2, [r5, #4]
  406a78:	d447      	bmi.n	406b0a <__sflush_r+0xfa>
  406a7a:	6b29      	ldr	r1, [r5, #48]	; 0x30
  406a7c:	f8c8 6000 	str.w	r6, [r8]
  406a80:	b311      	cbz	r1, 406ac8 <__sflush_r+0xb8>
  406a82:	f105 0340 	add.w	r3, r5, #64	; 0x40
  406a86:	4299      	cmp	r1, r3
  406a88:	d002      	beq.n	406a90 <__sflush_r+0x80>
  406a8a:	4640      	mov	r0, r8
  406a8c:	f000 f9de 	bl	406e4c <_free_r>
  406a90:	2000      	movs	r0, #0
  406a92:	6328      	str	r0, [r5, #48]	; 0x30
  406a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406a98:	692e      	ldr	r6, [r5, #16]
  406a9a:	b1ae      	cbz	r6, 406ac8 <__sflush_r+0xb8>
  406a9c:	682c      	ldr	r4, [r5, #0]
  406a9e:	602e      	str	r6, [r5, #0]
  406aa0:	0791      	lsls	r1, r2, #30
  406aa2:	bf0c      	ite	eq
  406aa4:	696b      	ldreq	r3, [r5, #20]
  406aa6:	2300      	movne	r3, #0
  406aa8:	1ba4      	subs	r4, r4, r6
  406aaa:	60ab      	str	r3, [r5, #8]
  406aac:	e00a      	b.n	406ac4 <__sflush_r+0xb4>
  406aae:	4623      	mov	r3, r4
  406ab0:	4632      	mov	r2, r6
  406ab2:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406ab4:	69e9      	ldr	r1, [r5, #28]
  406ab6:	4640      	mov	r0, r8
  406ab8:	47b8      	blx	r7
  406aba:	2800      	cmp	r0, #0
  406abc:	eba4 0400 	sub.w	r4, r4, r0
  406ac0:	4406      	add	r6, r0
  406ac2:	dd04      	ble.n	406ace <__sflush_r+0xbe>
  406ac4:	2c00      	cmp	r4, #0
  406ac6:	dcf2      	bgt.n	406aae <__sflush_r+0x9e>
  406ac8:	2000      	movs	r0, #0
  406aca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ace:	89ab      	ldrh	r3, [r5, #12]
  406ad0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406ad4:	81ab      	strh	r3, [r5, #12]
  406ad6:	f04f 30ff 	mov.w	r0, #4294967295
  406ada:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ade:	f8d8 4000 	ldr.w	r4, [r8]
  406ae2:	2c1d      	cmp	r4, #29
  406ae4:	d8f3      	bhi.n	406ace <__sflush_r+0xbe>
  406ae6:	4b19      	ldr	r3, [pc, #100]	; (406b4c <__sflush_r+0x13c>)
  406ae8:	40e3      	lsrs	r3, r4
  406aea:	43db      	mvns	r3, r3
  406aec:	f013 0301 	ands.w	r3, r3, #1
  406af0:	d1ed      	bne.n	406ace <__sflush_r+0xbe>
  406af2:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  406af6:	606b      	str	r3, [r5, #4]
  406af8:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  406afc:	6929      	ldr	r1, [r5, #16]
  406afe:	81ab      	strh	r3, [r5, #12]
  406b00:	04da      	lsls	r2, r3, #19
  406b02:	6029      	str	r1, [r5, #0]
  406b04:	d5b9      	bpl.n	406a7a <__sflush_r+0x6a>
  406b06:	2c00      	cmp	r4, #0
  406b08:	d1b7      	bne.n	406a7a <__sflush_r+0x6a>
  406b0a:	6528      	str	r0, [r5, #80]	; 0x50
  406b0c:	e7b5      	b.n	406a7a <__sflush_r+0x6a>
  406b0e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406b10:	2a00      	cmp	r2, #0
  406b12:	dc8c      	bgt.n	406a2e <__sflush_r+0x1e>
  406b14:	e7d8      	b.n	406ac8 <__sflush_r+0xb8>
  406b16:	2301      	movs	r3, #1
  406b18:	69e9      	ldr	r1, [r5, #28]
  406b1a:	4640      	mov	r0, r8
  406b1c:	47a0      	blx	r4
  406b1e:	1c43      	adds	r3, r0, #1
  406b20:	4602      	mov	r2, r0
  406b22:	d002      	beq.n	406b2a <__sflush_r+0x11a>
  406b24:	89ab      	ldrh	r3, [r5, #12]
  406b26:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406b28:	e78e      	b.n	406a48 <__sflush_r+0x38>
  406b2a:	f8d8 3000 	ldr.w	r3, [r8]
  406b2e:	2b00      	cmp	r3, #0
  406b30:	d0f8      	beq.n	406b24 <__sflush_r+0x114>
  406b32:	2b1d      	cmp	r3, #29
  406b34:	d001      	beq.n	406b3a <__sflush_r+0x12a>
  406b36:	2b16      	cmp	r3, #22
  406b38:	d102      	bne.n	406b40 <__sflush_r+0x130>
  406b3a:	f8c8 6000 	str.w	r6, [r8]
  406b3e:	e7c3      	b.n	406ac8 <__sflush_r+0xb8>
  406b40:	89ab      	ldrh	r3, [r5, #12]
  406b42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406b46:	81ab      	strh	r3, [r5, #12]
  406b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406b4c:	20400001 	.word	0x20400001

00406b50 <_fflush_r>:
  406b50:	b538      	push	{r3, r4, r5, lr}
  406b52:	460d      	mov	r5, r1
  406b54:	4604      	mov	r4, r0
  406b56:	b108      	cbz	r0, 406b5c <_fflush_r+0xc>
  406b58:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406b5a:	b1bb      	cbz	r3, 406b8c <_fflush_r+0x3c>
  406b5c:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  406b60:	b188      	cbz	r0, 406b86 <_fflush_r+0x36>
  406b62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  406b64:	07db      	lsls	r3, r3, #31
  406b66:	d401      	bmi.n	406b6c <_fflush_r+0x1c>
  406b68:	0581      	lsls	r1, r0, #22
  406b6a:	d517      	bpl.n	406b9c <_fflush_r+0x4c>
  406b6c:	4620      	mov	r0, r4
  406b6e:	4629      	mov	r1, r5
  406b70:	f7ff ff4e 	bl	406a10 <__sflush_r>
  406b74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  406b76:	07da      	lsls	r2, r3, #31
  406b78:	4604      	mov	r4, r0
  406b7a:	d402      	bmi.n	406b82 <_fflush_r+0x32>
  406b7c:	89ab      	ldrh	r3, [r5, #12]
  406b7e:	059b      	lsls	r3, r3, #22
  406b80:	d507      	bpl.n	406b92 <_fflush_r+0x42>
  406b82:	4620      	mov	r0, r4
  406b84:	bd38      	pop	{r3, r4, r5, pc}
  406b86:	4604      	mov	r4, r0
  406b88:	4620      	mov	r0, r4
  406b8a:	bd38      	pop	{r3, r4, r5, pc}
  406b8c:	f000 f838 	bl	406c00 <__sinit>
  406b90:	e7e4      	b.n	406b5c <_fflush_r+0xc>
  406b92:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406b94:	f000 fbf6 	bl	407384 <__retarget_lock_release_recursive>
  406b98:	4620      	mov	r0, r4
  406b9a:	bd38      	pop	{r3, r4, r5, pc}
  406b9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406b9e:	f000 fbef 	bl	407380 <__retarget_lock_acquire_recursive>
  406ba2:	e7e3      	b.n	406b6c <_fflush_r+0x1c>

00406ba4 <_cleanup_r>:
  406ba4:	4901      	ldr	r1, [pc, #4]	; (406bac <_cleanup_r+0x8>)
  406ba6:	f000 bbaf 	b.w	407308 <_fwalk_reent>
  406baa:	bf00      	nop
  406bac:	004082d1 	.word	0x004082d1

00406bb0 <std.isra.0>:
  406bb0:	b510      	push	{r4, lr}
  406bb2:	2300      	movs	r3, #0
  406bb4:	4604      	mov	r4, r0
  406bb6:	8181      	strh	r1, [r0, #12]
  406bb8:	81c2      	strh	r2, [r0, #14]
  406bba:	6003      	str	r3, [r0, #0]
  406bbc:	6043      	str	r3, [r0, #4]
  406bbe:	6083      	str	r3, [r0, #8]
  406bc0:	6643      	str	r3, [r0, #100]	; 0x64
  406bc2:	6103      	str	r3, [r0, #16]
  406bc4:	6143      	str	r3, [r0, #20]
  406bc6:	6183      	str	r3, [r0, #24]
  406bc8:	4619      	mov	r1, r3
  406bca:	2208      	movs	r2, #8
  406bcc:	305c      	adds	r0, #92	; 0x5c
  406bce:	f7fe fec3 	bl	405958 <memset>
  406bd2:	4807      	ldr	r0, [pc, #28]	; (406bf0 <std.isra.0+0x40>)
  406bd4:	4907      	ldr	r1, [pc, #28]	; (406bf4 <std.isra.0+0x44>)
  406bd6:	4a08      	ldr	r2, [pc, #32]	; (406bf8 <std.isra.0+0x48>)
  406bd8:	4b08      	ldr	r3, [pc, #32]	; (406bfc <std.isra.0+0x4c>)
  406bda:	6220      	str	r0, [r4, #32]
  406bdc:	61e4      	str	r4, [r4, #28]
  406bde:	6261      	str	r1, [r4, #36]	; 0x24
  406be0:	62a2      	str	r2, [r4, #40]	; 0x28
  406be2:	62e3      	str	r3, [r4, #44]	; 0x2c
  406be4:	f104 0058 	add.w	r0, r4, #88	; 0x58
  406be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406bec:	f000 bbc4 	b.w	407378 <__retarget_lock_init_recursive>
  406bf0:	00407f11 	.word	0x00407f11
  406bf4:	00407f35 	.word	0x00407f35
  406bf8:	00407f71 	.word	0x00407f71
  406bfc:	00407f91 	.word	0x00407f91

00406c00 <__sinit>:
  406c00:	b510      	push	{r4, lr}
  406c02:	4604      	mov	r4, r0
  406c04:	4812      	ldr	r0, [pc, #72]	; (406c50 <__sinit+0x50>)
  406c06:	f000 fbbb 	bl	407380 <__retarget_lock_acquire_recursive>
  406c0a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406c0c:	b9d2      	cbnz	r2, 406c44 <__sinit+0x44>
  406c0e:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  406c12:	4810      	ldr	r0, [pc, #64]	; (406c54 <__sinit+0x54>)
  406c14:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  406c18:	2103      	movs	r1, #3
  406c1a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  406c1e:	63e0      	str	r0, [r4, #60]	; 0x3c
  406c20:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406c24:	6860      	ldr	r0, [r4, #4]
  406c26:	2104      	movs	r1, #4
  406c28:	f7ff ffc2 	bl	406bb0 <std.isra.0>
  406c2c:	2201      	movs	r2, #1
  406c2e:	2109      	movs	r1, #9
  406c30:	68a0      	ldr	r0, [r4, #8]
  406c32:	f7ff ffbd 	bl	406bb0 <std.isra.0>
  406c36:	2202      	movs	r2, #2
  406c38:	2112      	movs	r1, #18
  406c3a:	68e0      	ldr	r0, [r4, #12]
  406c3c:	f7ff ffb8 	bl	406bb0 <std.isra.0>
  406c40:	2301      	movs	r3, #1
  406c42:	63a3      	str	r3, [r4, #56]	; 0x38
  406c44:	4802      	ldr	r0, [pc, #8]	; (406c50 <__sinit+0x50>)
  406c46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406c4a:	f000 bb9b 	b.w	407384 <__retarget_lock_release_recursive>
  406c4e:	bf00      	nop
  406c50:	20000e58 	.word	0x20000e58
  406c54:	00406ba5 	.word	0x00406ba5

00406c58 <__sfp_lock_acquire>:
  406c58:	4801      	ldr	r0, [pc, #4]	; (406c60 <__sfp_lock_acquire+0x8>)
  406c5a:	f000 bb91 	b.w	407380 <__retarget_lock_acquire_recursive>
  406c5e:	bf00      	nop
  406c60:	20000e6c 	.word	0x20000e6c

00406c64 <__sfp_lock_release>:
  406c64:	4801      	ldr	r0, [pc, #4]	; (406c6c <__sfp_lock_release+0x8>)
  406c66:	f000 bb8d 	b.w	407384 <__retarget_lock_release_recursive>
  406c6a:	bf00      	nop
  406c6c:	20000e6c 	.word	0x20000e6c

00406c70 <__libc_fini_array>:
  406c70:	b538      	push	{r3, r4, r5, lr}
  406c72:	4c0a      	ldr	r4, [pc, #40]	; (406c9c <__libc_fini_array+0x2c>)
  406c74:	4d0a      	ldr	r5, [pc, #40]	; (406ca0 <__libc_fini_array+0x30>)
  406c76:	1b64      	subs	r4, r4, r5
  406c78:	10a4      	asrs	r4, r4, #2
  406c7a:	d00a      	beq.n	406c92 <__libc_fini_array+0x22>
  406c7c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406c80:	3b01      	subs	r3, #1
  406c82:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406c86:	3c01      	subs	r4, #1
  406c88:	f855 3904 	ldr.w	r3, [r5], #-4
  406c8c:	4798      	blx	r3
  406c8e:	2c00      	cmp	r4, #0
  406c90:	d1f9      	bne.n	406c86 <__libc_fini_array+0x16>
  406c92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406c96:	f001 be27 	b.w	4088e8 <_fini>
  406c9a:	bf00      	nop
  406c9c:	004088f8 	.word	0x004088f8
  406ca0:	004088f4 	.word	0x004088f4

00406ca4 <__fputwc>:
  406ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406ca8:	b082      	sub	sp, #8
  406caa:	4680      	mov	r8, r0
  406cac:	4689      	mov	r9, r1
  406cae:	4614      	mov	r4, r2
  406cb0:	f000 fb54 	bl	40735c <__locale_mb_cur_max>
  406cb4:	2801      	cmp	r0, #1
  406cb6:	d036      	beq.n	406d26 <__fputwc+0x82>
  406cb8:	464a      	mov	r2, r9
  406cba:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406cbe:	a901      	add	r1, sp, #4
  406cc0:	4640      	mov	r0, r8
  406cc2:	f001 fa43 	bl	40814c <_wcrtomb_r>
  406cc6:	1c42      	adds	r2, r0, #1
  406cc8:	4606      	mov	r6, r0
  406cca:	d025      	beq.n	406d18 <__fputwc+0x74>
  406ccc:	b3a8      	cbz	r0, 406d3a <__fputwc+0x96>
  406cce:	f89d e004 	ldrb.w	lr, [sp, #4]
  406cd2:	2500      	movs	r5, #0
  406cd4:	f10d 0a04 	add.w	sl, sp, #4
  406cd8:	e009      	b.n	406cee <__fputwc+0x4a>
  406cda:	6823      	ldr	r3, [r4, #0]
  406cdc:	1c5a      	adds	r2, r3, #1
  406cde:	6022      	str	r2, [r4, #0]
  406ce0:	f883 e000 	strb.w	lr, [r3]
  406ce4:	3501      	adds	r5, #1
  406ce6:	42b5      	cmp	r5, r6
  406ce8:	d227      	bcs.n	406d3a <__fputwc+0x96>
  406cea:	f815 e00a 	ldrb.w	lr, [r5, sl]
  406cee:	68a3      	ldr	r3, [r4, #8]
  406cf0:	3b01      	subs	r3, #1
  406cf2:	2b00      	cmp	r3, #0
  406cf4:	60a3      	str	r3, [r4, #8]
  406cf6:	daf0      	bge.n	406cda <__fputwc+0x36>
  406cf8:	69a7      	ldr	r7, [r4, #24]
  406cfa:	42bb      	cmp	r3, r7
  406cfc:	4671      	mov	r1, lr
  406cfe:	4622      	mov	r2, r4
  406d00:	4640      	mov	r0, r8
  406d02:	db02      	blt.n	406d0a <__fputwc+0x66>
  406d04:	f1be 0f0a 	cmp.w	lr, #10
  406d08:	d1e7      	bne.n	406cda <__fputwc+0x36>
  406d0a:	f001 f9c7 	bl	40809c <__swbuf_r>
  406d0e:	1c43      	adds	r3, r0, #1
  406d10:	d1e8      	bne.n	406ce4 <__fputwc+0x40>
  406d12:	b002      	add	sp, #8
  406d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406d18:	89a3      	ldrh	r3, [r4, #12]
  406d1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406d1e:	81a3      	strh	r3, [r4, #12]
  406d20:	b002      	add	sp, #8
  406d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406d26:	f109 33ff 	add.w	r3, r9, #4294967295
  406d2a:	2bfe      	cmp	r3, #254	; 0xfe
  406d2c:	d8c4      	bhi.n	406cb8 <__fputwc+0x14>
  406d2e:	fa5f fe89 	uxtb.w	lr, r9
  406d32:	4606      	mov	r6, r0
  406d34:	f88d e004 	strb.w	lr, [sp, #4]
  406d38:	e7cb      	b.n	406cd2 <__fputwc+0x2e>
  406d3a:	4648      	mov	r0, r9
  406d3c:	b002      	add	sp, #8
  406d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406d42:	bf00      	nop

00406d44 <_fputwc_r>:
  406d44:	b530      	push	{r4, r5, lr}
  406d46:	6e53      	ldr	r3, [r2, #100]	; 0x64
  406d48:	f013 0f01 	tst.w	r3, #1
  406d4c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  406d50:	4614      	mov	r4, r2
  406d52:	b083      	sub	sp, #12
  406d54:	4605      	mov	r5, r0
  406d56:	b29a      	uxth	r2, r3
  406d58:	d101      	bne.n	406d5e <_fputwc_r+0x1a>
  406d5a:	0590      	lsls	r0, r2, #22
  406d5c:	d51c      	bpl.n	406d98 <_fputwc_r+0x54>
  406d5e:	0490      	lsls	r0, r2, #18
  406d60:	d406      	bmi.n	406d70 <_fputwc_r+0x2c>
  406d62:	6e62      	ldr	r2, [r4, #100]	; 0x64
  406d64:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  406d68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406d6c:	81a3      	strh	r3, [r4, #12]
  406d6e:	6662      	str	r2, [r4, #100]	; 0x64
  406d70:	4628      	mov	r0, r5
  406d72:	4622      	mov	r2, r4
  406d74:	f7ff ff96 	bl	406ca4 <__fputwc>
  406d78:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406d7a:	07da      	lsls	r2, r3, #31
  406d7c:	4605      	mov	r5, r0
  406d7e:	d402      	bmi.n	406d86 <_fputwc_r+0x42>
  406d80:	89a3      	ldrh	r3, [r4, #12]
  406d82:	059b      	lsls	r3, r3, #22
  406d84:	d502      	bpl.n	406d8c <_fputwc_r+0x48>
  406d86:	4628      	mov	r0, r5
  406d88:	b003      	add	sp, #12
  406d8a:	bd30      	pop	{r4, r5, pc}
  406d8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406d8e:	f000 faf9 	bl	407384 <__retarget_lock_release_recursive>
  406d92:	4628      	mov	r0, r5
  406d94:	b003      	add	sp, #12
  406d96:	bd30      	pop	{r4, r5, pc}
  406d98:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406d9a:	9101      	str	r1, [sp, #4]
  406d9c:	f000 faf0 	bl	407380 <__retarget_lock_acquire_recursive>
  406da0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406da4:	9901      	ldr	r1, [sp, #4]
  406da6:	b29a      	uxth	r2, r3
  406da8:	e7d9      	b.n	406d5e <_fputwc_r+0x1a>
  406daa:	bf00      	nop

00406dac <_malloc_trim_r>:
  406dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406dae:	4f24      	ldr	r7, [pc, #144]	; (406e40 <_malloc_trim_r+0x94>)
  406db0:	460c      	mov	r4, r1
  406db2:	4606      	mov	r6, r0
  406db4:	f000 fee8 	bl	407b88 <__malloc_lock>
  406db8:	68bb      	ldr	r3, [r7, #8]
  406dba:	685d      	ldr	r5, [r3, #4]
  406dbc:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406dc0:	310f      	adds	r1, #15
  406dc2:	f025 0503 	bic.w	r5, r5, #3
  406dc6:	4429      	add	r1, r5
  406dc8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406dcc:	f021 010f 	bic.w	r1, r1, #15
  406dd0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406dd4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406dd8:	db07      	blt.n	406dea <_malloc_trim_r+0x3e>
  406dda:	2100      	movs	r1, #0
  406ddc:	4630      	mov	r0, r6
  406dde:	f001 f885 	bl	407eec <_sbrk_r>
  406de2:	68bb      	ldr	r3, [r7, #8]
  406de4:	442b      	add	r3, r5
  406de6:	4298      	cmp	r0, r3
  406de8:	d004      	beq.n	406df4 <_malloc_trim_r+0x48>
  406dea:	4630      	mov	r0, r6
  406dec:	f000 fed2 	bl	407b94 <__malloc_unlock>
  406df0:	2000      	movs	r0, #0
  406df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406df4:	4261      	negs	r1, r4
  406df6:	4630      	mov	r0, r6
  406df8:	f001 f878 	bl	407eec <_sbrk_r>
  406dfc:	3001      	adds	r0, #1
  406dfe:	d00d      	beq.n	406e1c <_malloc_trim_r+0x70>
  406e00:	4b10      	ldr	r3, [pc, #64]	; (406e44 <_malloc_trim_r+0x98>)
  406e02:	68ba      	ldr	r2, [r7, #8]
  406e04:	6819      	ldr	r1, [r3, #0]
  406e06:	1b2d      	subs	r5, r5, r4
  406e08:	f045 0501 	orr.w	r5, r5, #1
  406e0c:	4630      	mov	r0, r6
  406e0e:	1b09      	subs	r1, r1, r4
  406e10:	6055      	str	r5, [r2, #4]
  406e12:	6019      	str	r1, [r3, #0]
  406e14:	f000 febe 	bl	407b94 <__malloc_unlock>
  406e18:	2001      	movs	r0, #1
  406e1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406e1c:	2100      	movs	r1, #0
  406e1e:	4630      	mov	r0, r6
  406e20:	f001 f864 	bl	407eec <_sbrk_r>
  406e24:	68ba      	ldr	r2, [r7, #8]
  406e26:	1a83      	subs	r3, r0, r2
  406e28:	2b0f      	cmp	r3, #15
  406e2a:	ddde      	ble.n	406dea <_malloc_trim_r+0x3e>
  406e2c:	4c06      	ldr	r4, [pc, #24]	; (406e48 <_malloc_trim_r+0x9c>)
  406e2e:	4905      	ldr	r1, [pc, #20]	; (406e44 <_malloc_trim_r+0x98>)
  406e30:	6824      	ldr	r4, [r4, #0]
  406e32:	f043 0301 	orr.w	r3, r3, #1
  406e36:	1b00      	subs	r0, r0, r4
  406e38:	6053      	str	r3, [r2, #4]
  406e3a:	6008      	str	r0, [r1, #0]
  406e3c:	e7d5      	b.n	406dea <_malloc_trim_r+0x3e>
  406e3e:	bf00      	nop
  406e40:	20000648 	.word	0x20000648
  406e44:	20000d30 	.word	0x20000d30
  406e48:	20000a50 	.word	0x20000a50

00406e4c <_free_r>:
  406e4c:	2900      	cmp	r1, #0
  406e4e:	d044      	beq.n	406eda <_free_r+0x8e>
  406e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406e54:	460d      	mov	r5, r1
  406e56:	4680      	mov	r8, r0
  406e58:	f000 fe96 	bl	407b88 <__malloc_lock>
  406e5c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406e60:	4969      	ldr	r1, [pc, #420]	; (407008 <_free_r+0x1bc>)
  406e62:	f027 0301 	bic.w	r3, r7, #1
  406e66:	f1a5 0408 	sub.w	r4, r5, #8
  406e6a:	18e2      	adds	r2, r4, r3
  406e6c:	688e      	ldr	r6, [r1, #8]
  406e6e:	6850      	ldr	r0, [r2, #4]
  406e70:	42b2      	cmp	r2, r6
  406e72:	f020 0003 	bic.w	r0, r0, #3
  406e76:	d05e      	beq.n	406f36 <_free_r+0xea>
  406e78:	07fe      	lsls	r6, r7, #31
  406e7a:	6050      	str	r0, [r2, #4]
  406e7c:	d40b      	bmi.n	406e96 <_free_r+0x4a>
  406e7e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406e82:	1be4      	subs	r4, r4, r7
  406e84:	f101 0e08 	add.w	lr, r1, #8
  406e88:	68a5      	ldr	r5, [r4, #8]
  406e8a:	4575      	cmp	r5, lr
  406e8c:	443b      	add	r3, r7
  406e8e:	d06d      	beq.n	406f6c <_free_r+0x120>
  406e90:	68e7      	ldr	r7, [r4, #12]
  406e92:	60ef      	str	r7, [r5, #12]
  406e94:	60bd      	str	r5, [r7, #8]
  406e96:	1815      	adds	r5, r2, r0
  406e98:	686d      	ldr	r5, [r5, #4]
  406e9a:	07ed      	lsls	r5, r5, #31
  406e9c:	d53e      	bpl.n	406f1c <_free_r+0xd0>
  406e9e:	f043 0201 	orr.w	r2, r3, #1
  406ea2:	6062      	str	r2, [r4, #4]
  406ea4:	50e3      	str	r3, [r4, r3]
  406ea6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406eaa:	d217      	bcs.n	406edc <_free_r+0x90>
  406eac:	08db      	lsrs	r3, r3, #3
  406eae:	1c58      	adds	r0, r3, #1
  406eb0:	109a      	asrs	r2, r3, #2
  406eb2:	684d      	ldr	r5, [r1, #4]
  406eb4:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406eb8:	60a7      	str	r7, [r4, #8]
  406eba:	2301      	movs	r3, #1
  406ebc:	4093      	lsls	r3, r2
  406ebe:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406ec2:	432b      	orrs	r3, r5
  406ec4:	3a08      	subs	r2, #8
  406ec6:	60e2      	str	r2, [r4, #12]
  406ec8:	604b      	str	r3, [r1, #4]
  406eca:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406ece:	60fc      	str	r4, [r7, #12]
  406ed0:	4640      	mov	r0, r8
  406ed2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406ed6:	f000 be5d 	b.w	407b94 <__malloc_unlock>
  406eda:	4770      	bx	lr
  406edc:	0a5a      	lsrs	r2, r3, #9
  406ede:	2a04      	cmp	r2, #4
  406ee0:	d852      	bhi.n	406f88 <_free_r+0x13c>
  406ee2:	099a      	lsrs	r2, r3, #6
  406ee4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406ee8:	00ff      	lsls	r7, r7, #3
  406eea:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406eee:	19c8      	adds	r0, r1, r7
  406ef0:	59ca      	ldr	r2, [r1, r7]
  406ef2:	3808      	subs	r0, #8
  406ef4:	4290      	cmp	r0, r2
  406ef6:	d04f      	beq.n	406f98 <_free_r+0x14c>
  406ef8:	6851      	ldr	r1, [r2, #4]
  406efa:	f021 0103 	bic.w	r1, r1, #3
  406efe:	428b      	cmp	r3, r1
  406f00:	d232      	bcs.n	406f68 <_free_r+0x11c>
  406f02:	6892      	ldr	r2, [r2, #8]
  406f04:	4290      	cmp	r0, r2
  406f06:	d1f7      	bne.n	406ef8 <_free_r+0xac>
  406f08:	68c3      	ldr	r3, [r0, #12]
  406f0a:	60a0      	str	r0, [r4, #8]
  406f0c:	60e3      	str	r3, [r4, #12]
  406f0e:	609c      	str	r4, [r3, #8]
  406f10:	60c4      	str	r4, [r0, #12]
  406f12:	4640      	mov	r0, r8
  406f14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406f18:	f000 be3c 	b.w	407b94 <__malloc_unlock>
  406f1c:	6895      	ldr	r5, [r2, #8]
  406f1e:	4f3b      	ldr	r7, [pc, #236]	; (40700c <_free_r+0x1c0>)
  406f20:	42bd      	cmp	r5, r7
  406f22:	4403      	add	r3, r0
  406f24:	d040      	beq.n	406fa8 <_free_r+0x15c>
  406f26:	68d0      	ldr	r0, [r2, #12]
  406f28:	60e8      	str	r0, [r5, #12]
  406f2a:	f043 0201 	orr.w	r2, r3, #1
  406f2e:	6085      	str	r5, [r0, #8]
  406f30:	6062      	str	r2, [r4, #4]
  406f32:	50e3      	str	r3, [r4, r3]
  406f34:	e7b7      	b.n	406ea6 <_free_r+0x5a>
  406f36:	07ff      	lsls	r7, r7, #31
  406f38:	4403      	add	r3, r0
  406f3a:	d407      	bmi.n	406f4c <_free_r+0x100>
  406f3c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406f40:	1aa4      	subs	r4, r4, r2
  406f42:	4413      	add	r3, r2
  406f44:	68a0      	ldr	r0, [r4, #8]
  406f46:	68e2      	ldr	r2, [r4, #12]
  406f48:	60c2      	str	r2, [r0, #12]
  406f4a:	6090      	str	r0, [r2, #8]
  406f4c:	4a30      	ldr	r2, [pc, #192]	; (407010 <_free_r+0x1c4>)
  406f4e:	6812      	ldr	r2, [r2, #0]
  406f50:	f043 0001 	orr.w	r0, r3, #1
  406f54:	4293      	cmp	r3, r2
  406f56:	6060      	str	r0, [r4, #4]
  406f58:	608c      	str	r4, [r1, #8]
  406f5a:	d3b9      	bcc.n	406ed0 <_free_r+0x84>
  406f5c:	4b2d      	ldr	r3, [pc, #180]	; (407014 <_free_r+0x1c8>)
  406f5e:	4640      	mov	r0, r8
  406f60:	6819      	ldr	r1, [r3, #0]
  406f62:	f7ff ff23 	bl	406dac <_malloc_trim_r>
  406f66:	e7b3      	b.n	406ed0 <_free_r+0x84>
  406f68:	4610      	mov	r0, r2
  406f6a:	e7cd      	b.n	406f08 <_free_r+0xbc>
  406f6c:	1811      	adds	r1, r2, r0
  406f6e:	6849      	ldr	r1, [r1, #4]
  406f70:	07c9      	lsls	r1, r1, #31
  406f72:	d444      	bmi.n	406ffe <_free_r+0x1b2>
  406f74:	6891      	ldr	r1, [r2, #8]
  406f76:	68d2      	ldr	r2, [r2, #12]
  406f78:	60ca      	str	r2, [r1, #12]
  406f7a:	4403      	add	r3, r0
  406f7c:	f043 0001 	orr.w	r0, r3, #1
  406f80:	6091      	str	r1, [r2, #8]
  406f82:	6060      	str	r0, [r4, #4]
  406f84:	50e3      	str	r3, [r4, r3]
  406f86:	e7a3      	b.n	406ed0 <_free_r+0x84>
  406f88:	2a14      	cmp	r2, #20
  406f8a:	d816      	bhi.n	406fba <_free_r+0x16e>
  406f8c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406f90:	00ff      	lsls	r7, r7, #3
  406f92:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406f96:	e7aa      	b.n	406eee <_free_r+0xa2>
  406f98:	10aa      	asrs	r2, r5, #2
  406f9a:	2301      	movs	r3, #1
  406f9c:	684d      	ldr	r5, [r1, #4]
  406f9e:	4093      	lsls	r3, r2
  406fa0:	432b      	orrs	r3, r5
  406fa2:	604b      	str	r3, [r1, #4]
  406fa4:	4603      	mov	r3, r0
  406fa6:	e7b0      	b.n	406f0a <_free_r+0xbe>
  406fa8:	f043 0201 	orr.w	r2, r3, #1
  406fac:	614c      	str	r4, [r1, #20]
  406fae:	610c      	str	r4, [r1, #16]
  406fb0:	60e5      	str	r5, [r4, #12]
  406fb2:	60a5      	str	r5, [r4, #8]
  406fb4:	6062      	str	r2, [r4, #4]
  406fb6:	50e3      	str	r3, [r4, r3]
  406fb8:	e78a      	b.n	406ed0 <_free_r+0x84>
  406fba:	2a54      	cmp	r2, #84	; 0x54
  406fbc:	d806      	bhi.n	406fcc <_free_r+0x180>
  406fbe:	0b1a      	lsrs	r2, r3, #12
  406fc0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406fc4:	00ff      	lsls	r7, r7, #3
  406fc6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406fca:	e790      	b.n	406eee <_free_r+0xa2>
  406fcc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406fd0:	d806      	bhi.n	406fe0 <_free_r+0x194>
  406fd2:	0bda      	lsrs	r2, r3, #15
  406fd4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406fd8:	00ff      	lsls	r7, r7, #3
  406fda:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406fde:	e786      	b.n	406eee <_free_r+0xa2>
  406fe0:	f240 5054 	movw	r0, #1364	; 0x554
  406fe4:	4282      	cmp	r2, r0
  406fe6:	d806      	bhi.n	406ff6 <_free_r+0x1aa>
  406fe8:	0c9a      	lsrs	r2, r3, #18
  406fea:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406fee:	00ff      	lsls	r7, r7, #3
  406ff0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406ff4:	e77b      	b.n	406eee <_free_r+0xa2>
  406ff6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406ffa:	257e      	movs	r5, #126	; 0x7e
  406ffc:	e777      	b.n	406eee <_free_r+0xa2>
  406ffe:	f043 0101 	orr.w	r1, r3, #1
  407002:	6061      	str	r1, [r4, #4]
  407004:	6013      	str	r3, [r2, #0]
  407006:	e763      	b.n	406ed0 <_free_r+0x84>
  407008:	20000648 	.word	0x20000648
  40700c:	20000650 	.word	0x20000650
  407010:	20000a54 	.word	0x20000a54
  407014:	20000d60 	.word	0x20000d60

00407018 <__sfvwrite_r>:
  407018:	6893      	ldr	r3, [r2, #8]
  40701a:	2b00      	cmp	r3, #0
  40701c:	d073      	beq.n	407106 <__sfvwrite_r+0xee>
  40701e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407022:	898b      	ldrh	r3, [r1, #12]
  407024:	b083      	sub	sp, #12
  407026:	460c      	mov	r4, r1
  407028:	0719      	lsls	r1, r3, #28
  40702a:	9000      	str	r0, [sp, #0]
  40702c:	4616      	mov	r6, r2
  40702e:	d526      	bpl.n	40707e <__sfvwrite_r+0x66>
  407030:	6922      	ldr	r2, [r4, #16]
  407032:	b322      	cbz	r2, 40707e <__sfvwrite_r+0x66>
  407034:	f013 0002 	ands.w	r0, r3, #2
  407038:	6835      	ldr	r5, [r6, #0]
  40703a:	d02c      	beq.n	407096 <__sfvwrite_r+0x7e>
  40703c:	f04f 0900 	mov.w	r9, #0
  407040:	4fb0      	ldr	r7, [pc, #704]	; (407304 <__sfvwrite_r+0x2ec>)
  407042:	46c8      	mov	r8, r9
  407044:	46b2      	mov	sl, r6
  407046:	45b8      	cmp	r8, r7
  407048:	4643      	mov	r3, r8
  40704a:	464a      	mov	r2, r9
  40704c:	bf28      	it	cs
  40704e:	463b      	movcs	r3, r7
  407050:	9800      	ldr	r0, [sp, #0]
  407052:	f1b8 0f00 	cmp.w	r8, #0
  407056:	d050      	beq.n	4070fa <__sfvwrite_r+0xe2>
  407058:	69e1      	ldr	r1, [r4, #28]
  40705a:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40705c:	47b0      	blx	r6
  40705e:	2800      	cmp	r0, #0
  407060:	dd58      	ble.n	407114 <__sfvwrite_r+0xfc>
  407062:	f8da 3008 	ldr.w	r3, [sl, #8]
  407066:	1a1b      	subs	r3, r3, r0
  407068:	4481      	add	r9, r0
  40706a:	eba8 0800 	sub.w	r8, r8, r0
  40706e:	f8ca 3008 	str.w	r3, [sl, #8]
  407072:	2b00      	cmp	r3, #0
  407074:	d1e7      	bne.n	407046 <__sfvwrite_r+0x2e>
  407076:	2000      	movs	r0, #0
  407078:	b003      	add	sp, #12
  40707a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40707e:	4621      	mov	r1, r4
  407080:	9800      	ldr	r0, [sp, #0]
  407082:	f7ff fc51 	bl	406928 <__swsetup_r>
  407086:	2800      	cmp	r0, #0
  407088:	f040 8133 	bne.w	4072f2 <__sfvwrite_r+0x2da>
  40708c:	89a3      	ldrh	r3, [r4, #12]
  40708e:	6835      	ldr	r5, [r6, #0]
  407090:	f013 0002 	ands.w	r0, r3, #2
  407094:	d1d2      	bne.n	40703c <__sfvwrite_r+0x24>
  407096:	f013 0901 	ands.w	r9, r3, #1
  40709a:	d145      	bne.n	407128 <__sfvwrite_r+0x110>
  40709c:	464f      	mov	r7, r9
  40709e:	9601      	str	r6, [sp, #4]
  4070a0:	b337      	cbz	r7, 4070f0 <__sfvwrite_r+0xd8>
  4070a2:	059a      	lsls	r2, r3, #22
  4070a4:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4070a8:	f140 8083 	bpl.w	4071b2 <__sfvwrite_r+0x19a>
  4070ac:	4547      	cmp	r7, r8
  4070ae:	46c3      	mov	fp, r8
  4070b0:	f0c0 80ab 	bcc.w	40720a <__sfvwrite_r+0x1f2>
  4070b4:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4070b8:	f040 80ac 	bne.w	407214 <__sfvwrite_r+0x1fc>
  4070bc:	6820      	ldr	r0, [r4, #0]
  4070be:	46ba      	mov	sl, r7
  4070c0:	465a      	mov	r2, fp
  4070c2:	4649      	mov	r1, r9
  4070c4:	f000 fcfc 	bl	407ac0 <memmove>
  4070c8:	68a2      	ldr	r2, [r4, #8]
  4070ca:	6823      	ldr	r3, [r4, #0]
  4070cc:	eba2 0208 	sub.w	r2, r2, r8
  4070d0:	445b      	add	r3, fp
  4070d2:	60a2      	str	r2, [r4, #8]
  4070d4:	6023      	str	r3, [r4, #0]
  4070d6:	9a01      	ldr	r2, [sp, #4]
  4070d8:	6893      	ldr	r3, [r2, #8]
  4070da:	eba3 030a 	sub.w	r3, r3, sl
  4070de:	44d1      	add	r9, sl
  4070e0:	eba7 070a 	sub.w	r7, r7, sl
  4070e4:	6093      	str	r3, [r2, #8]
  4070e6:	2b00      	cmp	r3, #0
  4070e8:	d0c5      	beq.n	407076 <__sfvwrite_r+0x5e>
  4070ea:	89a3      	ldrh	r3, [r4, #12]
  4070ec:	2f00      	cmp	r7, #0
  4070ee:	d1d8      	bne.n	4070a2 <__sfvwrite_r+0x8a>
  4070f0:	f8d5 9000 	ldr.w	r9, [r5]
  4070f4:	686f      	ldr	r7, [r5, #4]
  4070f6:	3508      	adds	r5, #8
  4070f8:	e7d2      	b.n	4070a0 <__sfvwrite_r+0x88>
  4070fa:	f8d5 9000 	ldr.w	r9, [r5]
  4070fe:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407102:	3508      	adds	r5, #8
  407104:	e79f      	b.n	407046 <__sfvwrite_r+0x2e>
  407106:	2000      	movs	r0, #0
  407108:	4770      	bx	lr
  40710a:	4621      	mov	r1, r4
  40710c:	9800      	ldr	r0, [sp, #0]
  40710e:	f7ff fd1f 	bl	406b50 <_fflush_r>
  407112:	b370      	cbz	r0, 407172 <__sfvwrite_r+0x15a>
  407114:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407118:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40711c:	f04f 30ff 	mov.w	r0, #4294967295
  407120:	81a3      	strh	r3, [r4, #12]
  407122:	b003      	add	sp, #12
  407124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407128:	4681      	mov	r9, r0
  40712a:	4633      	mov	r3, r6
  40712c:	464e      	mov	r6, r9
  40712e:	46a8      	mov	r8, r5
  407130:	469a      	mov	sl, r3
  407132:	464d      	mov	r5, r9
  407134:	b34e      	cbz	r6, 40718a <__sfvwrite_r+0x172>
  407136:	b380      	cbz	r0, 40719a <__sfvwrite_r+0x182>
  407138:	6820      	ldr	r0, [r4, #0]
  40713a:	6923      	ldr	r3, [r4, #16]
  40713c:	6962      	ldr	r2, [r4, #20]
  40713e:	45b1      	cmp	r9, r6
  407140:	46cb      	mov	fp, r9
  407142:	bf28      	it	cs
  407144:	46b3      	movcs	fp, r6
  407146:	4298      	cmp	r0, r3
  407148:	465f      	mov	r7, fp
  40714a:	d904      	bls.n	407156 <__sfvwrite_r+0x13e>
  40714c:	68a3      	ldr	r3, [r4, #8]
  40714e:	4413      	add	r3, r2
  407150:	459b      	cmp	fp, r3
  407152:	f300 80a6 	bgt.w	4072a2 <__sfvwrite_r+0x28a>
  407156:	4593      	cmp	fp, r2
  407158:	db4b      	blt.n	4071f2 <__sfvwrite_r+0x1da>
  40715a:	4613      	mov	r3, r2
  40715c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40715e:	69e1      	ldr	r1, [r4, #28]
  407160:	9800      	ldr	r0, [sp, #0]
  407162:	462a      	mov	r2, r5
  407164:	47b8      	blx	r7
  407166:	1e07      	subs	r7, r0, #0
  407168:	ddd4      	ble.n	407114 <__sfvwrite_r+0xfc>
  40716a:	ebb9 0907 	subs.w	r9, r9, r7
  40716e:	d0cc      	beq.n	40710a <__sfvwrite_r+0xf2>
  407170:	2001      	movs	r0, #1
  407172:	f8da 3008 	ldr.w	r3, [sl, #8]
  407176:	1bdb      	subs	r3, r3, r7
  407178:	443d      	add	r5, r7
  40717a:	1bf6      	subs	r6, r6, r7
  40717c:	f8ca 3008 	str.w	r3, [sl, #8]
  407180:	2b00      	cmp	r3, #0
  407182:	f43f af78 	beq.w	407076 <__sfvwrite_r+0x5e>
  407186:	2e00      	cmp	r6, #0
  407188:	d1d5      	bne.n	407136 <__sfvwrite_r+0x11e>
  40718a:	f108 0308 	add.w	r3, r8, #8
  40718e:	e913 0060 	ldmdb	r3, {r5, r6}
  407192:	4698      	mov	r8, r3
  407194:	3308      	adds	r3, #8
  407196:	2e00      	cmp	r6, #0
  407198:	d0f9      	beq.n	40718e <__sfvwrite_r+0x176>
  40719a:	4632      	mov	r2, r6
  40719c:	210a      	movs	r1, #10
  40719e:	4628      	mov	r0, r5
  4071a0:	f000 fc3e 	bl	407a20 <memchr>
  4071a4:	2800      	cmp	r0, #0
  4071a6:	f000 80a1 	beq.w	4072ec <__sfvwrite_r+0x2d4>
  4071aa:	3001      	adds	r0, #1
  4071ac:	eba0 0905 	sub.w	r9, r0, r5
  4071b0:	e7c2      	b.n	407138 <__sfvwrite_r+0x120>
  4071b2:	6820      	ldr	r0, [r4, #0]
  4071b4:	6923      	ldr	r3, [r4, #16]
  4071b6:	4298      	cmp	r0, r3
  4071b8:	d802      	bhi.n	4071c0 <__sfvwrite_r+0x1a8>
  4071ba:	6963      	ldr	r3, [r4, #20]
  4071bc:	429f      	cmp	r7, r3
  4071be:	d25d      	bcs.n	40727c <__sfvwrite_r+0x264>
  4071c0:	45b8      	cmp	r8, r7
  4071c2:	bf28      	it	cs
  4071c4:	46b8      	movcs	r8, r7
  4071c6:	4642      	mov	r2, r8
  4071c8:	4649      	mov	r1, r9
  4071ca:	f000 fc79 	bl	407ac0 <memmove>
  4071ce:	68a3      	ldr	r3, [r4, #8]
  4071d0:	6822      	ldr	r2, [r4, #0]
  4071d2:	eba3 0308 	sub.w	r3, r3, r8
  4071d6:	4442      	add	r2, r8
  4071d8:	60a3      	str	r3, [r4, #8]
  4071da:	6022      	str	r2, [r4, #0]
  4071dc:	b10b      	cbz	r3, 4071e2 <__sfvwrite_r+0x1ca>
  4071de:	46c2      	mov	sl, r8
  4071e0:	e779      	b.n	4070d6 <__sfvwrite_r+0xbe>
  4071e2:	4621      	mov	r1, r4
  4071e4:	9800      	ldr	r0, [sp, #0]
  4071e6:	f7ff fcb3 	bl	406b50 <_fflush_r>
  4071ea:	2800      	cmp	r0, #0
  4071ec:	d192      	bne.n	407114 <__sfvwrite_r+0xfc>
  4071ee:	46c2      	mov	sl, r8
  4071f0:	e771      	b.n	4070d6 <__sfvwrite_r+0xbe>
  4071f2:	465a      	mov	r2, fp
  4071f4:	4629      	mov	r1, r5
  4071f6:	f000 fc63 	bl	407ac0 <memmove>
  4071fa:	68a2      	ldr	r2, [r4, #8]
  4071fc:	6823      	ldr	r3, [r4, #0]
  4071fe:	eba2 020b 	sub.w	r2, r2, fp
  407202:	445b      	add	r3, fp
  407204:	60a2      	str	r2, [r4, #8]
  407206:	6023      	str	r3, [r4, #0]
  407208:	e7af      	b.n	40716a <__sfvwrite_r+0x152>
  40720a:	6820      	ldr	r0, [r4, #0]
  40720c:	46b8      	mov	r8, r7
  40720e:	46ba      	mov	sl, r7
  407210:	46bb      	mov	fp, r7
  407212:	e755      	b.n	4070c0 <__sfvwrite_r+0xa8>
  407214:	6962      	ldr	r2, [r4, #20]
  407216:	6820      	ldr	r0, [r4, #0]
  407218:	6921      	ldr	r1, [r4, #16]
  40721a:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40721e:	eba0 0a01 	sub.w	sl, r0, r1
  407222:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  407226:	f10a 0001 	add.w	r0, sl, #1
  40722a:	ea4f 0868 	mov.w	r8, r8, asr #1
  40722e:	4438      	add	r0, r7
  407230:	4540      	cmp	r0, r8
  407232:	4642      	mov	r2, r8
  407234:	bf84      	itt	hi
  407236:	4680      	movhi	r8, r0
  407238:	4642      	movhi	r2, r8
  40723a:	055b      	lsls	r3, r3, #21
  40723c:	d544      	bpl.n	4072c8 <__sfvwrite_r+0x2b0>
  40723e:	4611      	mov	r1, r2
  407240:	9800      	ldr	r0, [sp, #0]
  407242:	f000 f921 	bl	407488 <_malloc_r>
  407246:	4683      	mov	fp, r0
  407248:	2800      	cmp	r0, #0
  40724a:	d055      	beq.n	4072f8 <__sfvwrite_r+0x2e0>
  40724c:	4652      	mov	r2, sl
  40724e:	6921      	ldr	r1, [r4, #16]
  407250:	f7fe fae8 	bl	405824 <memcpy>
  407254:	89a3      	ldrh	r3, [r4, #12]
  407256:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40725a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40725e:	81a3      	strh	r3, [r4, #12]
  407260:	eb0b 000a 	add.w	r0, fp, sl
  407264:	eba8 030a 	sub.w	r3, r8, sl
  407268:	f8c4 b010 	str.w	fp, [r4, #16]
  40726c:	f8c4 8014 	str.w	r8, [r4, #20]
  407270:	6020      	str	r0, [r4, #0]
  407272:	60a3      	str	r3, [r4, #8]
  407274:	46b8      	mov	r8, r7
  407276:	46ba      	mov	sl, r7
  407278:	46bb      	mov	fp, r7
  40727a:	e721      	b.n	4070c0 <__sfvwrite_r+0xa8>
  40727c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  407280:	42b9      	cmp	r1, r7
  407282:	bf28      	it	cs
  407284:	4639      	movcs	r1, r7
  407286:	464a      	mov	r2, r9
  407288:	fb91 f1f3 	sdiv	r1, r1, r3
  40728c:	9800      	ldr	r0, [sp, #0]
  40728e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  407290:	fb03 f301 	mul.w	r3, r3, r1
  407294:	69e1      	ldr	r1, [r4, #28]
  407296:	47b0      	blx	r6
  407298:	f1b0 0a00 	subs.w	sl, r0, #0
  40729c:	f73f af1b 	bgt.w	4070d6 <__sfvwrite_r+0xbe>
  4072a0:	e738      	b.n	407114 <__sfvwrite_r+0xfc>
  4072a2:	461a      	mov	r2, r3
  4072a4:	4629      	mov	r1, r5
  4072a6:	9301      	str	r3, [sp, #4]
  4072a8:	f000 fc0a 	bl	407ac0 <memmove>
  4072ac:	6822      	ldr	r2, [r4, #0]
  4072ae:	9b01      	ldr	r3, [sp, #4]
  4072b0:	9800      	ldr	r0, [sp, #0]
  4072b2:	441a      	add	r2, r3
  4072b4:	6022      	str	r2, [r4, #0]
  4072b6:	4621      	mov	r1, r4
  4072b8:	f7ff fc4a 	bl	406b50 <_fflush_r>
  4072bc:	9b01      	ldr	r3, [sp, #4]
  4072be:	2800      	cmp	r0, #0
  4072c0:	f47f af28 	bne.w	407114 <__sfvwrite_r+0xfc>
  4072c4:	461f      	mov	r7, r3
  4072c6:	e750      	b.n	40716a <__sfvwrite_r+0x152>
  4072c8:	9800      	ldr	r0, [sp, #0]
  4072ca:	f000 fc69 	bl	407ba0 <_realloc_r>
  4072ce:	4683      	mov	fp, r0
  4072d0:	2800      	cmp	r0, #0
  4072d2:	d1c5      	bne.n	407260 <__sfvwrite_r+0x248>
  4072d4:	9d00      	ldr	r5, [sp, #0]
  4072d6:	6921      	ldr	r1, [r4, #16]
  4072d8:	4628      	mov	r0, r5
  4072da:	f7ff fdb7 	bl	406e4c <_free_r>
  4072de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4072e2:	220c      	movs	r2, #12
  4072e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4072e8:	602a      	str	r2, [r5, #0]
  4072ea:	e715      	b.n	407118 <__sfvwrite_r+0x100>
  4072ec:	f106 0901 	add.w	r9, r6, #1
  4072f0:	e722      	b.n	407138 <__sfvwrite_r+0x120>
  4072f2:	f04f 30ff 	mov.w	r0, #4294967295
  4072f6:	e6bf      	b.n	407078 <__sfvwrite_r+0x60>
  4072f8:	9a00      	ldr	r2, [sp, #0]
  4072fa:	230c      	movs	r3, #12
  4072fc:	6013      	str	r3, [r2, #0]
  4072fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407302:	e709      	b.n	407118 <__sfvwrite_r+0x100>
  407304:	7ffffc00 	.word	0x7ffffc00

00407308 <_fwalk_reent>:
  407308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40730c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  407310:	d01f      	beq.n	407352 <_fwalk_reent+0x4a>
  407312:	4688      	mov	r8, r1
  407314:	4606      	mov	r6, r0
  407316:	f04f 0900 	mov.w	r9, #0
  40731a:	687d      	ldr	r5, [r7, #4]
  40731c:	68bc      	ldr	r4, [r7, #8]
  40731e:	3d01      	subs	r5, #1
  407320:	d411      	bmi.n	407346 <_fwalk_reent+0x3e>
  407322:	89a3      	ldrh	r3, [r4, #12]
  407324:	2b01      	cmp	r3, #1
  407326:	f105 35ff 	add.w	r5, r5, #4294967295
  40732a:	d908      	bls.n	40733e <_fwalk_reent+0x36>
  40732c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  407330:	3301      	adds	r3, #1
  407332:	4621      	mov	r1, r4
  407334:	4630      	mov	r0, r6
  407336:	d002      	beq.n	40733e <_fwalk_reent+0x36>
  407338:	47c0      	blx	r8
  40733a:	ea49 0900 	orr.w	r9, r9, r0
  40733e:	1c6b      	adds	r3, r5, #1
  407340:	f104 0468 	add.w	r4, r4, #104	; 0x68
  407344:	d1ed      	bne.n	407322 <_fwalk_reent+0x1a>
  407346:	683f      	ldr	r7, [r7, #0]
  407348:	2f00      	cmp	r7, #0
  40734a:	d1e6      	bne.n	40731a <_fwalk_reent+0x12>
  40734c:	4648      	mov	r0, r9
  40734e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407352:	46b9      	mov	r9, r7
  407354:	4648      	mov	r0, r9
  407356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40735a:	bf00      	nop

0040735c <__locale_mb_cur_max>:
  40735c:	4b04      	ldr	r3, [pc, #16]	; (407370 <__locale_mb_cur_max+0x14>)
  40735e:	4a05      	ldr	r2, [pc, #20]	; (407374 <__locale_mb_cur_max+0x18>)
  407360:	681b      	ldr	r3, [r3, #0]
  407362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  407364:	2b00      	cmp	r3, #0
  407366:	bf08      	it	eq
  407368:	4613      	moveq	r3, r2
  40736a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40736e:	4770      	bx	lr
  407370:	200000a8 	.word	0x200000a8
  407374:	200004dc 	.word	0x200004dc

00407378 <__retarget_lock_init_recursive>:
  407378:	4770      	bx	lr
  40737a:	bf00      	nop

0040737c <__retarget_lock_close_recursive>:
  40737c:	4770      	bx	lr
  40737e:	bf00      	nop

00407380 <__retarget_lock_acquire_recursive>:
  407380:	4770      	bx	lr
  407382:	bf00      	nop

00407384 <__retarget_lock_release_recursive>:
  407384:	4770      	bx	lr
  407386:	bf00      	nop

00407388 <__swhatbuf_r>:
  407388:	b570      	push	{r4, r5, r6, lr}
  40738a:	460c      	mov	r4, r1
  40738c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407390:	2900      	cmp	r1, #0
  407392:	b090      	sub	sp, #64	; 0x40
  407394:	4615      	mov	r5, r2
  407396:	461e      	mov	r6, r3
  407398:	db14      	blt.n	4073c4 <__swhatbuf_r+0x3c>
  40739a:	aa01      	add	r2, sp, #4
  40739c:	f000 fffa 	bl	408394 <_fstat_r>
  4073a0:	2800      	cmp	r0, #0
  4073a2:	db0f      	blt.n	4073c4 <__swhatbuf_r+0x3c>
  4073a4:	9a02      	ldr	r2, [sp, #8]
  4073a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4073aa:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4073ae:	fab2 f282 	clz	r2, r2
  4073b2:	0952      	lsrs	r2, r2, #5
  4073b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4073b8:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4073bc:	6032      	str	r2, [r6, #0]
  4073be:	602b      	str	r3, [r5, #0]
  4073c0:	b010      	add	sp, #64	; 0x40
  4073c2:	bd70      	pop	{r4, r5, r6, pc}
  4073c4:	89a2      	ldrh	r2, [r4, #12]
  4073c6:	2300      	movs	r3, #0
  4073c8:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4073cc:	6033      	str	r3, [r6, #0]
  4073ce:	d004      	beq.n	4073da <__swhatbuf_r+0x52>
  4073d0:	2240      	movs	r2, #64	; 0x40
  4073d2:	4618      	mov	r0, r3
  4073d4:	602a      	str	r2, [r5, #0]
  4073d6:	b010      	add	sp, #64	; 0x40
  4073d8:	bd70      	pop	{r4, r5, r6, pc}
  4073da:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4073de:	602b      	str	r3, [r5, #0]
  4073e0:	b010      	add	sp, #64	; 0x40
  4073e2:	bd70      	pop	{r4, r5, r6, pc}

004073e4 <__smakebuf_r>:
  4073e4:	898a      	ldrh	r2, [r1, #12]
  4073e6:	0792      	lsls	r2, r2, #30
  4073e8:	460b      	mov	r3, r1
  4073ea:	d506      	bpl.n	4073fa <__smakebuf_r+0x16>
  4073ec:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4073f0:	2101      	movs	r1, #1
  4073f2:	601a      	str	r2, [r3, #0]
  4073f4:	611a      	str	r2, [r3, #16]
  4073f6:	6159      	str	r1, [r3, #20]
  4073f8:	4770      	bx	lr
  4073fa:	b5f0      	push	{r4, r5, r6, r7, lr}
  4073fc:	b083      	sub	sp, #12
  4073fe:	ab01      	add	r3, sp, #4
  407400:	466a      	mov	r2, sp
  407402:	460c      	mov	r4, r1
  407404:	4606      	mov	r6, r0
  407406:	f7ff ffbf 	bl	407388 <__swhatbuf_r>
  40740a:	9900      	ldr	r1, [sp, #0]
  40740c:	4605      	mov	r5, r0
  40740e:	4630      	mov	r0, r6
  407410:	f000 f83a 	bl	407488 <_malloc_r>
  407414:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407418:	b1d8      	cbz	r0, 407452 <__smakebuf_r+0x6e>
  40741a:	9a01      	ldr	r2, [sp, #4]
  40741c:	4f15      	ldr	r7, [pc, #84]	; (407474 <__smakebuf_r+0x90>)
  40741e:	9900      	ldr	r1, [sp, #0]
  407420:	63f7      	str	r7, [r6, #60]	; 0x3c
  407422:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407426:	81a3      	strh	r3, [r4, #12]
  407428:	6020      	str	r0, [r4, #0]
  40742a:	6120      	str	r0, [r4, #16]
  40742c:	6161      	str	r1, [r4, #20]
  40742e:	b91a      	cbnz	r2, 407438 <__smakebuf_r+0x54>
  407430:	432b      	orrs	r3, r5
  407432:	81a3      	strh	r3, [r4, #12]
  407434:	b003      	add	sp, #12
  407436:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407438:	4630      	mov	r0, r6
  40743a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40743e:	f000 ffbd 	bl	4083bc <_isatty_r>
  407442:	b1a0      	cbz	r0, 40746e <__smakebuf_r+0x8a>
  407444:	89a3      	ldrh	r3, [r4, #12]
  407446:	f023 0303 	bic.w	r3, r3, #3
  40744a:	f043 0301 	orr.w	r3, r3, #1
  40744e:	b21b      	sxth	r3, r3
  407450:	e7ee      	b.n	407430 <__smakebuf_r+0x4c>
  407452:	059a      	lsls	r2, r3, #22
  407454:	d4ee      	bmi.n	407434 <__smakebuf_r+0x50>
  407456:	f023 0303 	bic.w	r3, r3, #3
  40745a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40745e:	f043 0302 	orr.w	r3, r3, #2
  407462:	2101      	movs	r1, #1
  407464:	81a3      	strh	r3, [r4, #12]
  407466:	6022      	str	r2, [r4, #0]
  407468:	6122      	str	r2, [r4, #16]
  40746a:	6161      	str	r1, [r4, #20]
  40746c:	e7e2      	b.n	407434 <__smakebuf_r+0x50>
  40746e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407472:	e7dd      	b.n	407430 <__smakebuf_r+0x4c>
  407474:	00406ba5 	.word	0x00406ba5

00407478 <malloc>:
  407478:	4b02      	ldr	r3, [pc, #8]	; (407484 <malloc+0xc>)
  40747a:	4601      	mov	r1, r0
  40747c:	6818      	ldr	r0, [r3, #0]
  40747e:	f000 b803 	b.w	407488 <_malloc_r>
  407482:	bf00      	nop
  407484:	200000a8 	.word	0x200000a8

00407488 <_malloc_r>:
  407488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40748c:	f101 060b 	add.w	r6, r1, #11
  407490:	2e16      	cmp	r6, #22
  407492:	b083      	sub	sp, #12
  407494:	4605      	mov	r5, r0
  407496:	f240 809e 	bls.w	4075d6 <_malloc_r+0x14e>
  40749a:	f036 0607 	bics.w	r6, r6, #7
  40749e:	f100 80bd 	bmi.w	40761c <_malloc_r+0x194>
  4074a2:	42b1      	cmp	r1, r6
  4074a4:	f200 80ba 	bhi.w	40761c <_malloc_r+0x194>
  4074a8:	f000 fb6e 	bl	407b88 <__malloc_lock>
  4074ac:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4074b0:	f0c0 8293 	bcc.w	4079da <_malloc_r+0x552>
  4074b4:	0a73      	lsrs	r3, r6, #9
  4074b6:	f000 80b8 	beq.w	40762a <_malloc_r+0x1a2>
  4074ba:	2b04      	cmp	r3, #4
  4074bc:	f200 8179 	bhi.w	4077b2 <_malloc_r+0x32a>
  4074c0:	09b3      	lsrs	r3, r6, #6
  4074c2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4074c6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4074ca:	00c3      	lsls	r3, r0, #3
  4074cc:	4fbf      	ldr	r7, [pc, #764]	; (4077cc <_malloc_r+0x344>)
  4074ce:	443b      	add	r3, r7
  4074d0:	f1a3 0108 	sub.w	r1, r3, #8
  4074d4:	685c      	ldr	r4, [r3, #4]
  4074d6:	42a1      	cmp	r1, r4
  4074d8:	d106      	bne.n	4074e8 <_malloc_r+0x60>
  4074da:	e00c      	b.n	4074f6 <_malloc_r+0x6e>
  4074dc:	2a00      	cmp	r2, #0
  4074de:	f280 80aa 	bge.w	407636 <_malloc_r+0x1ae>
  4074e2:	68e4      	ldr	r4, [r4, #12]
  4074e4:	42a1      	cmp	r1, r4
  4074e6:	d006      	beq.n	4074f6 <_malloc_r+0x6e>
  4074e8:	6863      	ldr	r3, [r4, #4]
  4074ea:	f023 0303 	bic.w	r3, r3, #3
  4074ee:	1b9a      	subs	r2, r3, r6
  4074f0:	2a0f      	cmp	r2, #15
  4074f2:	ddf3      	ble.n	4074dc <_malloc_r+0x54>
  4074f4:	4670      	mov	r0, lr
  4074f6:	693c      	ldr	r4, [r7, #16]
  4074f8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4077e0 <_malloc_r+0x358>
  4074fc:	4574      	cmp	r4, lr
  4074fe:	f000 81ab 	beq.w	407858 <_malloc_r+0x3d0>
  407502:	6863      	ldr	r3, [r4, #4]
  407504:	f023 0303 	bic.w	r3, r3, #3
  407508:	1b9a      	subs	r2, r3, r6
  40750a:	2a0f      	cmp	r2, #15
  40750c:	f300 8190 	bgt.w	407830 <_malloc_r+0x3a8>
  407510:	2a00      	cmp	r2, #0
  407512:	f8c7 e014 	str.w	lr, [r7, #20]
  407516:	f8c7 e010 	str.w	lr, [r7, #16]
  40751a:	f280 809d 	bge.w	407658 <_malloc_r+0x1d0>
  40751e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407522:	f080 8161 	bcs.w	4077e8 <_malloc_r+0x360>
  407526:	08db      	lsrs	r3, r3, #3
  407528:	f103 0c01 	add.w	ip, r3, #1
  40752c:	1099      	asrs	r1, r3, #2
  40752e:	687a      	ldr	r2, [r7, #4]
  407530:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  407534:	f8c4 8008 	str.w	r8, [r4, #8]
  407538:	2301      	movs	r3, #1
  40753a:	408b      	lsls	r3, r1
  40753c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  407540:	4313      	orrs	r3, r2
  407542:	3908      	subs	r1, #8
  407544:	60e1      	str	r1, [r4, #12]
  407546:	607b      	str	r3, [r7, #4]
  407548:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40754c:	f8c8 400c 	str.w	r4, [r8, #12]
  407550:	1082      	asrs	r2, r0, #2
  407552:	2401      	movs	r4, #1
  407554:	4094      	lsls	r4, r2
  407556:	429c      	cmp	r4, r3
  407558:	f200 808b 	bhi.w	407672 <_malloc_r+0x1ea>
  40755c:	421c      	tst	r4, r3
  40755e:	d106      	bne.n	40756e <_malloc_r+0xe6>
  407560:	f020 0003 	bic.w	r0, r0, #3
  407564:	0064      	lsls	r4, r4, #1
  407566:	421c      	tst	r4, r3
  407568:	f100 0004 	add.w	r0, r0, #4
  40756c:	d0fa      	beq.n	407564 <_malloc_r+0xdc>
  40756e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  407572:	46cc      	mov	ip, r9
  407574:	4680      	mov	r8, r0
  407576:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40757a:	459c      	cmp	ip, r3
  40757c:	d107      	bne.n	40758e <_malloc_r+0x106>
  40757e:	e16d      	b.n	40785c <_malloc_r+0x3d4>
  407580:	2a00      	cmp	r2, #0
  407582:	f280 817b 	bge.w	40787c <_malloc_r+0x3f4>
  407586:	68db      	ldr	r3, [r3, #12]
  407588:	459c      	cmp	ip, r3
  40758a:	f000 8167 	beq.w	40785c <_malloc_r+0x3d4>
  40758e:	6859      	ldr	r1, [r3, #4]
  407590:	f021 0103 	bic.w	r1, r1, #3
  407594:	1b8a      	subs	r2, r1, r6
  407596:	2a0f      	cmp	r2, #15
  407598:	ddf2      	ble.n	407580 <_malloc_r+0xf8>
  40759a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40759e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4075a2:	9300      	str	r3, [sp, #0]
  4075a4:	199c      	adds	r4, r3, r6
  4075a6:	4628      	mov	r0, r5
  4075a8:	f046 0601 	orr.w	r6, r6, #1
  4075ac:	f042 0501 	orr.w	r5, r2, #1
  4075b0:	605e      	str	r6, [r3, #4]
  4075b2:	f8c8 c00c 	str.w	ip, [r8, #12]
  4075b6:	f8cc 8008 	str.w	r8, [ip, #8]
  4075ba:	617c      	str	r4, [r7, #20]
  4075bc:	613c      	str	r4, [r7, #16]
  4075be:	f8c4 e00c 	str.w	lr, [r4, #12]
  4075c2:	f8c4 e008 	str.w	lr, [r4, #8]
  4075c6:	6065      	str	r5, [r4, #4]
  4075c8:	505a      	str	r2, [r3, r1]
  4075ca:	f000 fae3 	bl	407b94 <__malloc_unlock>
  4075ce:	9b00      	ldr	r3, [sp, #0]
  4075d0:	f103 0408 	add.w	r4, r3, #8
  4075d4:	e01e      	b.n	407614 <_malloc_r+0x18c>
  4075d6:	2910      	cmp	r1, #16
  4075d8:	d820      	bhi.n	40761c <_malloc_r+0x194>
  4075da:	f000 fad5 	bl	407b88 <__malloc_lock>
  4075de:	2610      	movs	r6, #16
  4075e0:	2318      	movs	r3, #24
  4075e2:	2002      	movs	r0, #2
  4075e4:	4f79      	ldr	r7, [pc, #484]	; (4077cc <_malloc_r+0x344>)
  4075e6:	443b      	add	r3, r7
  4075e8:	f1a3 0208 	sub.w	r2, r3, #8
  4075ec:	685c      	ldr	r4, [r3, #4]
  4075ee:	4294      	cmp	r4, r2
  4075f0:	f000 813d 	beq.w	40786e <_malloc_r+0x3e6>
  4075f4:	6863      	ldr	r3, [r4, #4]
  4075f6:	68e1      	ldr	r1, [r4, #12]
  4075f8:	68a6      	ldr	r6, [r4, #8]
  4075fa:	f023 0303 	bic.w	r3, r3, #3
  4075fe:	4423      	add	r3, r4
  407600:	4628      	mov	r0, r5
  407602:	685a      	ldr	r2, [r3, #4]
  407604:	60f1      	str	r1, [r6, #12]
  407606:	f042 0201 	orr.w	r2, r2, #1
  40760a:	608e      	str	r6, [r1, #8]
  40760c:	605a      	str	r2, [r3, #4]
  40760e:	f000 fac1 	bl	407b94 <__malloc_unlock>
  407612:	3408      	adds	r4, #8
  407614:	4620      	mov	r0, r4
  407616:	b003      	add	sp, #12
  407618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40761c:	2400      	movs	r4, #0
  40761e:	230c      	movs	r3, #12
  407620:	4620      	mov	r0, r4
  407622:	602b      	str	r3, [r5, #0]
  407624:	b003      	add	sp, #12
  407626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40762a:	2040      	movs	r0, #64	; 0x40
  40762c:	f44f 7300 	mov.w	r3, #512	; 0x200
  407630:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  407634:	e74a      	b.n	4074cc <_malloc_r+0x44>
  407636:	4423      	add	r3, r4
  407638:	68e1      	ldr	r1, [r4, #12]
  40763a:	685a      	ldr	r2, [r3, #4]
  40763c:	68a6      	ldr	r6, [r4, #8]
  40763e:	f042 0201 	orr.w	r2, r2, #1
  407642:	60f1      	str	r1, [r6, #12]
  407644:	4628      	mov	r0, r5
  407646:	608e      	str	r6, [r1, #8]
  407648:	605a      	str	r2, [r3, #4]
  40764a:	f000 faa3 	bl	407b94 <__malloc_unlock>
  40764e:	3408      	adds	r4, #8
  407650:	4620      	mov	r0, r4
  407652:	b003      	add	sp, #12
  407654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407658:	4423      	add	r3, r4
  40765a:	4628      	mov	r0, r5
  40765c:	685a      	ldr	r2, [r3, #4]
  40765e:	f042 0201 	orr.w	r2, r2, #1
  407662:	605a      	str	r2, [r3, #4]
  407664:	f000 fa96 	bl	407b94 <__malloc_unlock>
  407668:	3408      	adds	r4, #8
  40766a:	4620      	mov	r0, r4
  40766c:	b003      	add	sp, #12
  40766e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407672:	68bc      	ldr	r4, [r7, #8]
  407674:	6863      	ldr	r3, [r4, #4]
  407676:	f023 0803 	bic.w	r8, r3, #3
  40767a:	45b0      	cmp	r8, r6
  40767c:	d304      	bcc.n	407688 <_malloc_r+0x200>
  40767e:	eba8 0306 	sub.w	r3, r8, r6
  407682:	2b0f      	cmp	r3, #15
  407684:	f300 8085 	bgt.w	407792 <_malloc_r+0x30a>
  407688:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4077e4 <_malloc_r+0x35c>
  40768c:	4b50      	ldr	r3, [pc, #320]	; (4077d0 <_malloc_r+0x348>)
  40768e:	f8d9 2000 	ldr.w	r2, [r9]
  407692:	681b      	ldr	r3, [r3, #0]
  407694:	3201      	adds	r2, #1
  407696:	4433      	add	r3, r6
  407698:	eb04 0a08 	add.w	sl, r4, r8
  40769c:	f000 8155 	beq.w	40794a <_malloc_r+0x4c2>
  4076a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4076a4:	330f      	adds	r3, #15
  4076a6:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4076aa:	f02b 0b0f 	bic.w	fp, fp, #15
  4076ae:	4659      	mov	r1, fp
  4076b0:	4628      	mov	r0, r5
  4076b2:	f000 fc1b 	bl	407eec <_sbrk_r>
  4076b6:	1c41      	adds	r1, r0, #1
  4076b8:	4602      	mov	r2, r0
  4076ba:	f000 80fc 	beq.w	4078b6 <_malloc_r+0x42e>
  4076be:	4582      	cmp	sl, r0
  4076c0:	f200 80f7 	bhi.w	4078b2 <_malloc_r+0x42a>
  4076c4:	4b43      	ldr	r3, [pc, #268]	; (4077d4 <_malloc_r+0x34c>)
  4076c6:	6819      	ldr	r1, [r3, #0]
  4076c8:	4459      	add	r1, fp
  4076ca:	6019      	str	r1, [r3, #0]
  4076cc:	f000 814d 	beq.w	40796a <_malloc_r+0x4e2>
  4076d0:	f8d9 0000 	ldr.w	r0, [r9]
  4076d4:	3001      	adds	r0, #1
  4076d6:	bf1b      	ittet	ne
  4076d8:	eba2 0a0a 	subne.w	sl, r2, sl
  4076dc:	4451      	addne	r1, sl
  4076de:	f8c9 2000 	streq.w	r2, [r9]
  4076e2:	6019      	strne	r1, [r3, #0]
  4076e4:	f012 0107 	ands.w	r1, r2, #7
  4076e8:	f000 8115 	beq.w	407916 <_malloc_r+0x48e>
  4076ec:	f1c1 0008 	rsb	r0, r1, #8
  4076f0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4076f4:	4402      	add	r2, r0
  4076f6:	3108      	adds	r1, #8
  4076f8:	eb02 090b 	add.w	r9, r2, fp
  4076fc:	f3c9 090b 	ubfx	r9, r9, #0, #12
  407700:	eba1 0909 	sub.w	r9, r1, r9
  407704:	4649      	mov	r1, r9
  407706:	4628      	mov	r0, r5
  407708:	9301      	str	r3, [sp, #4]
  40770a:	9200      	str	r2, [sp, #0]
  40770c:	f000 fbee 	bl	407eec <_sbrk_r>
  407710:	1c43      	adds	r3, r0, #1
  407712:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407716:	f000 8143 	beq.w	4079a0 <_malloc_r+0x518>
  40771a:	1a80      	subs	r0, r0, r2
  40771c:	4448      	add	r0, r9
  40771e:	f040 0001 	orr.w	r0, r0, #1
  407722:	6819      	ldr	r1, [r3, #0]
  407724:	60ba      	str	r2, [r7, #8]
  407726:	4449      	add	r1, r9
  407728:	42bc      	cmp	r4, r7
  40772a:	6050      	str	r0, [r2, #4]
  40772c:	6019      	str	r1, [r3, #0]
  40772e:	d017      	beq.n	407760 <_malloc_r+0x2d8>
  407730:	f1b8 0f0f 	cmp.w	r8, #15
  407734:	f240 80fb 	bls.w	40792e <_malloc_r+0x4a6>
  407738:	6860      	ldr	r0, [r4, #4]
  40773a:	f1a8 020c 	sub.w	r2, r8, #12
  40773e:	f022 0207 	bic.w	r2, r2, #7
  407742:	eb04 0e02 	add.w	lr, r4, r2
  407746:	f000 0001 	and.w	r0, r0, #1
  40774a:	f04f 0c05 	mov.w	ip, #5
  40774e:	4310      	orrs	r0, r2
  407750:	2a0f      	cmp	r2, #15
  407752:	6060      	str	r0, [r4, #4]
  407754:	f8ce c004 	str.w	ip, [lr, #4]
  407758:	f8ce c008 	str.w	ip, [lr, #8]
  40775c:	f200 8117 	bhi.w	40798e <_malloc_r+0x506>
  407760:	4b1d      	ldr	r3, [pc, #116]	; (4077d8 <_malloc_r+0x350>)
  407762:	68bc      	ldr	r4, [r7, #8]
  407764:	681a      	ldr	r2, [r3, #0]
  407766:	4291      	cmp	r1, r2
  407768:	bf88      	it	hi
  40776a:	6019      	strhi	r1, [r3, #0]
  40776c:	4b1b      	ldr	r3, [pc, #108]	; (4077dc <_malloc_r+0x354>)
  40776e:	681a      	ldr	r2, [r3, #0]
  407770:	4291      	cmp	r1, r2
  407772:	6862      	ldr	r2, [r4, #4]
  407774:	bf88      	it	hi
  407776:	6019      	strhi	r1, [r3, #0]
  407778:	f022 0203 	bic.w	r2, r2, #3
  40777c:	4296      	cmp	r6, r2
  40777e:	eba2 0306 	sub.w	r3, r2, r6
  407782:	d801      	bhi.n	407788 <_malloc_r+0x300>
  407784:	2b0f      	cmp	r3, #15
  407786:	dc04      	bgt.n	407792 <_malloc_r+0x30a>
  407788:	4628      	mov	r0, r5
  40778a:	f000 fa03 	bl	407b94 <__malloc_unlock>
  40778e:	2400      	movs	r4, #0
  407790:	e740      	b.n	407614 <_malloc_r+0x18c>
  407792:	19a2      	adds	r2, r4, r6
  407794:	f043 0301 	orr.w	r3, r3, #1
  407798:	f046 0601 	orr.w	r6, r6, #1
  40779c:	6066      	str	r6, [r4, #4]
  40779e:	4628      	mov	r0, r5
  4077a0:	60ba      	str	r2, [r7, #8]
  4077a2:	6053      	str	r3, [r2, #4]
  4077a4:	f000 f9f6 	bl	407b94 <__malloc_unlock>
  4077a8:	3408      	adds	r4, #8
  4077aa:	4620      	mov	r0, r4
  4077ac:	b003      	add	sp, #12
  4077ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4077b2:	2b14      	cmp	r3, #20
  4077b4:	d971      	bls.n	40789a <_malloc_r+0x412>
  4077b6:	2b54      	cmp	r3, #84	; 0x54
  4077b8:	f200 80a3 	bhi.w	407902 <_malloc_r+0x47a>
  4077bc:	0b33      	lsrs	r3, r6, #12
  4077be:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4077c2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4077c6:	00c3      	lsls	r3, r0, #3
  4077c8:	e680      	b.n	4074cc <_malloc_r+0x44>
  4077ca:	bf00      	nop
  4077cc:	20000648 	.word	0x20000648
  4077d0:	20000d60 	.word	0x20000d60
  4077d4:	20000d30 	.word	0x20000d30
  4077d8:	20000d58 	.word	0x20000d58
  4077dc:	20000d5c 	.word	0x20000d5c
  4077e0:	20000650 	.word	0x20000650
  4077e4:	20000a50 	.word	0x20000a50
  4077e8:	0a5a      	lsrs	r2, r3, #9
  4077ea:	2a04      	cmp	r2, #4
  4077ec:	d95b      	bls.n	4078a6 <_malloc_r+0x41e>
  4077ee:	2a14      	cmp	r2, #20
  4077f0:	f200 80ae 	bhi.w	407950 <_malloc_r+0x4c8>
  4077f4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4077f8:	00c9      	lsls	r1, r1, #3
  4077fa:	325b      	adds	r2, #91	; 0x5b
  4077fc:	eb07 0c01 	add.w	ip, r7, r1
  407800:	5879      	ldr	r1, [r7, r1]
  407802:	f1ac 0c08 	sub.w	ip, ip, #8
  407806:	458c      	cmp	ip, r1
  407808:	f000 8088 	beq.w	40791c <_malloc_r+0x494>
  40780c:	684a      	ldr	r2, [r1, #4]
  40780e:	f022 0203 	bic.w	r2, r2, #3
  407812:	4293      	cmp	r3, r2
  407814:	d273      	bcs.n	4078fe <_malloc_r+0x476>
  407816:	6889      	ldr	r1, [r1, #8]
  407818:	458c      	cmp	ip, r1
  40781a:	d1f7      	bne.n	40780c <_malloc_r+0x384>
  40781c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  407820:	687b      	ldr	r3, [r7, #4]
  407822:	60e2      	str	r2, [r4, #12]
  407824:	f8c4 c008 	str.w	ip, [r4, #8]
  407828:	6094      	str	r4, [r2, #8]
  40782a:	f8cc 400c 	str.w	r4, [ip, #12]
  40782e:	e68f      	b.n	407550 <_malloc_r+0xc8>
  407830:	19a1      	adds	r1, r4, r6
  407832:	f046 0c01 	orr.w	ip, r6, #1
  407836:	f042 0601 	orr.w	r6, r2, #1
  40783a:	f8c4 c004 	str.w	ip, [r4, #4]
  40783e:	4628      	mov	r0, r5
  407840:	6179      	str	r1, [r7, #20]
  407842:	6139      	str	r1, [r7, #16]
  407844:	f8c1 e00c 	str.w	lr, [r1, #12]
  407848:	f8c1 e008 	str.w	lr, [r1, #8]
  40784c:	604e      	str	r6, [r1, #4]
  40784e:	50e2      	str	r2, [r4, r3]
  407850:	f000 f9a0 	bl	407b94 <__malloc_unlock>
  407854:	3408      	adds	r4, #8
  407856:	e6dd      	b.n	407614 <_malloc_r+0x18c>
  407858:	687b      	ldr	r3, [r7, #4]
  40785a:	e679      	b.n	407550 <_malloc_r+0xc8>
  40785c:	f108 0801 	add.w	r8, r8, #1
  407860:	f018 0f03 	tst.w	r8, #3
  407864:	f10c 0c08 	add.w	ip, ip, #8
  407868:	f47f ae85 	bne.w	407576 <_malloc_r+0xee>
  40786c:	e02d      	b.n	4078ca <_malloc_r+0x442>
  40786e:	68dc      	ldr	r4, [r3, #12]
  407870:	42a3      	cmp	r3, r4
  407872:	bf08      	it	eq
  407874:	3002      	addeq	r0, #2
  407876:	f43f ae3e 	beq.w	4074f6 <_malloc_r+0x6e>
  40787a:	e6bb      	b.n	4075f4 <_malloc_r+0x16c>
  40787c:	4419      	add	r1, r3
  40787e:	461c      	mov	r4, r3
  407880:	684a      	ldr	r2, [r1, #4]
  407882:	68db      	ldr	r3, [r3, #12]
  407884:	f854 6f08 	ldr.w	r6, [r4, #8]!
  407888:	f042 0201 	orr.w	r2, r2, #1
  40788c:	604a      	str	r2, [r1, #4]
  40788e:	4628      	mov	r0, r5
  407890:	60f3      	str	r3, [r6, #12]
  407892:	609e      	str	r6, [r3, #8]
  407894:	f000 f97e 	bl	407b94 <__malloc_unlock>
  407898:	e6bc      	b.n	407614 <_malloc_r+0x18c>
  40789a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40789e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4078a2:	00c3      	lsls	r3, r0, #3
  4078a4:	e612      	b.n	4074cc <_malloc_r+0x44>
  4078a6:	099a      	lsrs	r2, r3, #6
  4078a8:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4078ac:	00c9      	lsls	r1, r1, #3
  4078ae:	3238      	adds	r2, #56	; 0x38
  4078b0:	e7a4      	b.n	4077fc <_malloc_r+0x374>
  4078b2:	42bc      	cmp	r4, r7
  4078b4:	d054      	beq.n	407960 <_malloc_r+0x4d8>
  4078b6:	68bc      	ldr	r4, [r7, #8]
  4078b8:	6862      	ldr	r2, [r4, #4]
  4078ba:	f022 0203 	bic.w	r2, r2, #3
  4078be:	e75d      	b.n	40777c <_malloc_r+0x2f4>
  4078c0:	f859 3908 	ldr.w	r3, [r9], #-8
  4078c4:	4599      	cmp	r9, r3
  4078c6:	f040 8086 	bne.w	4079d6 <_malloc_r+0x54e>
  4078ca:	f010 0f03 	tst.w	r0, #3
  4078ce:	f100 30ff 	add.w	r0, r0, #4294967295
  4078d2:	d1f5      	bne.n	4078c0 <_malloc_r+0x438>
  4078d4:	687b      	ldr	r3, [r7, #4]
  4078d6:	ea23 0304 	bic.w	r3, r3, r4
  4078da:	607b      	str	r3, [r7, #4]
  4078dc:	0064      	lsls	r4, r4, #1
  4078de:	429c      	cmp	r4, r3
  4078e0:	f63f aec7 	bhi.w	407672 <_malloc_r+0x1ea>
  4078e4:	2c00      	cmp	r4, #0
  4078e6:	f43f aec4 	beq.w	407672 <_malloc_r+0x1ea>
  4078ea:	421c      	tst	r4, r3
  4078ec:	4640      	mov	r0, r8
  4078ee:	f47f ae3e 	bne.w	40756e <_malloc_r+0xe6>
  4078f2:	0064      	lsls	r4, r4, #1
  4078f4:	421c      	tst	r4, r3
  4078f6:	f100 0004 	add.w	r0, r0, #4
  4078fa:	d0fa      	beq.n	4078f2 <_malloc_r+0x46a>
  4078fc:	e637      	b.n	40756e <_malloc_r+0xe6>
  4078fe:	468c      	mov	ip, r1
  407900:	e78c      	b.n	40781c <_malloc_r+0x394>
  407902:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  407906:	d815      	bhi.n	407934 <_malloc_r+0x4ac>
  407908:	0bf3      	lsrs	r3, r6, #15
  40790a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40790e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  407912:	00c3      	lsls	r3, r0, #3
  407914:	e5da      	b.n	4074cc <_malloc_r+0x44>
  407916:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40791a:	e6ed      	b.n	4076f8 <_malloc_r+0x270>
  40791c:	687b      	ldr	r3, [r7, #4]
  40791e:	1092      	asrs	r2, r2, #2
  407920:	2101      	movs	r1, #1
  407922:	fa01 f202 	lsl.w	r2, r1, r2
  407926:	4313      	orrs	r3, r2
  407928:	607b      	str	r3, [r7, #4]
  40792a:	4662      	mov	r2, ip
  40792c:	e779      	b.n	407822 <_malloc_r+0x39a>
  40792e:	2301      	movs	r3, #1
  407930:	6053      	str	r3, [r2, #4]
  407932:	e729      	b.n	407788 <_malloc_r+0x300>
  407934:	f240 5254 	movw	r2, #1364	; 0x554
  407938:	4293      	cmp	r3, r2
  40793a:	d822      	bhi.n	407982 <_malloc_r+0x4fa>
  40793c:	0cb3      	lsrs	r3, r6, #18
  40793e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  407942:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  407946:	00c3      	lsls	r3, r0, #3
  407948:	e5c0      	b.n	4074cc <_malloc_r+0x44>
  40794a:	f103 0b10 	add.w	fp, r3, #16
  40794e:	e6ae      	b.n	4076ae <_malloc_r+0x226>
  407950:	2a54      	cmp	r2, #84	; 0x54
  407952:	d829      	bhi.n	4079a8 <_malloc_r+0x520>
  407954:	0b1a      	lsrs	r2, r3, #12
  407956:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40795a:	00c9      	lsls	r1, r1, #3
  40795c:	326e      	adds	r2, #110	; 0x6e
  40795e:	e74d      	b.n	4077fc <_malloc_r+0x374>
  407960:	4b20      	ldr	r3, [pc, #128]	; (4079e4 <_malloc_r+0x55c>)
  407962:	6819      	ldr	r1, [r3, #0]
  407964:	4459      	add	r1, fp
  407966:	6019      	str	r1, [r3, #0]
  407968:	e6b2      	b.n	4076d0 <_malloc_r+0x248>
  40796a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40796e:	2800      	cmp	r0, #0
  407970:	f47f aeae 	bne.w	4076d0 <_malloc_r+0x248>
  407974:	eb08 030b 	add.w	r3, r8, fp
  407978:	68ba      	ldr	r2, [r7, #8]
  40797a:	f043 0301 	orr.w	r3, r3, #1
  40797e:	6053      	str	r3, [r2, #4]
  407980:	e6ee      	b.n	407760 <_malloc_r+0x2d8>
  407982:	207f      	movs	r0, #127	; 0x7f
  407984:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  407988:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40798c:	e59e      	b.n	4074cc <_malloc_r+0x44>
  40798e:	f104 0108 	add.w	r1, r4, #8
  407992:	4628      	mov	r0, r5
  407994:	9300      	str	r3, [sp, #0]
  407996:	f7ff fa59 	bl	406e4c <_free_r>
  40799a:	9b00      	ldr	r3, [sp, #0]
  40799c:	6819      	ldr	r1, [r3, #0]
  40799e:	e6df      	b.n	407760 <_malloc_r+0x2d8>
  4079a0:	2001      	movs	r0, #1
  4079a2:	f04f 0900 	mov.w	r9, #0
  4079a6:	e6bc      	b.n	407722 <_malloc_r+0x29a>
  4079a8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4079ac:	d805      	bhi.n	4079ba <_malloc_r+0x532>
  4079ae:	0bda      	lsrs	r2, r3, #15
  4079b0:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4079b4:	00c9      	lsls	r1, r1, #3
  4079b6:	3277      	adds	r2, #119	; 0x77
  4079b8:	e720      	b.n	4077fc <_malloc_r+0x374>
  4079ba:	f240 5154 	movw	r1, #1364	; 0x554
  4079be:	428a      	cmp	r2, r1
  4079c0:	d805      	bhi.n	4079ce <_malloc_r+0x546>
  4079c2:	0c9a      	lsrs	r2, r3, #18
  4079c4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4079c8:	00c9      	lsls	r1, r1, #3
  4079ca:	327c      	adds	r2, #124	; 0x7c
  4079cc:	e716      	b.n	4077fc <_malloc_r+0x374>
  4079ce:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4079d2:	227e      	movs	r2, #126	; 0x7e
  4079d4:	e712      	b.n	4077fc <_malloc_r+0x374>
  4079d6:	687b      	ldr	r3, [r7, #4]
  4079d8:	e780      	b.n	4078dc <_malloc_r+0x454>
  4079da:	08f0      	lsrs	r0, r6, #3
  4079dc:	f106 0308 	add.w	r3, r6, #8
  4079e0:	e600      	b.n	4075e4 <_malloc_r+0x15c>
  4079e2:	bf00      	nop
  4079e4:	20000d30 	.word	0x20000d30

004079e8 <__ascii_mbtowc>:
  4079e8:	b082      	sub	sp, #8
  4079ea:	b149      	cbz	r1, 407a00 <__ascii_mbtowc+0x18>
  4079ec:	b15a      	cbz	r2, 407a06 <__ascii_mbtowc+0x1e>
  4079ee:	b16b      	cbz	r3, 407a0c <__ascii_mbtowc+0x24>
  4079f0:	7813      	ldrb	r3, [r2, #0]
  4079f2:	600b      	str	r3, [r1, #0]
  4079f4:	7812      	ldrb	r2, [r2, #0]
  4079f6:	1c10      	adds	r0, r2, #0
  4079f8:	bf18      	it	ne
  4079fa:	2001      	movne	r0, #1
  4079fc:	b002      	add	sp, #8
  4079fe:	4770      	bx	lr
  407a00:	a901      	add	r1, sp, #4
  407a02:	2a00      	cmp	r2, #0
  407a04:	d1f3      	bne.n	4079ee <__ascii_mbtowc+0x6>
  407a06:	4610      	mov	r0, r2
  407a08:	b002      	add	sp, #8
  407a0a:	4770      	bx	lr
  407a0c:	f06f 0001 	mvn.w	r0, #1
  407a10:	e7f4      	b.n	4079fc <__ascii_mbtowc+0x14>
  407a12:	bf00      	nop
	...

00407a20 <memchr>:
  407a20:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407a24:	2a10      	cmp	r2, #16
  407a26:	db2b      	blt.n	407a80 <memchr+0x60>
  407a28:	f010 0f07 	tst.w	r0, #7
  407a2c:	d008      	beq.n	407a40 <memchr+0x20>
  407a2e:	f810 3b01 	ldrb.w	r3, [r0], #1
  407a32:	3a01      	subs	r2, #1
  407a34:	428b      	cmp	r3, r1
  407a36:	d02d      	beq.n	407a94 <memchr+0x74>
  407a38:	f010 0f07 	tst.w	r0, #7
  407a3c:	b342      	cbz	r2, 407a90 <memchr+0x70>
  407a3e:	d1f6      	bne.n	407a2e <memchr+0xe>
  407a40:	b4f0      	push	{r4, r5, r6, r7}
  407a42:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  407a46:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  407a4a:	f022 0407 	bic.w	r4, r2, #7
  407a4e:	f07f 0700 	mvns.w	r7, #0
  407a52:	2300      	movs	r3, #0
  407a54:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  407a58:	3c08      	subs	r4, #8
  407a5a:	ea85 0501 	eor.w	r5, r5, r1
  407a5e:	ea86 0601 	eor.w	r6, r6, r1
  407a62:	fa85 f547 	uadd8	r5, r5, r7
  407a66:	faa3 f587 	sel	r5, r3, r7
  407a6a:	fa86 f647 	uadd8	r6, r6, r7
  407a6e:	faa5 f687 	sel	r6, r5, r7
  407a72:	b98e      	cbnz	r6, 407a98 <memchr+0x78>
  407a74:	d1ee      	bne.n	407a54 <memchr+0x34>
  407a76:	bcf0      	pop	{r4, r5, r6, r7}
  407a78:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407a7c:	f002 0207 	and.w	r2, r2, #7
  407a80:	b132      	cbz	r2, 407a90 <memchr+0x70>
  407a82:	f810 3b01 	ldrb.w	r3, [r0], #1
  407a86:	3a01      	subs	r2, #1
  407a88:	ea83 0301 	eor.w	r3, r3, r1
  407a8c:	b113      	cbz	r3, 407a94 <memchr+0x74>
  407a8e:	d1f8      	bne.n	407a82 <memchr+0x62>
  407a90:	2000      	movs	r0, #0
  407a92:	4770      	bx	lr
  407a94:	3801      	subs	r0, #1
  407a96:	4770      	bx	lr
  407a98:	2d00      	cmp	r5, #0
  407a9a:	bf06      	itte	eq
  407a9c:	4635      	moveq	r5, r6
  407a9e:	3803      	subeq	r0, #3
  407aa0:	3807      	subne	r0, #7
  407aa2:	f015 0f01 	tst.w	r5, #1
  407aa6:	d107      	bne.n	407ab8 <memchr+0x98>
  407aa8:	3001      	adds	r0, #1
  407aaa:	f415 7f80 	tst.w	r5, #256	; 0x100
  407aae:	bf02      	ittt	eq
  407ab0:	3001      	addeq	r0, #1
  407ab2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407ab6:	3001      	addeq	r0, #1
  407ab8:	bcf0      	pop	{r4, r5, r6, r7}
  407aba:	3801      	subs	r0, #1
  407abc:	4770      	bx	lr
  407abe:	bf00      	nop

00407ac0 <memmove>:
  407ac0:	4288      	cmp	r0, r1
  407ac2:	b5f0      	push	{r4, r5, r6, r7, lr}
  407ac4:	d90d      	bls.n	407ae2 <memmove+0x22>
  407ac6:	188b      	adds	r3, r1, r2
  407ac8:	4298      	cmp	r0, r3
  407aca:	d20a      	bcs.n	407ae2 <memmove+0x22>
  407acc:	1884      	adds	r4, r0, r2
  407ace:	2a00      	cmp	r2, #0
  407ad0:	d051      	beq.n	407b76 <memmove+0xb6>
  407ad2:	4622      	mov	r2, r4
  407ad4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407ad8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407adc:	4299      	cmp	r1, r3
  407ade:	d1f9      	bne.n	407ad4 <memmove+0x14>
  407ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407ae2:	2a0f      	cmp	r2, #15
  407ae4:	d948      	bls.n	407b78 <memmove+0xb8>
  407ae6:	ea41 0300 	orr.w	r3, r1, r0
  407aea:	079b      	lsls	r3, r3, #30
  407aec:	d146      	bne.n	407b7c <memmove+0xbc>
  407aee:	f100 0410 	add.w	r4, r0, #16
  407af2:	f101 0310 	add.w	r3, r1, #16
  407af6:	4615      	mov	r5, r2
  407af8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407afc:	f844 6c10 	str.w	r6, [r4, #-16]
  407b00:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407b04:	f844 6c0c 	str.w	r6, [r4, #-12]
  407b08:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407b0c:	f844 6c08 	str.w	r6, [r4, #-8]
  407b10:	3d10      	subs	r5, #16
  407b12:	f853 6c04 	ldr.w	r6, [r3, #-4]
  407b16:	f844 6c04 	str.w	r6, [r4, #-4]
  407b1a:	2d0f      	cmp	r5, #15
  407b1c:	f103 0310 	add.w	r3, r3, #16
  407b20:	f104 0410 	add.w	r4, r4, #16
  407b24:	d8e8      	bhi.n	407af8 <memmove+0x38>
  407b26:	f1a2 0310 	sub.w	r3, r2, #16
  407b2a:	f023 030f 	bic.w	r3, r3, #15
  407b2e:	f002 0e0f 	and.w	lr, r2, #15
  407b32:	3310      	adds	r3, #16
  407b34:	f1be 0f03 	cmp.w	lr, #3
  407b38:	4419      	add	r1, r3
  407b3a:	4403      	add	r3, r0
  407b3c:	d921      	bls.n	407b82 <memmove+0xc2>
  407b3e:	1f1e      	subs	r6, r3, #4
  407b40:	460d      	mov	r5, r1
  407b42:	4674      	mov	r4, lr
  407b44:	3c04      	subs	r4, #4
  407b46:	f855 7b04 	ldr.w	r7, [r5], #4
  407b4a:	f846 7f04 	str.w	r7, [r6, #4]!
  407b4e:	2c03      	cmp	r4, #3
  407b50:	d8f8      	bhi.n	407b44 <memmove+0x84>
  407b52:	f1ae 0404 	sub.w	r4, lr, #4
  407b56:	f024 0403 	bic.w	r4, r4, #3
  407b5a:	3404      	adds	r4, #4
  407b5c:	4421      	add	r1, r4
  407b5e:	4423      	add	r3, r4
  407b60:	f002 0203 	and.w	r2, r2, #3
  407b64:	b162      	cbz	r2, 407b80 <memmove+0xc0>
  407b66:	3b01      	subs	r3, #1
  407b68:	440a      	add	r2, r1
  407b6a:	f811 4b01 	ldrb.w	r4, [r1], #1
  407b6e:	f803 4f01 	strb.w	r4, [r3, #1]!
  407b72:	428a      	cmp	r2, r1
  407b74:	d1f9      	bne.n	407b6a <memmove+0xaa>
  407b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407b78:	4603      	mov	r3, r0
  407b7a:	e7f3      	b.n	407b64 <memmove+0xa4>
  407b7c:	4603      	mov	r3, r0
  407b7e:	e7f2      	b.n	407b66 <memmove+0xa6>
  407b80:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407b82:	4672      	mov	r2, lr
  407b84:	e7ee      	b.n	407b64 <memmove+0xa4>
  407b86:	bf00      	nop

00407b88 <__malloc_lock>:
  407b88:	4801      	ldr	r0, [pc, #4]	; (407b90 <__malloc_lock+0x8>)
  407b8a:	f7ff bbf9 	b.w	407380 <__retarget_lock_acquire_recursive>
  407b8e:	bf00      	nop
  407b90:	20000e5c 	.word	0x20000e5c

00407b94 <__malloc_unlock>:
  407b94:	4801      	ldr	r0, [pc, #4]	; (407b9c <__malloc_unlock+0x8>)
  407b96:	f7ff bbf5 	b.w	407384 <__retarget_lock_release_recursive>
  407b9a:	bf00      	nop
  407b9c:	20000e5c 	.word	0x20000e5c

00407ba0 <_realloc_r>:
  407ba0:	2900      	cmp	r1, #0
  407ba2:	f000 8095 	beq.w	407cd0 <_realloc_r+0x130>
  407ba6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407baa:	460d      	mov	r5, r1
  407bac:	4616      	mov	r6, r2
  407bae:	b083      	sub	sp, #12
  407bb0:	4680      	mov	r8, r0
  407bb2:	f106 070b 	add.w	r7, r6, #11
  407bb6:	f7ff ffe7 	bl	407b88 <__malloc_lock>
  407bba:	f855 ec04 	ldr.w	lr, [r5, #-4]
  407bbe:	2f16      	cmp	r7, #22
  407bc0:	f02e 0403 	bic.w	r4, lr, #3
  407bc4:	f1a5 0908 	sub.w	r9, r5, #8
  407bc8:	d83c      	bhi.n	407c44 <_realloc_r+0xa4>
  407bca:	2210      	movs	r2, #16
  407bcc:	4617      	mov	r7, r2
  407bce:	42be      	cmp	r6, r7
  407bd0:	d83d      	bhi.n	407c4e <_realloc_r+0xae>
  407bd2:	4294      	cmp	r4, r2
  407bd4:	da43      	bge.n	407c5e <_realloc_r+0xbe>
  407bd6:	4bc4      	ldr	r3, [pc, #784]	; (407ee8 <_realloc_r+0x348>)
  407bd8:	6899      	ldr	r1, [r3, #8]
  407bda:	eb09 0004 	add.w	r0, r9, r4
  407bde:	4288      	cmp	r0, r1
  407be0:	f000 80b4 	beq.w	407d4c <_realloc_r+0x1ac>
  407be4:	6843      	ldr	r3, [r0, #4]
  407be6:	f023 0101 	bic.w	r1, r3, #1
  407bea:	4401      	add	r1, r0
  407bec:	6849      	ldr	r1, [r1, #4]
  407bee:	07c9      	lsls	r1, r1, #31
  407bf0:	d54c      	bpl.n	407c8c <_realloc_r+0xec>
  407bf2:	f01e 0f01 	tst.w	lr, #1
  407bf6:	f000 809b 	beq.w	407d30 <_realloc_r+0x190>
  407bfa:	4631      	mov	r1, r6
  407bfc:	4640      	mov	r0, r8
  407bfe:	f7ff fc43 	bl	407488 <_malloc_r>
  407c02:	4606      	mov	r6, r0
  407c04:	2800      	cmp	r0, #0
  407c06:	d03a      	beq.n	407c7e <_realloc_r+0xde>
  407c08:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407c0c:	f023 0301 	bic.w	r3, r3, #1
  407c10:	444b      	add	r3, r9
  407c12:	f1a0 0208 	sub.w	r2, r0, #8
  407c16:	429a      	cmp	r2, r3
  407c18:	f000 8121 	beq.w	407e5e <_realloc_r+0x2be>
  407c1c:	1f22      	subs	r2, r4, #4
  407c1e:	2a24      	cmp	r2, #36	; 0x24
  407c20:	f200 8107 	bhi.w	407e32 <_realloc_r+0x292>
  407c24:	2a13      	cmp	r2, #19
  407c26:	f200 80db 	bhi.w	407de0 <_realloc_r+0x240>
  407c2a:	4603      	mov	r3, r0
  407c2c:	462a      	mov	r2, r5
  407c2e:	6811      	ldr	r1, [r2, #0]
  407c30:	6019      	str	r1, [r3, #0]
  407c32:	6851      	ldr	r1, [r2, #4]
  407c34:	6059      	str	r1, [r3, #4]
  407c36:	6892      	ldr	r2, [r2, #8]
  407c38:	609a      	str	r2, [r3, #8]
  407c3a:	4629      	mov	r1, r5
  407c3c:	4640      	mov	r0, r8
  407c3e:	f7ff f905 	bl	406e4c <_free_r>
  407c42:	e01c      	b.n	407c7e <_realloc_r+0xde>
  407c44:	f027 0707 	bic.w	r7, r7, #7
  407c48:	2f00      	cmp	r7, #0
  407c4a:	463a      	mov	r2, r7
  407c4c:	dabf      	bge.n	407bce <_realloc_r+0x2e>
  407c4e:	2600      	movs	r6, #0
  407c50:	230c      	movs	r3, #12
  407c52:	4630      	mov	r0, r6
  407c54:	f8c8 3000 	str.w	r3, [r8]
  407c58:	b003      	add	sp, #12
  407c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c5e:	462e      	mov	r6, r5
  407c60:	1be3      	subs	r3, r4, r7
  407c62:	2b0f      	cmp	r3, #15
  407c64:	d81e      	bhi.n	407ca4 <_realloc_r+0x104>
  407c66:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407c6a:	f003 0301 	and.w	r3, r3, #1
  407c6e:	4323      	orrs	r3, r4
  407c70:	444c      	add	r4, r9
  407c72:	f8c9 3004 	str.w	r3, [r9, #4]
  407c76:	6863      	ldr	r3, [r4, #4]
  407c78:	f043 0301 	orr.w	r3, r3, #1
  407c7c:	6063      	str	r3, [r4, #4]
  407c7e:	4640      	mov	r0, r8
  407c80:	f7ff ff88 	bl	407b94 <__malloc_unlock>
  407c84:	4630      	mov	r0, r6
  407c86:	b003      	add	sp, #12
  407c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c8c:	f023 0303 	bic.w	r3, r3, #3
  407c90:	18e1      	adds	r1, r4, r3
  407c92:	4291      	cmp	r1, r2
  407c94:	db1f      	blt.n	407cd6 <_realloc_r+0x136>
  407c96:	68c3      	ldr	r3, [r0, #12]
  407c98:	6882      	ldr	r2, [r0, #8]
  407c9a:	462e      	mov	r6, r5
  407c9c:	60d3      	str	r3, [r2, #12]
  407c9e:	460c      	mov	r4, r1
  407ca0:	609a      	str	r2, [r3, #8]
  407ca2:	e7dd      	b.n	407c60 <_realloc_r+0xc0>
  407ca4:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407ca8:	eb09 0107 	add.w	r1, r9, r7
  407cac:	f002 0201 	and.w	r2, r2, #1
  407cb0:	444c      	add	r4, r9
  407cb2:	f043 0301 	orr.w	r3, r3, #1
  407cb6:	4317      	orrs	r7, r2
  407cb8:	f8c9 7004 	str.w	r7, [r9, #4]
  407cbc:	604b      	str	r3, [r1, #4]
  407cbe:	6863      	ldr	r3, [r4, #4]
  407cc0:	f043 0301 	orr.w	r3, r3, #1
  407cc4:	3108      	adds	r1, #8
  407cc6:	6063      	str	r3, [r4, #4]
  407cc8:	4640      	mov	r0, r8
  407cca:	f7ff f8bf 	bl	406e4c <_free_r>
  407cce:	e7d6      	b.n	407c7e <_realloc_r+0xde>
  407cd0:	4611      	mov	r1, r2
  407cd2:	f7ff bbd9 	b.w	407488 <_malloc_r>
  407cd6:	f01e 0f01 	tst.w	lr, #1
  407cda:	d18e      	bne.n	407bfa <_realloc_r+0x5a>
  407cdc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407ce0:	eba9 0a01 	sub.w	sl, r9, r1
  407ce4:	f8da 1004 	ldr.w	r1, [sl, #4]
  407ce8:	f021 0103 	bic.w	r1, r1, #3
  407cec:	440b      	add	r3, r1
  407cee:	4423      	add	r3, r4
  407cf0:	4293      	cmp	r3, r2
  407cf2:	db25      	blt.n	407d40 <_realloc_r+0x1a0>
  407cf4:	68c2      	ldr	r2, [r0, #12]
  407cf6:	6881      	ldr	r1, [r0, #8]
  407cf8:	4656      	mov	r6, sl
  407cfa:	60ca      	str	r2, [r1, #12]
  407cfc:	6091      	str	r1, [r2, #8]
  407cfe:	f8da 100c 	ldr.w	r1, [sl, #12]
  407d02:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407d06:	1f22      	subs	r2, r4, #4
  407d08:	2a24      	cmp	r2, #36	; 0x24
  407d0a:	60c1      	str	r1, [r0, #12]
  407d0c:	6088      	str	r0, [r1, #8]
  407d0e:	f200 8094 	bhi.w	407e3a <_realloc_r+0x29a>
  407d12:	2a13      	cmp	r2, #19
  407d14:	d96f      	bls.n	407df6 <_realloc_r+0x256>
  407d16:	6829      	ldr	r1, [r5, #0]
  407d18:	f8ca 1008 	str.w	r1, [sl, #8]
  407d1c:	6869      	ldr	r1, [r5, #4]
  407d1e:	f8ca 100c 	str.w	r1, [sl, #12]
  407d22:	2a1b      	cmp	r2, #27
  407d24:	f200 80a2 	bhi.w	407e6c <_realloc_r+0x2cc>
  407d28:	3508      	adds	r5, #8
  407d2a:	f10a 0210 	add.w	r2, sl, #16
  407d2e:	e063      	b.n	407df8 <_realloc_r+0x258>
  407d30:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407d34:	eba9 0a03 	sub.w	sl, r9, r3
  407d38:	f8da 1004 	ldr.w	r1, [sl, #4]
  407d3c:	f021 0103 	bic.w	r1, r1, #3
  407d40:	1863      	adds	r3, r4, r1
  407d42:	4293      	cmp	r3, r2
  407d44:	f6ff af59 	blt.w	407bfa <_realloc_r+0x5a>
  407d48:	4656      	mov	r6, sl
  407d4a:	e7d8      	b.n	407cfe <_realloc_r+0x15e>
  407d4c:	6841      	ldr	r1, [r0, #4]
  407d4e:	f021 0b03 	bic.w	fp, r1, #3
  407d52:	44a3      	add	fp, r4
  407d54:	f107 0010 	add.w	r0, r7, #16
  407d58:	4583      	cmp	fp, r0
  407d5a:	da56      	bge.n	407e0a <_realloc_r+0x26a>
  407d5c:	f01e 0f01 	tst.w	lr, #1
  407d60:	f47f af4b 	bne.w	407bfa <_realloc_r+0x5a>
  407d64:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407d68:	eba9 0a01 	sub.w	sl, r9, r1
  407d6c:	f8da 1004 	ldr.w	r1, [sl, #4]
  407d70:	f021 0103 	bic.w	r1, r1, #3
  407d74:	448b      	add	fp, r1
  407d76:	4558      	cmp	r0, fp
  407d78:	dce2      	bgt.n	407d40 <_realloc_r+0x1a0>
  407d7a:	4656      	mov	r6, sl
  407d7c:	f8da 100c 	ldr.w	r1, [sl, #12]
  407d80:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407d84:	1f22      	subs	r2, r4, #4
  407d86:	2a24      	cmp	r2, #36	; 0x24
  407d88:	60c1      	str	r1, [r0, #12]
  407d8a:	6088      	str	r0, [r1, #8]
  407d8c:	f200 808f 	bhi.w	407eae <_realloc_r+0x30e>
  407d90:	2a13      	cmp	r2, #19
  407d92:	f240 808a 	bls.w	407eaa <_realloc_r+0x30a>
  407d96:	6829      	ldr	r1, [r5, #0]
  407d98:	f8ca 1008 	str.w	r1, [sl, #8]
  407d9c:	6869      	ldr	r1, [r5, #4]
  407d9e:	f8ca 100c 	str.w	r1, [sl, #12]
  407da2:	2a1b      	cmp	r2, #27
  407da4:	f200 808a 	bhi.w	407ebc <_realloc_r+0x31c>
  407da8:	3508      	adds	r5, #8
  407daa:	f10a 0210 	add.w	r2, sl, #16
  407dae:	6829      	ldr	r1, [r5, #0]
  407db0:	6011      	str	r1, [r2, #0]
  407db2:	6869      	ldr	r1, [r5, #4]
  407db4:	6051      	str	r1, [r2, #4]
  407db6:	68a9      	ldr	r1, [r5, #8]
  407db8:	6091      	str	r1, [r2, #8]
  407dba:	eb0a 0107 	add.w	r1, sl, r7
  407dbe:	ebab 0207 	sub.w	r2, fp, r7
  407dc2:	f042 0201 	orr.w	r2, r2, #1
  407dc6:	6099      	str	r1, [r3, #8]
  407dc8:	604a      	str	r2, [r1, #4]
  407dca:	f8da 3004 	ldr.w	r3, [sl, #4]
  407dce:	f003 0301 	and.w	r3, r3, #1
  407dd2:	431f      	orrs	r7, r3
  407dd4:	4640      	mov	r0, r8
  407dd6:	f8ca 7004 	str.w	r7, [sl, #4]
  407dda:	f7ff fedb 	bl	407b94 <__malloc_unlock>
  407dde:	e751      	b.n	407c84 <_realloc_r+0xe4>
  407de0:	682b      	ldr	r3, [r5, #0]
  407de2:	6003      	str	r3, [r0, #0]
  407de4:	686b      	ldr	r3, [r5, #4]
  407de6:	6043      	str	r3, [r0, #4]
  407de8:	2a1b      	cmp	r2, #27
  407dea:	d82d      	bhi.n	407e48 <_realloc_r+0x2a8>
  407dec:	f100 0308 	add.w	r3, r0, #8
  407df0:	f105 0208 	add.w	r2, r5, #8
  407df4:	e71b      	b.n	407c2e <_realloc_r+0x8e>
  407df6:	4632      	mov	r2, r6
  407df8:	6829      	ldr	r1, [r5, #0]
  407dfa:	6011      	str	r1, [r2, #0]
  407dfc:	6869      	ldr	r1, [r5, #4]
  407dfe:	6051      	str	r1, [r2, #4]
  407e00:	68a9      	ldr	r1, [r5, #8]
  407e02:	6091      	str	r1, [r2, #8]
  407e04:	461c      	mov	r4, r3
  407e06:	46d1      	mov	r9, sl
  407e08:	e72a      	b.n	407c60 <_realloc_r+0xc0>
  407e0a:	eb09 0107 	add.w	r1, r9, r7
  407e0e:	ebab 0b07 	sub.w	fp, fp, r7
  407e12:	f04b 0201 	orr.w	r2, fp, #1
  407e16:	6099      	str	r1, [r3, #8]
  407e18:	604a      	str	r2, [r1, #4]
  407e1a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407e1e:	f003 0301 	and.w	r3, r3, #1
  407e22:	431f      	orrs	r7, r3
  407e24:	4640      	mov	r0, r8
  407e26:	f845 7c04 	str.w	r7, [r5, #-4]
  407e2a:	f7ff feb3 	bl	407b94 <__malloc_unlock>
  407e2e:	462e      	mov	r6, r5
  407e30:	e728      	b.n	407c84 <_realloc_r+0xe4>
  407e32:	4629      	mov	r1, r5
  407e34:	f7ff fe44 	bl	407ac0 <memmove>
  407e38:	e6ff      	b.n	407c3a <_realloc_r+0x9a>
  407e3a:	4629      	mov	r1, r5
  407e3c:	4630      	mov	r0, r6
  407e3e:	461c      	mov	r4, r3
  407e40:	46d1      	mov	r9, sl
  407e42:	f7ff fe3d 	bl	407ac0 <memmove>
  407e46:	e70b      	b.n	407c60 <_realloc_r+0xc0>
  407e48:	68ab      	ldr	r3, [r5, #8]
  407e4a:	6083      	str	r3, [r0, #8]
  407e4c:	68eb      	ldr	r3, [r5, #12]
  407e4e:	60c3      	str	r3, [r0, #12]
  407e50:	2a24      	cmp	r2, #36	; 0x24
  407e52:	d017      	beq.n	407e84 <_realloc_r+0x2e4>
  407e54:	f100 0310 	add.w	r3, r0, #16
  407e58:	f105 0210 	add.w	r2, r5, #16
  407e5c:	e6e7      	b.n	407c2e <_realloc_r+0x8e>
  407e5e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407e62:	f023 0303 	bic.w	r3, r3, #3
  407e66:	441c      	add	r4, r3
  407e68:	462e      	mov	r6, r5
  407e6a:	e6f9      	b.n	407c60 <_realloc_r+0xc0>
  407e6c:	68a9      	ldr	r1, [r5, #8]
  407e6e:	f8ca 1010 	str.w	r1, [sl, #16]
  407e72:	68e9      	ldr	r1, [r5, #12]
  407e74:	f8ca 1014 	str.w	r1, [sl, #20]
  407e78:	2a24      	cmp	r2, #36	; 0x24
  407e7a:	d00c      	beq.n	407e96 <_realloc_r+0x2f6>
  407e7c:	3510      	adds	r5, #16
  407e7e:	f10a 0218 	add.w	r2, sl, #24
  407e82:	e7b9      	b.n	407df8 <_realloc_r+0x258>
  407e84:	692b      	ldr	r3, [r5, #16]
  407e86:	6103      	str	r3, [r0, #16]
  407e88:	696b      	ldr	r3, [r5, #20]
  407e8a:	6143      	str	r3, [r0, #20]
  407e8c:	f105 0218 	add.w	r2, r5, #24
  407e90:	f100 0318 	add.w	r3, r0, #24
  407e94:	e6cb      	b.n	407c2e <_realloc_r+0x8e>
  407e96:	692a      	ldr	r2, [r5, #16]
  407e98:	f8ca 2018 	str.w	r2, [sl, #24]
  407e9c:	696a      	ldr	r2, [r5, #20]
  407e9e:	f8ca 201c 	str.w	r2, [sl, #28]
  407ea2:	3518      	adds	r5, #24
  407ea4:	f10a 0220 	add.w	r2, sl, #32
  407ea8:	e7a6      	b.n	407df8 <_realloc_r+0x258>
  407eaa:	4632      	mov	r2, r6
  407eac:	e77f      	b.n	407dae <_realloc_r+0x20e>
  407eae:	4629      	mov	r1, r5
  407eb0:	4630      	mov	r0, r6
  407eb2:	9301      	str	r3, [sp, #4]
  407eb4:	f7ff fe04 	bl	407ac0 <memmove>
  407eb8:	9b01      	ldr	r3, [sp, #4]
  407eba:	e77e      	b.n	407dba <_realloc_r+0x21a>
  407ebc:	68a9      	ldr	r1, [r5, #8]
  407ebe:	f8ca 1010 	str.w	r1, [sl, #16]
  407ec2:	68e9      	ldr	r1, [r5, #12]
  407ec4:	f8ca 1014 	str.w	r1, [sl, #20]
  407ec8:	2a24      	cmp	r2, #36	; 0x24
  407eca:	d003      	beq.n	407ed4 <_realloc_r+0x334>
  407ecc:	3510      	adds	r5, #16
  407ece:	f10a 0218 	add.w	r2, sl, #24
  407ed2:	e76c      	b.n	407dae <_realloc_r+0x20e>
  407ed4:	692a      	ldr	r2, [r5, #16]
  407ed6:	f8ca 2018 	str.w	r2, [sl, #24]
  407eda:	696a      	ldr	r2, [r5, #20]
  407edc:	f8ca 201c 	str.w	r2, [sl, #28]
  407ee0:	3518      	adds	r5, #24
  407ee2:	f10a 0220 	add.w	r2, sl, #32
  407ee6:	e762      	b.n	407dae <_realloc_r+0x20e>
  407ee8:	20000648 	.word	0x20000648

00407eec <_sbrk_r>:
  407eec:	b538      	push	{r3, r4, r5, lr}
  407eee:	4c07      	ldr	r4, [pc, #28]	; (407f0c <_sbrk_r+0x20>)
  407ef0:	2300      	movs	r3, #0
  407ef2:	4605      	mov	r5, r0
  407ef4:	4608      	mov	r0, r1
  407ef6:	6023      	str	r3, [r4, #0]
  407ef8:	f7fd f99c 	bl	405234 <_sbrk>
  407efc:	1c43      	adds	r3, r0, #1
  407efe:	d000      	beq.n	407f02 <_sbrk_r+0x16>
  407f00:	bd38      	pop	{r3, r4, r5, pc}
  407f02:	6823      	ldr	r3, [r4, #0]
  407f04:	2b00      	cmp	r3, #0
  407f06:	d0fb      	beq.n	407f00 <_sbrk_r+0x14>
  407f08:	602b      	str	r3, [r5, #0]
  407f0a:	bd38      	pop	{r3, r4, r5, pc}
  407f0c:	20000e70 	.word	0x20000e70

00407f10 <__sread>:
  407f10:	b510      	push	{r4, lr}
  407f12:	460c      	mov	r4, r1
  407f14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407f18:	f000 fa78 	bl	40840c <_read_r>
  407f1c:	2800      	cmp	r0, #0
  407f1e:	db03      	blt.n	407f28 <__sread+0x18>
  407f20:	6d23      	ldr	r3, [r4, #80]	; 0x50
  407f22:	4403      	add	r3, r0
  407f24:	6523      	str	r3, [r4, #80]	; 0x50
  407f26:	bd10      	pop	{r4, pc}
  407f28:	89a3      	ldrh	r3, [r4, #12]
  407f2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407f2e:	81a3      	strh	r3, [r4, #12]
  407f30:	bd10      	pop	{r4, pc}
  407f32:	bf00      	nop

00407f34 <__swrite>:
  407f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407f38:	4616      	mov	r6, r2
  407f3a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  407f3e:	461f      	mov	r7, r3
  407f40:	05d3      	lsls	r3, r2, #23
  407f42:	460c      	mov	r4, r1
  407f44:	4605      	mov	r5, r0
  407f46:	d507      	bpl.n	407f58 <__swrite+0x24>
  407f48:	2200      	movs	r2, #0
  407f4a:	2302      	movs	r3, #2
  407f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407f50:	f000 fa46 	bl	4083e0 <_lseek_r>
  407f54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407f58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407f5c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407f60:	81a2      	strh	r2, [r4, #12]
  407f62:	463b      	mov	r3, r7
  407f64:	4632      	mov	r2, r6
  407f66:	4628      	mov	r0, r5
  407f68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407f6c:	f000 b926 	b.w	4081bc <_write_r>

00407f70 <__sseek>:
  407f70:	b510      	push	{r4, lr}
  407f72:	460c      	mov	r4, r1
  407f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407f78:	f000 fa32 	bl	4083e0 <_lseek_r>
  407f7c:	89a3      	ldrh	r3, [r4, #12]
  407f7e:	1c42      	adds	r2, r0, #1
  407f80:	bf0e      	itee	eq
  407f82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  407f86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  407f8a:	6520      	strne	r0, [r4, #80]	; 0x50
  407f8c:	81a3      	strh	r3, [r4, #12]
  407f8e:	bd10      	pop	{r4, pc}

00407f90 <__sclose>:
  407f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407f94:	f000 b98a 	b.w	4082ac <_close_r>
	...

00407fc0 <strlen>:
  407fc0:	f890 f000 	pld	[r0]
  407fc4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407fc8:	f020 0107 	bic.w	r1, r0, #7
  407fcc:	f06f 0c00 	mvn.w	ip, #0
  407fd0:	f010 0407 	ands.w	r4, r0, #7
  407fd4:	f891 f020 	pld	[r1, #32]
  407fd8:	f040 8049 	bne.w	40806e <strlen+0xae>
  407fdc:	f04f 0400 	mov.w	r4, #0
  407fe0:	f06f 0007 	mvn.w	r0, #7
  407fe4:	e9d1 2300 	ldrd	r2, r3, [r1]
  407fe8:	f891 f040 	pld	[r1, #64]	; 0x40
  407fec:	f100 0008 	add.w	r0, r0, #8
  407ff0:	fa82 f24c 	uadd8	r2, r2, ip
  407ff4:	faa4 f28c 	sel	r2, r4, ip
  407ff8:	fa83 f34c 	uadd8	r3, r3, ip
  407ffc:	faa2 f38c 	sel	r3, r2, ip
  408000:	bb4b      	cbnz	r3, 408056 <strlen+0x96>
  408002:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  408006:	fa82 f24c 	uadd8	r2, r2, ip
  40800a:	f100 0008 	add.w	r0, r0, #8
  40800e:	faa4 f28c 	sel	r2, r4, ip
  408012:	fa83 f34c 	uadd8	r3, r3, ip
  408016:	faa2 f38c 	sel	r3, r2, ip
  40801a:	b9e3      	cbnz	r3, 408056 <strlen+0x96>
  40801c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  408020:	fa82 f24c 	uadd8	r2, r2, ip
  408024:	f100 0008 	add.w	r0, r0, #8
  408028:	faa4 f28c 	sel	r2, r4, ip
  40802c:	fa83 f34c 	uadd8	r3, r3, ip
  408030:	faa2 f38c 	sel	r3, r2, ip
  408034:	b97b      	cbnz	r3, 408056 <strlen+0x96>
  408036:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40803a:	f101 0120 	add.w	r1, r1, #32
  40803e:	fa82 f24c 	uadd8	r2, r2, ip
  408042:	f100 0008 	add.w	r0, r0, #8
  408046:	faa4 f28c 	sel	r2, r4, ip
  40804a:	fa83 f34c 	uadd8	r3, r3, ip
  40804e:	faa2 f38c 	sel	r3, r2, ip
  408052:	2b00      	cmp	r3, #0
  408054:	d0c6      	beq.n	407fe4 <strlen+0x24>
  408056:	2a00      	cmp	r2, #0
  408058:	bf04      	itt	eq
  40805a:	3004      	addeq	r0, #4
  40805c:	461a      	moveq	r2, r3
  40805e:	ba12      	rev	r2, r2
  408060:	fab2 f282 	clz	r2, r2
  408064:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  408068:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40806c:	4770      	bx	lr
  40806e:	e9d1 2300 	ldrd	r2, r3, [r1]
  408072:	f004 0503 	and.w	r5, r4, #3
  408076:	f1c4 0000 	rsb	r0, r4, #0
  40807a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40807e:	f014 0f04 	tst.w	r4, #4
  408082:	f891 f040 	pld	[r1, #64]	; 0x40
  408086:	fa0c f505 	lsl.w	r5, ip, r5
  40808a:	ea62 0205 	orn	r2, r2, r5
  40808e:	bf1c      	itt	ne
  408090:	ea63 0305 	ornne	r3, r3, r5
  408094:	4662      	movne	r2, ip
  408096:	f04f 0400 	mov.w	r4, #0
  40809a:	e7a9      	b.n	407ff0 <strlen+0x30>

0040809c <__swbuf_r>:
  40809c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40809e:	460d      	mov	r5, r1
  4080a0:	4614      	mov	r4, r2
  4080a2:	4606      	mov	r6, r0
  4080a4:	b110      	cbz	r0, 4080ac <__swbuf_r+0x10>
  4080a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4080a8:	2b00      	cmp	r3, #0
  4080aa:	d04b      	beq.n	408144 <__swbuf_r+0xa8>
  4080ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4080b0:	69a3      	ldr	r3, [r4, #24]
  4080b2:	60a3      	str	r3, [r4, #8]
  4080b4:	b291      	uxth	r1, r2
  4080b6:	0708      	lsls	r0, r1, #28
  4080b8:	d539      	bpl.n	40812e <__swbuf_r+0x92>
  4080ba:	6923      	ldr	r3, [r4, #16]
  4080bc:	2b00      	cmp	r3, #0
  4080be:	d036      	beq.n	40812e <__swbuf_r+0x92>
  4080c0:	b2ed      	uxtb	r5, r5
  4080c2:	0489      	lsls	r1, r1, #18
  4080c4:	462f      	mov	r7, r5
  4080c6:	d515      	bpl.n	4080f4 <__swbuf_r+0x58>
  4080c8:	6822      	ldr	r2, [r4, #0]
  4080ca:	6961      	ldr	r1, [r4, #20]
  4080cc:	1ad3      	subs	r3, r2, r3
  4080ce:	428b      	cmp	r3, r1
  4080d0:	da1c      	bge.n	40810c <__swbuf_r+0x70>
  4080d2:	3301      	adds	r3, #1
  4080d4:	68a1      	ldr	r1, [r4, #8]
  4080d6:	1c50      	adds	r0, r2, #1
  4080d8:	3901      	subs	r1, #1
  4080da:	60a1      	str	r1, [r4, #8]
  4080dc:	6020      	str	r0, [r4, #0]
  4080de:	7015      	strb	r5, [r2, #0]
  4080e0:	6962      	ldr	r2, [r4, #20]
  4080e2:	429a      	cmp	r2, r3
  4080e4:	d01a      	beq.n	40811c <__swbuf_r+0x80>
  4080e6:	89a3      	ldrh	r3, [r4, #12]
  4080e8:	07db      	lsls	r3, r3, #31
  4080ea:	d501      	bpl.n	4080f0 <__swbuf_r+0x54>
  4080ec:	2d0a      	cmp	r5, #10
  4080ee:	d015      	beq.n	40811c <__swbuf_r+0x80>
  4080f0:	4638      	mov	r0, r7
  4080f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4080f4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4080f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4080fa:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4080fe:	81a2      	strh	r2, [r4, #12]
  408100:	6822      	ldr	r2, [r4, #0]
  408102:	6661      	str	r1, [r4, #100]	; 0x64
  408104:	6961      	ldr	r1, [r4, #20]
  408106:	1ad3      	subs	r3, r2, r3
  408108:	428b      	cmp	r3, r1
  40810a:	dbe2      	blt.n	4080d2 <__swbuf_r+0x36>
  40810c:	4621      	mov	r1, r4
  40810e:	4630      	mov	r0, r6
  408110:	f7fe fd1e 	bl	406b50 <_fflush_r>
  408114:	b940      	cbnz	r0, 408128 <__swbuf_r+0x8c>
  408116:	6822      	ldr	r2, [r4, #0]
  408118:	2301      	movs	r3, #1
  40811a:	e7db      	b.n	4080d4 <__swbuf_r+0x38>
  40811c:	4621      	mov	r1, r4
  40811e:	4630      	mov	r0, r6
  408120:	f7fe fd16 	bl	406b50 <_fflush_r>
  408124:	2800      	cmp	r0, #0
  408126:	d0e3      	beq.n	4080f0 <__swbuf_r+0x54>
  408128:	f04f 37ff 	mov.w	r7, #4294967295
  40812c:	e7e0      	b.n	4080f0 <__swbuf_r+0x54>
  40812e:	4621      	mov	r1, r4
  408130:	4630      	mov	r0, r6
  408132:	f7fe fbf9 	bl	406928 <__swsetup_r>
  408136:	2800      	cmp	r0, #0
  408138:	d1f6      	bne.n	408128 <__swbuf_r+0x8c>
  40813a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40813e:	6923      	ldr	r3, [r4, #16]
  408140:	b291      	uxth	r1, r2
  408142:	e7bd      	b.n	4080c0 <__swbuf_r+0x24>
  408144:	f7fe fd5c 	bl	406c00 <__sinit>
  408148:	e7b0      	b.n	4080ac <__swbuf_r+0x10>
  40814a:	bf00      	nop

0040814c <_wcrtomb_r>:
  40814c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40814e:	4606      	mov	r6, r0
  408150:	b085      	sub	sp, #20
  408152:	461f      	mov	r7, r3
  408154:	b189      	cbz	r1, 40817a <_wcrtomb_r+0x2e>
  408156:	4c10      	ldr	r4, [pc, #64]	; (408198 <_wcrtomb_r+0x4c>)
  408158:	4d10      	ldr	r5, [pc, #64]	; (40819c <_wcrtomb_r+0x50>)
  40815a:	6824      	ldr	r4, [r4, #0]
  40815c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40815e:	2c00      	cmp	r4, #0
  408160:	bf08      	it	eq
  408162:	462c      	moveq	r4, r5
  408164:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  408168:	47a0      	blx	r4
  40816a:	1c43      	adds	r3, r0, #1
  40816c:	d103      	bne.n	408176 <_wcrtomb_r+0x2a>
  40816e:	2200      	movs	r2, #0
  408170:	238a      	movs	r3, #138	; 0x8a
  408172:	603a      	str	r2, [r7, #0]
  408174:	6033      	str	r3, [r6, #0]
  408176:	b005      	add	sp, #20
  408178:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40817a:	460c      	mov	r4, r1
  40817c:	4906      	ldr	r1, [pc, #24]	; (408198 <_wcrtomb_r+0x4c>)
  40817e:	4a07      	ldr	r2, [pc, #28]	; (40819c <_wcrtomb_r+0x50>)
  408180:	6809      	ldr	r1, [r1, #0]
  408182:	6b49      	ldr	r1, [r1, #52]	; 0x34
  408184:	2900      	cmp	r1, #0
  408186:	bf08      	it	eq
  408188:	4611      	moveq	r1, r2
  40818a:	4622      	mov	r2, r4
  40818c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  408190:	a901      	add	r1, sp, #4
  408192:	47a0      	blx	r4
  408194:	e7e9      	b.n	40816a <_wcrtomb_r+0x1e>
  408196:	bf00      	nop
  408198:	200000a8 	.word	0x200000a8
  40819c:	200004dc 	.word	0x200004dc

004081a0 <__ascii_wctomb>:
  4081a0:	b121      	cbz	r1, 4081ac <__ascii_wctomb+0xc>
  4081a2:	2aff      	cmp	r2, #255	; 0xff
  4081a4:	d804      	bhi.n	4081b0 <__ascii_wctomb+0x10>
  4081a6:	700a      	strb	r2, [r1, #0]
  4081a8:	2001      	movs	r0, #1
  4081aa:	4770      	bx	lr
  4081ac:	4608      	mov	r0, r1
  4081ae:	4770      	bx	lr
  4081b0:	238a      	movs	r3, #138	; 0x8a
  4081b2:	6003      	str	r3, [r0, #0]
  4081b4:	f04f 30ff 	mov.w	r0, #4294967295
  4081b8:	4770      	bx	lr
  4081ba:	bf00      	nop

004081bc <_write_r>:
  4081bc:	b570      	push	{r4, r5, r6, lr}
  4081be:	460d      	mov	r5, r1
  4081c0:	4c08      	ldr	r4, [pc, #32]	; (4081e4 <_write_r+0x28>)
  4081c2:	4611      	mov	r1, r2
  4081c4:	4606      	mov	r6, r0
  4081c6:	461a      	mov	r2, r3
  4081c8:	4628      	mov	r0, r5
  4081ca:	2300      	movs	r3, #0
  4081cc:	6023      	str	r3, [r4, #0]
  4081ce:	f7f9 faff 	bl	4017d0 <_write>
  4081d2:	1c43      	adds	r3, r0, #1
  4081d4:	d000      	beq.n	4081d8 <_write_r+0x1c>
  4081d6:	bd70      	pop	{r4, r5, r6, pc}
  4081d8:	6823      	ldr	r3, [r4, #0]
  4081da:	2b00      	cmp	r3, #0
  4081dc:	d0fb      	beq.n	4081d6 <_write_r+0x1a>
  4081de:	6033      	str	r3, [r6, #0]
  4081e0:	bd70      	pop	{r4, r5, r6, pc}
  4081e2:	bf00      	nop
  4081e4:	20000e70 	.word	0x20000e70

004081e8 <__register_exitproc>:
  4081e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4081ec:	4d2c      	ldr	r5, [pc, #176]	; (4082a0 <__register_exitproc+0xb8>)
  4081ee:	4606      	mov	r6, r0
  4081f0:	6828      	ldr	r0, [r5, #0]
  4081f2:	4698      	mov	r8, r3
  4081f4:	460f      	mov	r7, r1
  4081f6:	4691      	mov	r9, r2
  4081f8:	f7ff f8c2 	bl	407380 <__retarget_lock_acquire_recursive>
  4081fc:	4b29      	ldr	r3, [pc, #164]	; (4082a4 <__register_exitproc+0xbc>)
  4081fe:	681c      	ldr	r4, [r3, #0]
  408200:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  408204:	2b00      	cmp	r3, #0
  408206:	d03e      	beq.n	408286 <__register_exitproc+0x9e>
  408208:	685a      	ldr	r2, [r3, #4]
  40820a:	2a1f      	cmp	r2, #31
  40820c:	dc1c      	bgt.n	408248 <__register_exitproc+0x60>
  40820e:	f102 0e01 	add.w	lr, r2, #1
  408212:	b176      	cbz	r6, 408232 <__register_exitproc+0x4a>
  408214:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  408218:	2401      	movs	r4, #1
  40821a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40821e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  408222:	4094      	lsls	r4, r2
  408224:	4320      	orrs	r0, r4
  408226:	2e02      	cmp	r6, #2
  408228:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40822c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  408230:	d023      	beq.n	40827a <__register_exitproc+0x92>
  408232:	3202      	adds	r2, #2
  408234:	f8c3 e004 	str.w	lr, [r3, #4]
  408238:	6828      	ldr	r0, [r5, #0]
  40823a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40823e:	f7ff f8a1 	bl	407384 <__retarget_lock_release_recursive>
  408242:	2000      	movs	r0, #0
  408244:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408248:	4b17      	ldr	r3, [pc, #92]	; (4082a8 <__register_exitproc+0xc0>)
  40824a:	b30b      	cbz	r3, 408290 <__register_exitproc+0xa8>
  40824c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408250:	f7ff f912 	bl	407478 <malloc>
  408254:	4603      	mov	r3, r0
  408256:	b1d8      	cbz	r0, 408290 <__register_exitproc+0xa8>
  408258:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40825c:	6002      	str	r2, [r0, #0]
  40825e:	2100      	movs	r1, #0
  408260:	6041      	str	r1, [r0, #4]
  408262:	460a      	mov	r2, r1
  408264:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  408268:	f04f 0e01 	mov.w	lr, #1
  40826c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  408270:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  408274:	2e00      	cmp	r6, #0
  408276:	d0dc      	beq.n	408232 <__register_exitproc+0x4a>
  408278:	e7cc      	b.n	408214 <__register_exitproc+0x2c>
  40827a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40827e:	430c      	orrs	r4, r1
  408280:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  408284:	e7d5      	b.n	408232 <__register_exitproc+0x4a>
  408286:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40828a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40828e:	e7bb      	b.n	408208 <__register_exitproc+0x20>
  408290:	6828      	ldr	r0, [r5, #0]
  408292:	f7ff f877 	bl	407384 <__retarget_lock_release_recursive>
  408296:	f04f 30ff 	mov.w	r0, #4294967295
  40829a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40829e:	bf00      	nop
  4082a0:	200004d8 	.word	0x200004d8
  4082a4:	0040876c 	.word	0x0040876c
  4082a8:	00407479 	.word	0x00407479

004082ac <_close_r>:
  4082ac:	b538      	push	{r3, r4, r5, lr}
  4082ae:	4c07      	ldr	r4, [pc, #28]	; (4082cc <_close_r+0x20>)
  4082b0:	2300      	movs	r3, #0
  4082b2:	4605      	mov	r5, r0
  4082b4:	4608      	mov	r0, r1
  4082b6:	6023      	str	r3, [r4, #0]
  4082b8:	f7fc ffe8 	bl	40528c <_close>
  4082bc:	1c43      	adds	r3, r0, #1
  4082be:	d000      	beq.n	4082c2 <_close_r+0x16>
  4082c0:	bd38      	pop	{r3, r4, r5, pc}
  4082c2:	6823      	ldr	r3, [r4, #0]
  4082c4:	2b00      	cmp	r3, #0
  4082c6:	d0fb      	beq.n	4082c0 <_close_r+0x14>
  4082c8:	602b      	str	r3, [r5, #0]
  4082ca:	bd38      	pop	{r3, r4, r5, pc}
  4082cc:	20000e70 	.word	0x20000e70

004082d0 <_fclose_r>:
  4082d0:	b570      	push	{r4, r5, r6, lr}
  4082d2:	b159      	cbz	r1, 4082ec <_fclose_r+0x1c>
  4082d4:	4605      	mov	r5, r0
  4082d6:	460c      	mov	r4, r1
  4082d8:	b110      	cbz	r0, 4082e0 <_fclose_r+0x10>
  4082da:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4082dc:	2b00      	cmp	r3, #0
  4082de:	d03c      	beq.n	40835a <_fclose_r+0x8a>
  4082e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4082e2:	07d8      	lsls	r0, r3, #31
  4082e4:	d505      	bpl.n	4082f2 <_fclose_r+0x22>
  4082e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4082ea:	b92b      	cbnz	r3, 4082f8 <_fclose_r+0x28>
  4082ec:	2600      	movs	r6, #0
  4082ee:	4630      	mov	r0, r6
  4082f0:	bd70      	pop	{r4, r5, r6, pc}
  4082f2:	89a3      	ldrh	r3, [r4, #12]
  4082f4:	0599      	lsls	r1, r3, #22
  4082f6:	d53c      	bpl.n	408372 <_fclose_r+0xa2>
  4082f8:	4621      	mov	r1, r4
  4082fa:	4628      	mov	r0, r5
  4082fc:	f7fe fb88 	bl	406a10 <__sflush_r>
  408300:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  408302:	4606      	mov	r6, r0
  408304:	b133      	cbz	r3, 408314 <_fclose_r+0x44>
  408306:	69e1      	ldr	r1, [r4, #28]
  408308:	4628      	mov	r0, r5
  40830a:	4798      	blx	r3
  40830c:	2800      	cmp	r0, #0
  40830e:	bfb8      	it	lt
  408310:	f04f 36ff 	movlt.w	r6, #4294967295
  408314:	89a3      	ldrh	r3, [r4, #12]
  408316:	061a      	lsls	r2, r3, #24
  408318:	d422      	bmi.n	408360 <_fclose_r+0x90>
  40831a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40831c:	b141      	cbz	r1, 408330 <_fclose_r+0x60>
  40831e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408322:	4299      	cmp	r1, r3
  408324:	d002      	beq.n	40832c <_fclose_r+0x5c>
  408326:	4628      	mov	r0, r5
  408328:	f7fe fd90 	bl	406e4c <_free_r>
  40832c:	2300      	movs	r3, #0
  40832e:	6323      	str	r3, [r4, #48]	; 0x30
  408330:	6c61      	ldr	r1, [r4, #68]	; 0x44
  408332:	b121      	cbz	r1, 40833e <_fclose_r+0x6e>
  408334:	4628      	mov	r0, r5
  408336:	f7fe fd89 	bl	406e4c <_free_r>
  40833a:	2300      	movs	r3, #0
  40833c:	6463      	str	r3, [r4, #68]	; 0x44
  40833e:	f7fe fc8b 	bl	406c58 <__sfp_lock_acquire>
  408342:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408344:	2200      	movs	r2, #0
  408346:	07db      	lsls	r3, r3, #31
  408348:	81a2      	strh	r2, [r4, #12]
  40834a:	d50e      	bpl.n	40836a <_fclose_r+0x9a>
  40834c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40834e:	f7ff f815 	bl	40737c <__retarget_lock_close_recursive>
  408352:	f7fe fc87 	bl	406c64 <__sfp_lock_release>
  408356:	4630      	mov	r0, r6
  408358:	bd70      	pop	{r4, r5, r6, pc}
  40835a:	f7fe fc51 	bl	406c00 <__sinit>
  40835e:	e7bf      	b.n	4082e0 <_fclose_r+0x10>
  408360:	6921      	ldr	r1, [r4, #16]
  408362:	4628      	mov	r0, r5
  408364:	f7fe fd72 	bl	406e4c <_free_r>
  408368:	e7d7      	b.n	40831a <_fclose_r+0x4a>
  40836a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40836c:	f7ff f80a 	bl	407384 <__retarget_lock_release_recursive>
  408370:	e7ec      	b.n	40834c <_fclose_r+0x7c>
  408372:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408374:	f7ff f804 	bl	407380 <__retarget_lock_acquire_recursive>
  408378:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40837c:	2b00      	cmp	r3, #0
  40837e:	d1bb      	bne.n	4082f8 <_fclose_r+0x28>
  408380:	6e66      	ldr	r6, [r4, #100]	; 0x64
  408382:	f016 0601 	ands.w	r6, r6, #1
  408386:	d1b1      	bne.n	4082ec <_fclose_r+0x1c>
  408388:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40838a:	f7fe fffb 	bl	407384 <__retarget_lock_release_recursive>
  40838e:	4630      	mov	r0, r6
  408390:	bd70      	pop	{r4, r5, r6, pc}
  408392:	bf00      	nop

00408394 <_fstat_r>:
  408394:	b538      	push	{r3, r4, r5, lr}
  408396:	460b      	mov	r3, r1
  408398:	4c07      	ldr	r4, [pc, #28]	; (4083b8 <_fstat_r+0x24>)
  40839a:	4605      	mov	r5, r0
  40839c:	4611      	mov	r1, r2
  40839e:	4618      	mov	r0, r3
  4083a0:	2300      	movs	r3, #0
  4083a2:	6023      	str	r3, [r4, #0]
  4083a4:	f7fc ff7e 	bl	4052a4 <_fstat>
  4083a8:	1c43      	adds	r3, r0, #1
  4083aa:	d000      	beq.n	4083ae <_fstat_r+0x1a>
  4083ac:	bd38      	pop	{r3, r4, r5, pc}
  4083ae:	6823      	ldr	r3, [r4, #0]
  4083b0:	2b00      	cmp	r3, #0
  4083b2:	d0fb      	beq.n	4083ac <_fstat_r+0x18>
  4083b4:	602b      	str	r3, [r5, #0]
  4083b6:	bd38      	pop	{r3, r4, r5, pc}
  4083b8:	20000e70 	.word	0x20000e70

004083bc <_isatty_r>:
  4083bc:	b538      	push	{r3, r4, r5, lr}
  4083be:	4c07      	ldr	r4, [pc, #28]	; (4083dc <_isatty_r+0x20>)
  4083c0:	2300      	movs	r3, #0
  4083c2:	4605      	mov	r5, r0
  4083c4:	4608      	mov	r0, r1
  4083c6:	6023      	str	r3, [r4, #0]
  4083c8:	f7fc ff7c 	bl	4052c4 <_isatty>
  4083cc:	1c43      	adds	r3, r0, #1
  4083ce:	d000      	beq.n	4083d2 <_isatty_r+0x16>
  4083d0:	bd38      	pop	{r3, r4, r5, pc}
  4083d2:	6823      	ldr	r3, [r4, #0]
  4083d4:	2b00      	cmp	r3, #0
  4083d6:	d0fb      	beq.n	4083d0 <_isatty_r+0x14>
  4083d8:	602b      	str	r3, [r5, #0]
  4083da:	bd38      	pop	{r3, r4, r5, pc}
  4083dc:	20000e70 	.word	0x20000e70

004083e0 <_lseek_r>:
  4083e0:	b570      	push	{r4, r5, r6, lr}
  4083e2:	460d      	mov	r5, r1
  4083e4:	4c08      	ldr	r4, [pc, #32]	; (408408 <_lseek_r+0x28>)
  4083e6:	4611      	mov	r1, r2
  4083e8:	4606      	mov	r6, r0
  4083ea:	461a      	mov	r2, r3
  4083ec:	4628      	mov	r0, r5
  4083ee:	2300      	movs	r3, #0
  4083f0:	6023      	str	r3, [r4, #0]
  4083f2:	f7fc ff72 	bl	4052da <_lseek>
  4083f6:	1c43      	adds	r3, r0, #1
  4083f8:	d000      	beq.n	4083fc <_lseek_r+0x1c>
  4083fa:	bd70      	pop	{r4, r5, r6, pc}
  4083fc:	6823      	ldr	r3, [r4, #0]
  4083fe:	2b00      	cmp	r3, #0
  408400:	d0fb      	beq.n	4083fa <_lseek_r+0x1a>
  408402:	6033      	str	r3, [r6, #0]
  408404:	bd70      	pop	{r4, r5, r6, pc}
  408406:	bf00      	nop
  408408:	20000e70 	.word	0x20000e70

0040840c <_read_r>:
  40840c:	b570      	push	{r4, r5, r6, lr}
  40840e:	460d      	mov	r5, r1
  408410:	4c08      	ldr	r4, [pc, #32]	; (408434 <_read_r+0x28>)
  408412:	4611      	mov	r1, r2
  408414:	4606      	mov	r6, r0
  408416:	461a      	mov	r2, r3
  408418:	4628      	mov	r0, r5
  40841a:	2300      	movs	r3, #0
  40841c:	6023      	str	r3, [r4, #0]
  40841e:	f7f9 f9ad 	bl	40177c <_read>
  408422:	1c43      	adds	r3, r0, #1
  408424:	d000      	beq.n	408428 <_read_r+0x1c>
  408426:	bd70      	pop	{r4, r5, r6, pc}
  408428:	6823      	ldr	r3, [r4, #0]
  40842a:	2b00      	cmp	r3, #0
  40842c:	d0fb      	beq.n	408426 <_read_r+0x1a>
  40842e:	6033      	str	r3, [r6, #0]
  408430:	bd70      	pop	{r4, r5, r6, pc}
  408432:	bf00      	nop
  408434:	20000e70 	.word	0x20000e70

00408438 <__aeabi_uldivmod>:
  408438:	b953      	cbnz	r3, 408450 <__aeabi_uldivmod+0x18>
  40843a:	b94a      	cbnz	r2, 408450 <__aeabi_uldivmod+0x18>
  40843c:	2900      	cmp	r1, #0
  40843e:	bf08      	it	eq
  408440:	2800      	cmpeq	r0, #0
  408442:	bf1c      	itt	ne
  408444:	f04f 31ff 	movne.w	r1, #4294967295
  408448:	f04f 30ff 	movne.w	r0, #4294967295
  40844c:	f000 b97a 	b.w	408744 <__aeabi_idiv0>
  408450:	f1ad 0c08 	sub.w	ip, sp, #8
  408454:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  408458:	f000 f806 	bl	408468 <__udivmoddi4>
  40845c:	f8dd e004 	ldr.w	lr, [sp, #4]
  408460:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408464:	b004      	add	sp, #16
  408466:	4770      	bx	lr

00408468 <__udivmoddi4>:
  408468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40846c:	468c      	mov	ip, r1
  40846e:	460d      	mov	r5, r1
  408470:	4604      	mov	r4, r0
  408472:	9e08      	ldr	r6, [sp, #32]
  408474:	2b00      	cmp	r3, #0
  408476:	d151      	bne.n	40851c <__udivmoddi4+0xb4>
  408478:	428a      	cmp	r2, r1
  40847a:	4617      	mov	r7, r2
  40847c:	d96d      	bls.n	40855a <__udivmoddi4+0xf2>
  40847e:	fab2 fe82 	clz	lr, r2
  408482:	f1be 0f00 	cmp.w	lr, #0
  408486:	d00b      	beq.n	4084a0 <__udivmoddi4+0x38>
  408488:	f1ce 0c20 	rsb	ip, lr, #32
  40848c:	fa01 f50e 	lsl.w	r5, r1, lr
  408490:	fa20 fc0c 	lsr.w	ip, r0, ip
  408494:	fa02 f70e 	lsl.w	r7, r2, lr
  408498:	ea4c 0c05 	orr.w	ip, ip, r5
  40849c:	fa00 f40e 	lsl.w	r4, r0, lr
  4084a0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4084a4:	0c25      	lsrs	r5, r4, #16
  4084a6:	fbbc f8fa 	udiv	r8, ip, sl
  4084aa:	fa1f f987 	uxth.w	r9, r7
  4084ae:	fb0a cc18 	mls	ip, sl, r8, ip
  4084b2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4084b6:	fb08 f309 	mul.w	r3, r8, r9
  4084ba:	42ab      	cmp	r3, r5
  4084bc:	d90a      	bls.n	4084d4 <__udivmoddi4+0x6c>
  4084be:	19ed      	adds	r5, r5, r7
  4084c0:	f108 32ff 	add.w	r2, r8, #4294967295
  4084c4:	f080 8123 	bcs.w	40870e <__udivmoddi4+0x2a6>
  4084c8:	42ab      	cmp	r3, r5
  4084ca:	f240 8120 	bls.w	40870e <__udivmoddi4+0x2a6>
  4084ce:	f1a8 0802 	sub.w	r8, r8, #2
  4084d2:	443d      	add	r5, r7
  4084d4:	1aed      	subs	r5, r5, r3
  4084d6:	b2a4      	uxth	r4, r4
  4084d8:	fbb5 f0fa 	udiv	r0, r5, sl
  4084dc:	fb0a 5510 	mls	r5, sl, r0, r5
  4084e0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4084e4:	fb00 f909 	mul.w	r9, r0, r9
  4084e8:	45a1      	cmp	r9, r4
  4084ea:	d909      	bls.n	408500 <__udivmoddi4+0x98>
  4084ec:	19e4      	adds	r4, r4, r7
  4084ee:	f100 33ff 	add.w	r3, r0, #4294967295
  4084f2:	f080 810a 	bcs.w	40870a <__udivmoddi4+0x2a2>
  4084f6:	45a1      	cmp	r9, r4
  4084f8:	f240 8107 	bls.w	40870a <__udivmoddi4+0x2a2>
  4084fc:	3802      	subs	r0, #2
  4084fe:	443c      	add	r4, r7
  408500:	eba4 0409 	sub.w	r4, r4, r9
  408504:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  408508:	2100      	movs	r1, #0
  40850a:	2e00      	cmp	r6, #0
  40850c:	d061      	beq.n	4085d2 <__udivmoddi4+0x16a>
  40850e:	fa24 f40e 	lsr.w	r4, r4, lr
  408512:	2300      	movs	r3, #0
  408514:	6034      	str	r4, [r6, #0]
  408516:	6073      	str	r3, [r6, #4]
  408518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40851c:	428b      	cmp	r3, r1
  40851e:	d907      	bls.n	408530 <__udivmoddi4+0xc8>
  408520:	2e00      	cmp	r6, #0
  408522:	d054      	beq.n	4085ce <__udivmoddi4+0x166>
  408524:	2100      	movs	r1, #0
  408526:	e886 0021 	stmia.w	r6, {r0, r5}
  40852a:	4608      	mov	r0, r1
  40852c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408530:	fab3 f183 	clz	r1, r3
  408534:	2900      	cmp	r1, #0
  408536:	f040 808e 	bne.w	408656 <__udivmoddi4+0x1ee>
  40853a:	42ab      	cmp	r3, r5
  40853c:	d302      	bcc.n	408544 <__udivmoddi4+0xdc>
  40853e:	4282      	cmp	r2, r0
  408540:	f200 80fa 	bhi.w	408738 <__udivmoddi4+0x2d0>
  408544:	1a84      	subs	r4, r0, r2
  408546:	eb65 0503 	sbc.w	r5, r5, r3
  40854a:	2001      	movs	r0, #1
  40854c:	46ac      	mov	ip, r5
  40854e:	2e00      	cmp	r6, #0
  408550:	d03f      	beq.n	4085d2 <__udivmoddi4+0x16a>
  408552:	e886 1010 	stmia.w	r6, {r4, ip}
  408556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40855a:	b912      	cbnz	r2, 408562 <__udivmoddi4+0xfa>
  40855c:	2701      	movs	r7, #1
  40855e:	fbb7 f7f2 	udiv	r7, r7, r2
  408562:	fab7 fe87 	clz	lr, r7
  408566:	f1be 0f00 	cmp.w	lr, #0
  40856a:	d134      	bne.n	4085d6 <__udivmoddi4+0x16e>
  40856c:	1beb      	subs	r3, r5, r7
  40856e:	0c3a      	lsrs	r2, r7, #16
  408570:	fa1f fc87 	uxth.w	ip, r7
  408574:	2101      	movs	r1, #1
  408576:	fbb3 f8f2 	udiv	r8, r3, r2
  40857a:	0c25      	lsrs	r5, r4, #16
  40857c:	fb02 3318 	mls	r3, r2, r8, r3
  408580:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  408584:	fb0c f308 	mul.w	r3, ip, r8
  408588:	42ab      	cmp	r3, r5
  40858a:	d907      	bls.n	40859c <__udivmoddi4+0x134>
  40858c:	19ed      	adds	r5, r5, r7
  40858e:	f108 30ff 	add.w	r0, r8, #4294967295
  408592:	d202      	bcs.n	40859a <__udivmoddi4+0x132>
  408594:	42ab      	cmp	r3, r5
  408596:	f200 80d1 	bhi.w	40873c <__udivmoddi4+0x2d4>
  40859a:	4680      	mov	r8, r0
  40859c:	1aed      	subs	r5, r5, r3
  40859e:	b2a3      	uxth	r3, r4
  4085a0:	fbb5 f0f2 	udiv	r0, r5, r2
  4085a4:	fb02 5510 	mls	r5, r2, r0, r5
  4085a8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4085ac:	fb0c fc00 	mul.w	ip, ip, r0
  4085b0:	45a4      	cmp	ip, r4
  4085b2:	d907      	bls.n	4085c4 <__udivmoddi4+0x15c>
  4085b4:	19e4      	adds	r4, r4, r7
  4085b6:	f100 33ff 	add.w	r3, r0, #4294967295
  4085ba:	d202      	bcs.n	4085c2 <__udivmoddi4+0x15a>
  4085bc:	45a4      	cmp	ip, r4
  4085be:	f200 80b8 	bhi.w	408732 <__udivmoddi4+0x2ca>
  4085c2:	4618      	mov	r0, r3
  4085c4:	eba4 040c 	sub.w	r4, r4, ip
  4085c8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4085cc:	e79d      	b.n	40850a <__udivmoddi4+0xa2>
  4085ce:	4631      	mov	r1, r6
  4085d0:	4630      	mov	r0, r6
  4085d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4085d6:	f1ce 0420 	rsb	r4, lr, #32
  4085da:	fa05 f30e 	lsl.w	r3, r5, lr
  4085de:	fa07 f70e 	lsl.w	r7, r7, lr
  4085e2:	fa20 f804 	lsr.w	r8, r0, r4
  4085e6:	0c3a      	lsrs	r2, r7, #16
  4085e8:	fa25 f404 	lsr.w	r4, r5, r4
  4085ec:	ea48 0803 	orr.w	r8, r8, r3
  4085f0:	fbb4 f1f2 	udiv	r1, r4, r2
  4085f4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4085f8:	fb02 4411 	mls	r4, r2, r1, r4
  4085fc:	fa1f fc87 	uxth.w	ip, r7
  408600:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  408604:	fb01 f30c 	mul.w	r3, r1, ip
  408608:	42ab      	cmp	r3, r5
  40860a:	fa00 f40e 	lsl.w	r4, r0, lr
  40860e:	d909      	bls.n	408624 <__udivmoddi4+0x1bc>
  408610:	19ed      	adds	r5, r5, r7
  408612:	f101 30ff 	add.w	r0, r1, #4294967295
  408616:	f080 808a 	bcs.w	40872e <__udivmoddi4+0x2c6>
  40861a:	42ab      	cmp	r3, r5
  40861c:	f240 8087 	bls.w	40872e <__udivmoddi4+0x2c6>
  408620:	3902      	subs	r1, #2
  408622:	443d      	add	r5, r7
  408624:	1aeb      	subs	r3, r5, r3
  408626:	fa1f f588 	uxth.w	r5, r8
  40862a:	fbb3 f0f2 	udiv	r0, r3, r2
  40862e:	fb02 3310 	mls	r3, r2, r0, r3
  408632:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  408636:	fb00 f30c 	mul.w	r3, r0, ip
  40863a:	42ab      	cmp	r3, r5
  40863c:	d907      	bls.n	40864e <__udivmoddi4+0x1e6>
  40863e:	19ed      	adds	r5, r5, r7
  408640:	f100 38ff 	add.w	r8, r0, #4294967295
  408644:	d26f      	bcs.n	408726 <__udivmoddi4+0x2be>
  408646:	42ab      	cmp	r3, r5
  408648:	d96d      	bls.n	408726 <__udivmoddi4+0x2be>
  40864a:	3802      	subs	r0, #2
  40864c:	443d      	add	r5, r7
  40864e:	1aeb      	subs	r3, r5, r3
  408650:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  408654:	e78f      	b.n	408576 <__udivmoddi4+0x10e>
  408656:	f1c1 0720 	rsb	r7, r1, #32
  40865a:	fa22 f807 	lsr.w	r8, r2, r7
  40865e:	408b      	lsls	r3, r1
  408660:	fa05 f401 	lsl.w	r4, r5, r1
  408664:	ea48 0303 	orr.w	r3, r8, r3
  408668:	fa20 fe07 	lsr.w	lr, r0, r7
  40866c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  408670:	40fd      	lsrs	r5, r7
  408672:	ea4e 0e04 	orr.w	lr, lr, r4
  408676:	fbb5 f9fc 	udiv	r9, r5, ip
  40867a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40867e:	fb0c 5519 	mls	r5, ip, r9, r5
  408682:	fa1f f883 	uxth.w	r8, r3
  408686:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40868a:	fb09 f408 	mul.w	r4, r9, r8
  40868e:	42ac      	cmp	r4, r5
  408690:	fa02 f201 	lsl.w	r2, r2, r1
  408694:	fa00 fa01 	lsl.w	sl, r0, r1
  408698:	d908      	bls.n	4086ac <__udivmoddi4+0x244>
  40869a:	18ed      	adds	r5, r5, r3
  40869c:	f109 30ff 	add.w	r0, r9, #4294967295
  4086a0:	d243      	bcs.n	40872a <__udivmoddi4+0x2c2>
  4086a2:	42ac      	cmp	r4, r5
  4086a4:	d941      	bls.n	40872a <__udivmoddi4+0x2c2>
  4086a6:	f1a9 0902 	sub.w	r9, r9, #2
  4086aa:	441d      	add	r5, r3
  4086ac:	1b2d      	subs	r5, r5, r4
  4086ae:	fa1f fe8e 	uxth.w	lr, lr
  4086b2:	fbb5 f0fc 	udiv	r0, r5, ip
  4086b6:	fb0c 5510 	mls	r5, ip, r0, r5
  4086ba:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4086be:	fb00 f808 	mul.w	r8, r0, r8
  4086c2:	45a0      	cmp	r8, r4
  4086c4:	d907      	bls.n	4086d6 <__udivmoddi4+0x26e>
  4086c6:	18e4      	adds	r4, r4, r3
  4086c8:	f100 35ff 	add.w	r5, r0, #4294967295
  4086cc:	d229      	bcs.n	408722 <__udivmoddi4+0x2ba>
  4086ce:	45a0      	cmp	r8, r4
  4086d0:	d927      	bls.n	408722 <__udivmoddi4+0x2ba>
  4086d2:	3802      	subs	r0, #2
  4086d4:	441c      	add	r4, r3
  4086d6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4086da:	eba4 0408 	sub.w	r4, r4, r8
  4086de:	fba0 8902 	umull	r8, r9, r0, r2
  4086e2:	454c      	cmp	r4, r9
  4086e4:	46c6      	mov	lr, r8
  4086e6:	464d      	mov	r5, r9
  4086e8:	d315      	bcc.n	408716 <__udivmoddi4+0x2ae>
  4086ea:	d012      	beq.n	408712 <__udivmoddi4+0x2aa>
  4086ec:	b156      	cbz	r6, 408704 <__udivmoddi4+0x29c>
  4086ee:	ebba 030e 	subs.w	r3, sl, lr
  4086f2:	eb64 0405 	sbc.w	r4, r4, r5
  4086f6:	fa04 f707 	lsl.w	r7, r4, r7
  4086fa:	40cb      	lsrs	r3, r1
  4086fc:	431f      	orrs	r7, r3
  4086fe:	40cc      	lsrs	r4, r1
  408700:	6037      	str	r7, [r6, #0]
  408702:	6074      	str	r4, [r6, #4]
  408704:	2100      	movs	r1, #0
  408706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40870a:	4618      	mov	r0, r3
  40870c:	e6f8      	b.n	408500 <__udivmoddi4+0x98>
  40870e:	4690      	mov	r8, r2
  408710:	e6e0      	b.n	4084d4 <__udivmoddi4+0x6c>
  408712:	45c2      	cmp	sl, r8
  408714:	d2ea      	bcs.n	4086ec <__udivmoddi4+0x284>
  408716:	ebb8 0e02 	subs.w	lr, r8, r2
  40871a:	eb69 0503 	sbc.w	r5, r9, r3
  40871e:	3801      	subs	r0, #1
  408720:	e7e4      	b.n	4086ec <__udivmoddi4+0x284>
  408722:	4628      	mov	r0, r5
  408724:	e7d7      	b.n	4086d6 <__udivmoddi4+0x26e>
  408726:	4640      	mov	r0, r8
  408728:	e791      	b.n	40864e <__udivmoddi4+0x1e6>
  40872a:	4681      	mov	r9, r0
  40872c:	e7be      	b.n	4086ac <__udivmoddi4+0x244>
  40872e:	4601      	mov	r1, r0
  408730:	e778      	b.n	408624 <__udivmoddi4+0x1bc>
  408732:	3802      	subs	r0, #2
  408734:	443c      	add	r4, r7
  408736:	e745      	b.n	4085c4 <__udivmoddi4+0x15c>
  408738:	4608      	mov	r0, r1
  40873a:	e708      	b.n	40854e <__udivmoddi4+0xe6>
  40873c:	f1a8 0802 	sub.w	r8, r8, #2
  408740:	443d      	add	r5, r7
  408742:	e72b      	b.n	40859c <__udivmoddi4+0x134>

00408744 <__aeabi_idiv0>:
  408744:	4770      	bx	lr
  408746:	bf00      	nop
  408748:	736e6f43 	.word	0x736e6f43
  40874c:	20656c6f 	.word	0x20656c6f
  408750:	64616572 	.word	0x64616572
  408754:	00000a79 	.word	0x00000a79
  408758:	3d3d3d3d 	.word	0x3d3d3d3d
  40875c:	3d3d3d3d 	.word	0x3d3d3d3d
  408760:	3d3d3d3d 	.word	0x3d3d3d3d
  408764:	00000a3d 	.word	0x00000a3d
  408768:	004a4548 	.word	0x004a4548

0040876c <_global_impure_ptr>:
  40876c:	200000b0 33323130 37363534 42413938     ... 0123456789AB
  40877c:	46454443 00000000 33323130 37363534     CDEF....01234567
  40878c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40879c:	0000296c                                l)..

004087a0 <blanks.7217>:
  4087a0:	20202020 20202020 20202020 20202020                     

004087b0 <zeroes.7218>:
  4087b0:	30303030 30303030 30303030 30303030     0000000000000000
  4087c0:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004087d0 <_ctype_>:
  4087d0:	20202000 20202020 28282020 20282828     .         ((((( 
  4087e0:	20202020 20202020 20202020 20202020                     
  4087f0:	10108820 10101010 10101010 10101010      ...............
  408800:	04040410 04040404 10040404 10101010     ................
  408810:	41411010 41414141 01010101 01010101     ..AAAAAA........
  408820:	01010101 01010101 01010101 10101010     ................
  408830:	42421010 42424242 02020202 02020202     ..BBBBBB........
  408840:	02020202 02020202 02020202 10101010     ................
  408850:	00000020 00000000 00000000 00000000      ...............
	...

004088d4 <_init>:
  4088d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4088d6:	bf00      	nop
  4088d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4088da:	bc08      	pop	{r3}
  4088dc:	469e      	mov	lr, r3
  4088de:	4770      	bx	lr

004088e0 <__init_array_start>:
  4088e0:	004069f1 	.word	0x004069f1

004088e4 <__frame_dummy_init_array_entry>:
  4088e4:	0040011d                                ..@.

004088e8 <_fini>:
  4088e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4088ea:	bf00      	nop
  4088ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4088ee:	bc08      	pop	{r3}
  4088f0:	469e      	mov	lr, r3
  4088f2:	4770      	bx	lr

004088f4 <__fini_array_start>:
  4088f4:	004000f9 	.word	0x004000f9
