# 🔐 AES Encryption in Verilog
A Verilog-based implementation of the Advanced Encryption Standard (AES) designed for synthesis and simulation using Xilinx Vivado. This project targets hardware engineers interested in learning or building cryptographic cores for secure digital systems.
