{"vcs1":{"timestamp_begin":1684260812.673831717, "rt":1.27, "ut":0.37, "st":0.22}}
{"vcselab":{"timestamp_begin":1684260814.035586135, "rt":1.22, "ut":0.44, "st":0.15}}
{"link":{"timestamp_begin":1684260815.326549381, "rt":0.46, "ut":0.22, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684260812.032281311}
{"VCS_COMP_START_TIME": 1684260812.032281311}
{"VCS_COMP_END_TIME": 1684260817.245566886}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330304}}
{"stitch_vcselab": {"peak_mem": 211884}}
