Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/superus/Vhdl_System_Design_WiSe1516/workspace/idea_rcs1/idea_rcs1/tb_reg_sync_isim_beh.exe -prj /home/superus/Vhdl_System_Design_WiSe1516/workspace/idea_rcs1/idea_rcs1/tb_reg_sync_beh.prj work.tb_reg_sync 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/superus/Vhdl_System_Design_WiSe1516/workspace/idea_rcs1/idea_rcs1/register.vhd" into library work
Parsing VHDL file "/home/superus/Vhdl_System_Design_WiSe1516/workspace/idea_rcs1/idea_rcs1/tb_reg_sync.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95060 KB
Fuse CPU Usage: 2810 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity reg_sync [reg_sync_default]
Compiling architecture behavior of entity tb_reg_sync
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/superus/Vhdl_System_Design_WiSe1516/workspace/idea_rcs1/idea_rcs1/tb_reg_sync_isim_beh.exe
Fuse Memory Usage: 398620 KB
Fuse CPU Usage: 2860 ms
GCC CPU Usage: 1620 ms
