module mem_wb_reg (
  input        clk,
  input        reset,
  input  [31:0] mem_result,
  input  [4:0]  mem_rd,
  input         mem_reg_write,
  output reg [31:0] wb_result,
  output reg [4:0]  wb_rd,
  output reg        wb_reg_write
);

  always @(posedge clk) begin
    if (reset) begin
      wb_result    <= 0;
      wb_rd        <= 0;
      wb_reg_write <= 0;
    end else begin
      wb_result    <= mem_result;
      wb_rd        <= mem_rd;
      wb_reg_write <= mem_reg_write;
    end
  end

endmodule