Test case 469

Optimisations:
  Iverilog: 
  Verilator: -fno-merge-cond-pool -O3
  CXXRTL: -O0
  CXXSLG: -O2
  Xcelium: 
  CXXRTL_Yosys: -O2
  Verilator_SV2V: -fno-merge-cond-pool -O3

Inputs:
  clk = 0
  inj_in1_1755301683136_381 = 0
  inj_in2_1755301683136_197 = 0
  inj_in_data_1755301683231_169 = 0
  rst = 0
  bus_in = d8c2521c

Mismatched outputs:
  bus_out:
    Verilator=00011100000000001100001011011000
    Verilator_SV2V=00011100000000001100001011011000
    Iverilog=00011100010100101100001011011000
    CXXRTL=00011100010100101100001011011000
    CXXRTL_Yosys=00011100010100101100001011011000
    CXXSLG=00011100010100101100001011011000
    Xcelium=00011100010100101100001011011000
