<SYSTEM formatVersion="5.0" generationDate="15:10:43:542735" languageId="RTL" name="system" release="" revisionNumber="" tool="VERILOG2HIF">
	<LIBRARYDEFS>
		<LIBRARYDEF clinkage="false" languageId="RTL" name="hif_verilog_standard" standard="true"/>
	</LIBRARYDEFS>
	<DESIGNUNITS>
		<DESIGNUNIT name="top_module">
			<VIEW filename="" languageId="RTL" name="behav" standard="false">
				<ENTITY name="Entity">
					<PORT direction="IN" name="clock" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="28" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="2"/>
					</PORT>
					<PORT direction="IN" name="a_0" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="28" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="2"/>
					</PORT>
					<PORT direction="IN" name="b_0" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="28" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="2"/>
					</PORT>
					<PORT direction="IN" name="a_1" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="28" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="2"/>
					</PORT>
					<PORT direction="IN" name="b_1" wrapper="false">
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="28" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="2"/>
					</PORT>
					<PORT direction="OUT" name="c_0" wrapper="false">
						<VALUE>
							<BITVAL value="0">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="23" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="OUT" name="d_0" wrapper="false">
						<VALUE>
							<BITVAL value="Z">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="23" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="OUT" name="c_1" wrapper="false">
						<VALUE>
							<BITVAL value="0">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="23" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<PORT direction="OUT" name="d_1" wrapper="false">
						<VALUE>
							<BITVAL value="Z">
								<TYPE>
									<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
								</TYPE>
							</BITVAL>
						</VALUE>
						<TYPE>
							<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
						</TYPE>
						<CODE_INFO column_number="23" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="3"/>
					</PORT>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="1"/>
				</ENTITY>
				<CONTENTS name="Architecture">
					<DECLARATIONS>
						<VARIABLE instance="true" name="spec_sbm0__00_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm0__01_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm0__02_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm0__03_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm0__04_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm0__05_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm0__06_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm0__07_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm0__08_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm1__00_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm1__01_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm1__02_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm1__03_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm1__04_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm1__05_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm1__06_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm1__07_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<VARIABLE instance="true" name="spec_sbm1__08_" standard="false">
							<TYPE>
								<BIT constexpr="false" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
							</TYPE>
							<VALUE>
								<BITVAL value="X">
									<TYPE>
										<BIT constexpr="true" logic="true" resolved="true" typeVariant="NATIVE_TYPE"/>
									</TYPE>
								</BITVAL>
							</VALUE>
						</VARIABLE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_spec_sbm0__01_" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm0__02_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="33"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="~">
														<VALUE1>
															<IDENTIFIER name="c_0">
																<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
															</IDENTIFIER>
														</VALUE1>
														<CODE_INFO column_number="17" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="33"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="17" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="33"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm0__03_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="26"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<IDENTIFIER name="b_0">
																<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
															</IDENTIFIER>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="spec_sbm0__02_">
																<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="26"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="26"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="26"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm0__06_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="28"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<IDENTIFIER name="b_0">
																<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
															</IDENTIFIER>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="c_0">
																<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="20" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="28"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="20" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="28"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm0__07_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="29"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<IDENTIFIER name="a_0">
																<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
															</IDENTIFIER>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="spec_sbm0__06_">
																<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="29"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="29"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="29"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm0__04_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="27"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<IDENTIFIER name="a_0">
																<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
															</IDENTIFIER>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="spec_sbm0__03_">
																<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="27"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="27"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="27"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm0__08_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="35"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="~">
														<VALUE1>
															<IDENTIFIER name="spec_sbm0__07_">
																<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="35"/>
															</IDENTIFIER>
														</VALUE1>
														<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="35"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="35"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm0__05_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="34"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="~">
														<VALUE1>
															<IDENTIFIER name="spec_sbm0__04_">
																<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="34"/>
															</IDENTIFIER>
														</VALUE1>
														<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="34"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="34"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm0__00_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="25"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<IDENTIFIER name="spec_sbm0__05_">
																<CODE_INFO column_number="17" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="25"/>
															</IDENTIFIER>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="spec_sbm0__08_">
																<CODE_INFO column_number="22" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="25"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="22" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="25"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="22" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="25"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm0__01_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="32"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="~">
														<VALUE1>
															<IDENTIFIER name="spec_sbm0__00_">
																<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="32"/>
															</IDENTIFIER>
														</VALUE1>
														<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="32"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="32"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
						<PROCEDURE kind="INSTANCE" name="hif_cone_spec_sbm1__01_" standard="false">
							<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="hif_cone" standard="false">
								<STATES>
									<STATE atomic="false" name="hif_cone" priority="0">
										<ACTIONS>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm1__02_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="33"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="~">
														<VALUE1>
															<IDENTIFIER name="c_1">
																<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
															</IDENTIFIER>
														</VALUE1>
														<CODE_INFO column_number="17" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="33"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="17" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="33"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm1__06_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="28"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<IDENTIFIER name="b_1">
																<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
															</IDENTIFIER>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="c_1">
																<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="20" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="28"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="20" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="28"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm1__03_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="26"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<IDENTIFIER name="b_1">
																<CODE_INFO column_number="49" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
															</IDENTIFIER>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="spec_sbm1__02_">
																<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="26"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="26"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="26"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm1__07_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="29"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<IDENTIFIER name="a_1">
																<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
															</IDENTIFIER>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="spec_sbm1__06_">
																<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="29"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="29"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="29"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm1__04_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="27"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<IDENTIFIER name="a_1">
																<CODE_INFO column_number="39" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
															</IDENTIFIER>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="spec_sbm1__03_">
																<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="27"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="27"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="21" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="27"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm1__08_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="35"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="~">
														<VALUE1>
															<IDENTIFIER name="spec_sbm1__07_">
																<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="35"/>
															</IDENTIFIER>
														</VALUE1>
														<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="35"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="35"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm1__05_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="34"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="~">
														<VALUE1>
															<IDENTIFIER name="spec_sbm1__04_">
																<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="34"/>
															</IDENTIFIER>
														</VALUE1>
														<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="34"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="34"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm1__00_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="25"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="&amp;">
														<VALUE1>
															<IDENTIFIER name="spec_sbm1__05_">
																<CODE_INFO column_number="17" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="25"/>
															</IDENTIFIER>
														</VALUE1>
														<VALUE2>
															<IDENTIFIER name="spec_sbm1__08_">
																<CODE_INFO column_number="22" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="25"/>
															</IDENTIFIER>
														</VALUE2>
														<CODE_INFO column_number="22" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="25"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="22" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="25"/>
											</ASSIGN>
											<ASSIGN>
												<LEFTHANDSIDE>
													<IDENTIFIER name="spec_sbm1__01_">
														<CODE_INFO column_number="12" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="32"/>
													</IDENTIFIER>
												</LEFTHANDSIDE>
												<RIGHTHANDSIDE>
													<EXPRESSION operator="~">
														<VALUE1>
															<IDENTIFIER name="spec_sbm1__00_">
																<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="32"/>
															</IDENTIFIER>
														</VALUE1>
														<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="32"/>
													</EXPRESSION>
												</RIGHTHANDSIDE>
												<CODE_INFO column_number="18" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="32"/>
											</ASSIGN>
										</ACTIONS>
									</STATE>
								</STATES>
							</STATETABLE>
						</PROCEDURE>
					</DECLARATIONS>
					<STATETABLES>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="spec_sbm0_process" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clock">
									<CODE_INFO column_number="29" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
								</IDENTIFIER>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="process" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_spec_sbm0__01_"/>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="c_0">
													<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<IDENTIFIER name="spec_sbm0__01_">
													<CODE_INFO column_number="11" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="31"/>
												</IDENTIFIER>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="11" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="31"/>
										</ASSIGN>
									</ACTIONS>
									<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="30"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="30"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="spec_sbm1_process_0" standard="false">
							<SENSITIVITY_POS>
								<IDENTIFIER name="clock">
									<CODE_INFO column_number="29" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
								</IDENTIFIER>
							</SENSITIVITY_POS>
							<STATES>
								<STATE atomic="false" name="process_0" priority="0">
									<ACTIONS>
										<PCALL name="hif_cone_spec_sbm1__01_"/>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="c_1">
													<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<IDENTIFIER name="spec_sbm1__01_">
													<CODE_INFO column_number="11" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="31"/>
												</IDENTIFIER>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="11" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="31"/>
										</ASSIGN>
									</ACTIONS>
									<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="30"/>
								</STATE>
							</STATES>
							<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="30"/>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="globact_process" standard="false">
							<SENSITIVITY>
								<IDENTIFIER name="c_1">
									<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
								</IDENTIFIER>
							</SENSITIVITY>
							<STATES>
								<STATE atomic="false" name="state" priority="0">
									<ACTIONS>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="d_1">
													<CODE_INFO column_number="69" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<IDENTIFIER name="c_1">
													<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="5"/>
												</IDENTIFIER>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="15" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec1.v" line_number="36"/>
										</ASSIGN>
									</ACTIONS>
								</STATE>
							</STATES>
						</STATETABLE>
						<STATETABLE dontinitialize="false" entryStateName="" flavour="HDL" name="globact_process_0" standard="false">
							<SENSITIVITY>
								<IDENTIFIER name="c_0">
									<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
								</IDENTIFIER>
							</SENSITIVITY>
							<STATES>
								<STATE atomic="false" name="state_0" priority="0">
									<ACTIONS>
										<ASSIGN>
											<LEFTHANDSIDE>
												<IDENTIFIER name="d_0">
													<CODE_INFO column_number="69" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
												</IDENTIFIER>
											</LEFTHANDSIDE>
											<RIGHTHANDSIDE>
												<IDENTIFIER name="c_0">
													<CODE_INFO column_number="59" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="4"/>
												</IDENTIFIER>
											</RIGHTHANDSIDE>
											<CODE_INFO column_number="15" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/spec0.v" line_number="36"/>
										</ASSIGN>
									</ACTIONS>
								</STATE>
							</STATES>
						</STATETABLE>
					</STATETABLES>
					<GLOBALACTION/>
					<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="1"/>
				</CONTENTS>
				<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="1"/>
			</VIEW>
			<CODE_INFO column_number="7" file="/home/magister/usm-t/tool/synthetic_gen/hif_sim/rtl/top_module.v" line_number="1"/>
		</DESIGNUNIT>
	</DESIGNUNITS>
</SYSTEM>
