// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="encrypt_dut,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.498000,HLS_SYN_LAT=4435,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=1430,HLS_SYN_LUT=4133,HLS_VERSION=2019_2}" *)

module encrypt_dut (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        key_address0,
        key_ce0,
        key_q0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] input_r_address0;
output   input_r_ce0;
input  [7:0] input_r_q0;
output  [3:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [7:0] output_r_d0;
output  [3:0] key_address0;
output   key_ce0;
input  [7:0] key_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_aes_encrypt_fu_18_ap_start;
wire    grp_aes_encrypt_fu_18_ap_done;
wire    grp_aes_encrypt_fu_18_ap_idle;
wire    grp_aes_encrypt_fu_18_ap_ready;
wire   [3:0] grp_aes_encrypt_fu_18_input_r_address0;
wire    grp_aes_encrypt_fu_18_input_r_ce0;
wire   [3:0] grp_aes_encrypt_fu_18_output_r_address0;
wire    grp_aes_encrypt_fu_18_output_r_ce0;
wire    grp_aes_encrypt_fu_18_output_r_we0;
wire   [7:0] grp_aes_encrypt_fu_18_output_r_d0;
wire   [3:0] grp_aes_encrypt_fu_18_key_address0;
wire    grp_aes_encrypt_fu_18_key_ce0;
reg    grp_aes_encrypt_fu_18_ap_start_reg;
wire    ap_CS_fsm_state2;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 grp_aes_encrypt_fu_18_ap_start_reg = 1'b0;
end

aes_encrypt grp_aes_encrypt_fu_18(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aes_encrypt_fu_18_ap_start),
    .ap_done(grp_aes_encrypt_fu_18_ap_done),
    .ap_idle(grp_aes_encrypt_fu_18_ap_idle),
    .ap_ready(grp_aes_encrypt_fu_18_ap_ready),
    .input_r_address0(grp_aes_encrypt_fu_18_input_r_address0),
    .input_r_ce0(grp_aes_encrypt_fu_18_input_r_ce0),
    .input_r_q0(input_r_q0),
    .output_r_address0(grp_aes_encrypt_fu_18_output_r_address0),
    .output_r_ce0(grp_aes_encrypt_fu_18_output_r_ce0),
    .output_r_we0(grp_aes_encrypt_fu_18_output_r_we0),
    .output_r_d0(grp_aes_encrypt_fu_18_output_r_d0),
    .key_address0(grp_aes_encrypt_fu_18_key_address0),
    .key_ce0(grp_aes_encrypt_fu_18_key_ce0),
    .key_q0(key_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aes_encrypt_fu_18_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_aes_encrypt_fu_18_ap_start_reg <= 1'b1;
        end else if ((grp_aes_encrypt_fu_18_ap_ready == 1'b1)) begin
            grp_aes_encrypt_fu_18_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((grp_aes_encrypt_fu_18_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_aes_encrypt_fu_18_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_aes_encrypt_fu_18_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign grp_aes_encrypt_fu_18_ap_start = grp_aes_encrypt_fu_18_ap_start_reg;

assign input_r_address0 = grp_aes_encrypt_fu_18_input_r_address0;

assign input_r_ce0 = grp_aes_encrypt_fu_18_input_r_ce0;

assign key_address0 = grp_aes_encrypt_fu_18_key_address0;

assign key_ce0 = grp_aes_encrypt_fu_18_key_ce0;

assign output_r_address0 = grp_aes_encrypt_fu_18_output_r_address0;

assign output_r_ce0 = grp_aes_encrypt_fu_18_output_r_ce0;

assign output_r_d0 = grp_aes_encrypt_fu_18_output_r_d0;

assign output_r_we0 = grp_aes_encrypt_fu_18_output_r_we0;

endmodule //encrypt_dut
