<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="fft_mag_axis_register_slice_2_0_synth_1" LaunchDir="/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/fft_mag_axis_register_slice_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fft_mag_c_addsub_0_0_synth_1" LaunchDir="/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/fft_mag_c_addsub_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fft_mag_cordic_0_0_synth_1" LaunchDir="/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/fft_mag_cordic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fft_mag_mult_gen_0_0_synth_1" LaunchDir="/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/fft_mag_mult_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fft_mag_mult_gen_1_0_synth_1" LaunchDir="/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/fft_mag_mult_gen_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="fft_mag_mult_gen_0_0_synth_1"/>
	</Run>
	<Run Id="fft_mag_xfft_0_0_synth_1" LaunchDir="/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/fft_mag_xfft_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="fft_mag_axis_register_slice_2_0_synth_1"/>
		<Parent Id="fft_mag_c_addsub_0_0_synth_1"/>
		<Parent Id="fft_mag_cordic_0_0_synth_1"/>
		<Parent Id="fft_mag_mult_gen_0_0_synth_1"/>
		<Parent Id="fft_mag_mult_gen_1_0_synth_1"/>
		<Parent Id="fft_mag_xfft_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="fft_mag_axis_register_slice_2_0_synth_1"/>
		<Parent Id="fft_mag_c_addsub_0_0_synth_1"/>
		<Parent Id="fft_mag_cordic_0_0_synth_1"/>
		<Parent Id="fft_mag_mult_gen_0_0_synth_1"/>
		<Parent Id="fft_mag_mult_gen_1_0_synth_1"/>
		<Parent Id="fft_mag_xfft_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

