Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module raifes_top_tb.cpu.bram01.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
==================================
==== FLAVOR TESTBENCH STARTET ====
==================================
waiting for NVRAM startup..
disabling RESET..
JTAG TAP: reset..
JTAG TAP: send halt request.
JTAG TAP: wait some cycles.
JTAG TAP: Read status of debug module..
JTAG TAP: Request resume..
JTAG TAP: send halt request.
JTAG TAP: send halt request.
