{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544976195164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544976195178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 19:03:14 2018 " "Processing started: Sun Dec 16 19:03:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544976195178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976195178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off marlin -c marlin " "Command: quartus_map --read_settings_files=on --write_settings_files=off marlin -c marlin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976195179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544976203839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544976203840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/hps.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps " "Found entity 1: hps" {  } { { "hps/synthesis/hps.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "hps/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "hps/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0 " "Found entity 1: hps_mm_interconnect_0" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_mux " "Found entity 1: hps_mm_interconnect_0_rsp_mux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224556 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_demux " "Found entity 1: hps_mm_interconnect_0_rsp_demux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_mux " "Found entity 1: hps_mm_interconnect_0_cmd_mux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_demux " "Found entity 1: hps_mm_interconnect_0_cmd_demux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "hps/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "hps/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "hps/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224664 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "hps/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_002_default_decode " "Found entity 1: hps_mm_interconnect_0_router_002_default_decode" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224679 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router_002 " "Found entity 2: hps_mm_interconnect_0_router_002" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_default_decode " "Found entity 1: hps_mm_interconnect_0_router_default_decode" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224686 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router " "Found entity 2: hps_mm_interconnect_0_router" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "hps/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "hps/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sw " "Found entity 1: hps_sw" {  } { { "hps/synthesis/submodules/hps_sw.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_led.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_led " "Found entity 1: hps_led" {  } { { "hps/synthesis/submodules/hps_led.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_keys " "Found entity 1: hps_keys" {  } { { "hps/synthesis/submodules/hps_keys.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_gpio0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_gpio0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_gpio0 " "Found entity 1: hps_gpio0" {  } { { "hps/synthesis/submodules/hps_gpio0.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_gpio0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS " "Found entity 1: hps_HPS" {  } { { "hps/synthesis/submodules/hps_HPS.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS_hps_io " "Found entity 1: hps_HPS_hps_io" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "hps/synthesis/submodules/hps_sdram.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "hps/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS_hps_io_border " "Found entity 1: hps_HPS_hps_io_border" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io_border.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS_fpga_interfaces " "Found entity 1: hps_HPS_fpga_interfaces" {  } { { "hps/synthesis/submodules/hps_HPS_fpga_interfaces.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_arduino_io.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_arduino_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_Arduino_io " "Found entity 1: hps_Arduino_io" {  } { { "hps/synthesis/submodules/hps_Arduino_io.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_Arduino_io.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marlin.v 1 1 " "Found 1 design units, including 1 entities, in source file marlin.v" { { "Info" "ISGN_ENTITY_NAME" "1 marlin " "Found entity 1: marlin" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976225005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976225005 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "marlin " "Elaborating entity \"marlin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544976225270 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_DATA marlin.v(42) " "Output port \"HPS_ENET_TX_DATA\" at marlin.v(42) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225273 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_GTX_CLK marlin.v(35) " "Output port \"HPS_ENET_GTX_CLK\" at marlin.v(35) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_MDC marlin.v(37) " "Output port \"HPS_ENET_MDC\" at marlin.v(37) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_EN marlin.v(43) " "Output port \"HPS_ENET_TX_EN\" at marlin.v(43) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_CLK marlin.v(55) " "Output port \"HPS_SPIM_CLK\" at marlin.v(55) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_MOSI marlin.v(57) " "Output port \"HPS_SPIM_MOSI\" at marlin.v(57) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_USB_STP marlin.v(65) " "Output port \"HPS_USB_STP\" at marlin.v(65) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps hps:hps " "Elaborating entity \"hps\" for hierarchy \"hps:hps\"" {  } { { "marlin.v" "hps" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_Arduino_io hps:hps\|hps_Arduino_io:arduino_io " "Elaborating entity \"hps_Arduino_io\" for hierarchy \"hps:hps\|hps_Arduino_io:arduino_io\"" {  } { { "hps/synthesis/hps.v" "arduino_io" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS hps:hps\|hps_HPS:hps " "Elaborating entity \"hps_HPS\" for hierarchy \"hps:hps\|hps_HPS:hps\"" {  } { { "hps/synthesis/hps.v" "hps" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS_fpga_interfaces hps:hps\|hps_HPS:hps\|hps_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"hps_HPS_fpga_interfaces\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "hps/synthesis/submodules/hps_HPS.v" "fpga_interfaces" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS_hps_io hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io " "Elaborating entity \"hps_HPS_hps_io\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\"" {  } { { "hps/synthesis/submodules/hps_HPS.v" "hps_io" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS_hps_io_border hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border " "Elaborating entity \"hps_HPS_hps_io_border\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\"" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io.v" "border" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io_border.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225433 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544976225435 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225435 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225442 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976225453 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225459 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225479 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544976225483 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544976225483 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225490 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225497 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""}  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544976225831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976225956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976225956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/programms/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_gpio0 hps:hps\|hps_gpio0:gpio0 " "Elaborating entity \"hps_gpio0\" for hierarchy \"hps:hps\|hps_gpio0:gpio0\"" {  } { { "hps/synthesis/hps.v" "gpio0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_keys hps:hps\|hps_keys:keys " "Elaborating entity \"hps_keys\" for hierarchy \"hps:hps\|hps_keys:keys\"" {  } { { "hps/synthesis/hps.v" "keys" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_led hps:hps\|hps_led:led " "Elaborating entity \"hps_led\" for hierarchy \"hps:hps\|hps_led:led\"" {  } { { "hps/synthesis/hps.v" "led" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sw hps:hps\|hps_sw:sw " "Elaborating entity \"hps_sw\" for hierarchy \"hps:hps\|hps_sw:sw\"" {  } { { "hps/synthesis/hps.v" "sw" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"hps_mm_interconnect_0\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\"" {  } { { "hps/synthesis/hps.v" "mm_interconnect_0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_translator" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "hps_h2f_lw_axi_master_agent" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_agent" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "hps/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_agent_rsp_fifo" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_agent_rdata_fifo" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router " "Elaborating entity \"hps_mm_interconnect_0_router\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "router" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_default_decode hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\|hps_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_default_decode\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\|hps_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_002 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"hps_mm_interconnect_0_router_002\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "router_002" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_002_default_decode hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\|hps_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_002_default_decode\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\|hps_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "hps_h2f_lw_axi_master_wr_limiter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_burst_adapter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_cmd_demux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"hps_mm_interconnect_0_cmd_demux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "cmd_demux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_cmd_mux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"hps_mm_interconnect_0_cmd_mux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "cmd_mux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_rsp_demux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"hps_mm_interconnect_0_rsp_demux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "rsp_demux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_rsp_mux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"hps_mm_interconnect_0_rsp_mux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "rsp_mux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 3129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller hps:hps\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"hps:hps\|altera_reset_controller:rst_controller\"" {  } { { "hps/synthesis/hps.v" "rst_controller" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "hps/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "hps/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227186 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544976236931 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[0\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[0\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[1\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[1\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[2\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[2\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[4\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[4\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[5\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[5\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[6\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[6\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[8\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[8\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[9\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[9\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[12\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[12\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[14\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[14\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[15\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[15\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[31\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[7\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[18\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[22\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[23\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[26\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[27\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[28\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[30\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1544976237051 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_MDIO " "bidirectional pin \"HPS_ENET_MDIO\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SCLK " "bidirectional pin \"HPS_I2C0_SCLK\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SDAT " "bidirectional pin \"HPS_I2C0_SDAT\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SPIM_SS " "bidirectional pin \"HPS_SPIM_SS\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[0\] " "bidirectional pin \"HPS_USB_DATA\[0\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[1\] " "bidirectional pin \"HPS_USB_DATA\[1\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[2\] " "bidirectional pin \"HPS_USB_DATA\[2\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[3\] " "bidirectional pin \"HPS_USB_DATA\[3\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[4\] " "bidirectional pin \"HPS_USB_DATA\[4\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[5\] " "bidirectional pin \"HPS_USB_DATA\[5\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[6\] " "bidirectional pin \"HPS_USB_DATA\[6\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[7\] " "bidirectional pin \"HPS_USB_DATA\[7\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1544976237057 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[0\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[1\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[2\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[3\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[4\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[5\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[6\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[7\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[8\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[9\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[10\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[11\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[12\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[13\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[14\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[15\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[0\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[1\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[2\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[3\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[4\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[5\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[6\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[7\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[8\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[9\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[10\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[11\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[12\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[13\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[14\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[15\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[16\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[17\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[18\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[19\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[20\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[21\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[22\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[23\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[24\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[25\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[26\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[27\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[28\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[29\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[30\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[31\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[0\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[1\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[2\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[3\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[4\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[5\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[6\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[7\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[8\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[9\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[10\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[11\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[12\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[13\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[14\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[15\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[16\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[17\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[18\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[19\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[20\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[21\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[22\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[23\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[24\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[25\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[26\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[27\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[28\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[29\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[30\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[31\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1544976237073 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[32\]~synth " "Node \"GPIO_0\[32\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[33\]~synth " "Node \"GPIO_0\[33\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[34\]~synth " "Node \"GPIO_0\[34\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[32\]~synth " "Node \"GPIO_1\[32\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[33\]~synth " "Node \"GPIO_1\[33\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[34\]~synth " "Node \"GPIO_1\[34\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[35\]~synth " "Node \"GPIO_1\[35\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1544976239904 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[0\]~synth " "Node \"ARDUINO_IO\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[1\]~synth " "Node \"ARDUINO_IO\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[2\]~synth " "Node \"ARDUINO_IO\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[4\]~synth " "Node \"ARDUINO_IO\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[5\]~synth " "Node \"ARDUINO_IO\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[8\]~synth " "Node \"ARDUINO_IO\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[9\]~synth " "Node \"ARDUINO_IO\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[12\]~synth " "Node \"ARDUINO_IO\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[14\]~synth " "Node \"ARDUINO_IO\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[15\]~synth " "Node \"ARDUINO_IO\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[31\]~synth " "Node \"GPIO_0\[31\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[7\]~synth " "Node \"GPIO_1\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[12\]~synth " "Node \"GPIO_1\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[16\]~synth " "Node \"GPIO_1\[16\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[17\]~synth " "Node \"GPIO_1\[17\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[18\]~synth " "Node \"GPIO_1\[18\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[21\]~synth " "Node \"GPIO_1\[21\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[22\]~synth " "Node \"GPIO_1\[22\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[23\]~synth " "Node \"GPIO_1\[23\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[26\]~synth " "Node \"GPIO_1\[26\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[27\]~synth " "Node \"GPIO_1\[27\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[28\]~synth " "Node \"GPIO_1\[28\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[30\]~synth " "Node \"GPIO_1\[30\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1544976239908 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_DM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_GTX_CLK GND " "Pin \"HPS_ENET_GTX_CLK\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_MDC GND " "Pin \"HPS_ENET_MDC\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[0\] GND " "Pin \"HPS_ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[1\] GND " "Pin \"HPS_ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[2\] GND " "Pin \"HPS_ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[3\] GND " "Pin \"HPS_ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_EN GND " "Pin \"HPS_ENET_TX_EN\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_USB_STP GND " "Pin \"HPS_USB_STP\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_USB_STP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544976239914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976240391 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "255 " "255 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544976243851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "hps_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"hps_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976244292 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.map.smsg " "Generated suppressed messages file D:/GitHub/3d_printer/hps+fpga_marlin/marlin.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976245486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544976692435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976692435 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_CLK " "No output dependent on input pin \"HPS_ENET_RX_CLK\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[0\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[0\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[1\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[1\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[2\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[2\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[3\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[3\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DV " "No output dependent on input pin \"HPS_ENET_RX_DV\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_CLKOUT " "No output dependent on input pin \"HPS_USB_CLKOUT\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_USB_CLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_DIR " "No output dependent on input pin \"HPS_USB_DIR\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_USB_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_NXT " "No output dependent on input pin \"HPS_USB_NXT\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_USB_NXT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544976695057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2862 " "Implemented 2862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "154 " "Implemented 154 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2375 " "Implemented 2375 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1544976695090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544976695090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 351 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 351 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5012 " "Peak virtual memory: 5012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544976695494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 19:11:35 2018 " "Processing ended: Sun Dec 16 19:11:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544976695494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:21 " "Elapsed time: 00:08:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544976695494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:42 " "Total CPU time (on all processors): 00:08:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544976695494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976695494 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544976715158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544976715177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 19:11:42 2018 " "Processing started: Sun Dec 16 19:11:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544976715177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544976715177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off marlin -c marlin " "Command: quartus_fit --read_settings_files=off --write_settings_files=off marlin -c marlin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544976715178 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544976716197 ""}
{ "Info" "0" "" "Project  = marlin" {  } {  } 0 0 "Project  = marlin" 0 0 "Fitter" 0 0 1544976716203 ""}
{ "Info" "0" "" "Revision = marlin" {  } {  } 0 0 "Revision = marlin" 0 0 "Fitter" 0 0 1544976716205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544976717032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544976717037 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "marlin 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"marlin\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544976717281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544976717581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544976717581 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544976720104 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544976721735 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544976724824 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "112 226 " "No exact pin location assignment(s) for 112 pins of 226 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1544976727106 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1544976727218 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1544976727218 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "6 " "6 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_N\[1\] HPS_DDR3_DQS_N\[1\](n) " "differential I/O pin \"HPS_DDR3_DQS_N\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_N\[1\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9608 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_N\[2\] HPS_DDR3_DQS_N\[2\](n) " "differential I/O pin \"HPS_DDR3_DQS_N\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_N\[2\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9614 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_N\[3\] HPS_DDR3_DQS_N\[3\](n) " "differential I/O pin \"HPS_DDR3_DQS_N\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_N\[3\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9620 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_P\[1\] HPS_DDR3_DQS_P\[1\](n) " "differential I/O pin \"HPS_DDR3_DQS_P\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_P\[1\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9626 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_P\[2\] HPS_DDR3_DQS_P\[2\](n) " "differential I/O pin \"HPS_DDR3_DQS_P\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_P\[2\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9632 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_P\[3\] HPS_DDR3_DQS_P\[3\](n) " "differential I/O pin \"HPS_DDR3_DQS_P\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_P\[3\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9638 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1544976782690 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_N\[1\] OEIN HPS_DDR3_DQS_N\[1\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_N\[1\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_N\[1\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782719 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_N\[2\] OEIN HPS_DDR3_DQS_N\[2\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_N\[2\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_N\[2\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782719 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_N\[3\] OEIN HPS_DDR3_DQS_N\[3\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_N\[3\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_N\[3\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_P\[1\] OEIN HPS_DDR3_DQS_P\[1\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_P\[1\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_P\[1\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_P\[2\] OEIN HPS_DDR3_DQS_P\[2\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_P\[2\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_P\[2\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_P\[3\] OEIN HPS_DDR3_DQS_P\[3\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_P\[3\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_P\[3\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:00 " "Fitter preparation operations ending: elapsed time is 00:01:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544976783498 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1544976791727 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "133 " "Following 133 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_MDIO a permanently disabled " "Pin HPS_ENET_MDIO has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SCLK a permanently disabled " "Pin HPS_I2C0_SCLK has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SDAT a permanently disabled " "Pin HPS_I2C0_SDAT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[0\] a permanently disabled " "Pin HPS_USB_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[1\] a permanently disabled " "Pin HPS_USB_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[2\] a permanently disabled " "Pin HPS_USB_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[3\] a permanently disabled " "Pin HPS_USB_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[4\] a permanently disabled " "Pin HPS_USB_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[5\] a permanently disabled " "Pin HPS_USB_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[6\] a permanently disabled " "Pin HPS_USB_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[7\] a permanently disabled " "Pin HPS_USB_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently enabled " "Pin ARDUINO_IO\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently enabled " "Pin ARDUINO_IO\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently enabled " "Pin ARDUINO_IO\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently enabled " "Pin ARDUINO_IO\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently enabled " "Pin ARDUINO_IO\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently enabled " "Pin ARDUINO_IO\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently enabled " "Pin ARDUINO_IO\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently enabled " "Pin ARDUINO_IO\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently enabled " "Pin ARDUINO_IO\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently enabled " "Pin ARDUINO_IO\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently enabled " "Pin ARDUINO_IO\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[8\] a permanently disabled " "Pin HPS_DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[9\] a permanently disabled " "Pin HPS_DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[10\] a permanently disabled " "Pin HPS_DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[11\] a permanently disabled " "Pin HPS_DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[12\] a permanently disabled " "Pin HPS_DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[13\] a permanently disabled " "Pin HPS_DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[14\] a permanently disabled " "Pin HPS_DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[15\] a permanently disabled " "Pin HPS_DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[16\] a permanently disabled " "Pin HPS_DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[17\] a permanently disabled " "Pin HPS_DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[18\] a permanently disabled " "Pin HPS_DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[19\] a permanently disabled " "Pin HPS_DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[20\] a permanently disabled " "Pin HPS_DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[21\] a permanently disabled " "Pin HPS_DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[22\] a permanently disabled " "Pin HPS_DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[23\] a permanently disabled " "Pin HPS_DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[24\] a permanently disabled " "Pin HPS_DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[25\] a permanently disabled " "Pin HPS_DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[26\] a permanently disabled " "Pin HPS_DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[27\] a permanently disabled " "Pin HPS_DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[28\] a permanently disabled " "Pin HPS_DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[29\] a permanently disabled " "Pin HPS_DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[30\] a permanently disabled " "Pin HPS_DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[31\] a permanently disabled " "Pin HPS_DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently enabled " "Pin GPIO_0\[20\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently enabled " "Pin GPIO_0\[24\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently enabled " "Pin GPIO_0\[28\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently enabled " "Pin GPIO_0\[31\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently enabled " "Pin GPIO_1\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently enabled " "Pin GPIO_1\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently enabled " "Pin GPIO_1\[18\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently enabled " "Pin GPIO_1\[21\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently enabled " "Pin GPIO_1\[22\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently enabled " "Pin GPIO_1\[23\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544976792732 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "68 " "Following 68 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[13\] GND " "Pin HPS_DDR3_ADDR\[13\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[14\] GND " "Pin HPS_DDR3_ADDR\[14\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[1\] GND " "Pin HPS_DDR3_DM\[1\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[2\] GND " "Pin HPS_DDR3_DM\[2\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[3\] GND " "Pin HPS_DDR3_DM\[3\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_GTX_CLK GND " "Pin HPS_ENET_GTX_CLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_GTX_CLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDC GND " "Pin HPS_ENET_MDC has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDC } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[0\] GND " "Pin HPS_ENET_TX_DATA\[0\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[1\] GND " "Pin HPS_ENET_TX_DATA\[1\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[2\] GND " "Pin HPS_ENET_TX_DATA\[2\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[3\] GND " "Pin HPS_ENET_TX_DATA\[3\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_EN GND " "Pin HPS_ENET_TX_EN has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_EN } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_CLK GND " "Pin HPS_SPIM_CLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_CLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_MOSI GND " "Pin HPS_SPIM_MOSI has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_MOSI } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_STP GND " "Pin HPS_USB_STP has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_STP } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_RESET_N GND " "Pin ARDUINO_RESET_N has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_CONV_USB_N GND " "Pin HPS_CONV_USB_N has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_INT_N GND " "Pin HPS_ENET_INT_N has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDIO GND " "Pin HPS_ENET_MDIO has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_GSENSOR_INT GND " "Pin HPS_GSENSOR_INT has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C0_SCLK GND " "Pin HPS_I2C0_SCLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C0_SDAT GND " "Pin HPS_I2C0_SDAT has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SCLK GND " "Pin HPS_I2C1_SCLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SDAT GND " "Pin HPS_I2C1_SDAT has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_KEY GND " "Pin HPS_KEY has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LED GND " "Pin HPS_LED has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LTC_GPIO GND " "Pin HPS_LTC_GPIO has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_SS GND " "Pin HPS_SPIM_SS has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[0\] GND " "Pin HPS_USB_DATA\[0\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[1\] GND " "Pin HPS_USB_DATA\[1\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[2\] GND " "Pin HPS_USB_DATA\[2\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[3\] GND " "Pin HPS_USB_DATA\[3\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[4\] GND " "Pin HPS_USB_DATA\[4\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[5\] GND " "Pin HPS_USB_DATA\[5\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[6\] GND " "Pin HPS_USB_DATA\[6\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[7\] GND " "Pin HPS_USB_DATA\[7\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[8\] GND " "Pin HPS_DDR3_DQ\[8\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[9\] GND " "Pin HPS_DDR3_DQ\[9\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[10\] GND " "Pin HPS_DDR3_DQ\[10\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[11\] GND " "Pin HPS_DDR3_DQ\[11\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[12\] GND " "Pin HPS_DDR3_DQ\[12\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[13\] GND " "Pin HPS_DDR3_DQ\[13\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[14\] GND " "Pin HPS_DDR3_DQ\[14\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[15\] GND " "Pin HPS_DDR3_DQ\[15\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[16\] GND " "Pin HPS_DDR3_DQ\[16\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[17\] GND " "Pin HPS_DDR3_DQ\[17\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[18\] GND " "Pin HPS_DDR3_DQ\[18\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[19\] GND " "Pin HPS_DDR3_DQ\[19\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[20\] GND " "Pin HPS_DDR3_DQ\[20\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[21\] GND " "Pin HPS_DDR3_DQ\[21\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[22\] GND " "Pin HPS_DDR3_DQ\[22\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[23\] GND " "Pin HPS_DDR3_DQ\[23\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[24\] GND " "Pin HPS_DDR3_DQ\[24\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[25\] GND " "Pin HPS_DDR3_DQ\[25\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[26\] GND " "Pin HPS_DDR3_DQ\[26\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[27\] GND " "Pin HPS_DDR3_DQ\[27\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[28\] GND " "Pin HPS_DDR3_DQ\[28\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[29\] GND " "Pin HPS_DDR3_DQ\[29\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[30\] GND " "Pin HPS_DDR3_DQ\[30\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[31\] GND " "Pin HPS_DDR3_DQ\[31\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] GND " "Pin GPIO_0\[32\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] GND " "Pin GPIO_0\[33\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] GND " "Pin GPIO_0\[34\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] GND " "Pin GPIO_0\[35\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] GND " "Pin GPIO_1\[32\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] GND " "Pin GPIO_1\[33\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] GND " "Pin GPIO_1\[34\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] GND " "Pin GPIO_1\[35\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544976792764 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1544976792779 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1544976792878 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 8 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5493 " "Peak virtual memory: 5493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544976796342 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 16 19:13:16 2018 " "Processing ended: Sun Dec 16 19:13:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544976796342 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544976796342 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544976796342 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544976796342 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 359 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 359 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544976798156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544976195164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544976195178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 19:03:14 2018 " "Processing started: Sun Dec 16 19:03:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544976195178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976195178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off marlin -c marlin " "Command: quartus_map --read_settings_files=on --write_settings_files=off marlin -c marlin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976195179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544976203839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544976203840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/hps.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps " "Found entity 1: hps" {  } { { "hps/synthesis/hps.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "hps/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "hps/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0 " "Found entity 1: hps_mm_interconnect_0" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_mux " "Found entity 1: hps_mm_interconnect_0_rsp_mux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224556 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_demux " "Found entity 1: hps_mm_interconnect_0_rsp_demux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_mux " "Found entity 1: hps_mm_interconnect_0_cmd_mux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_demux " "Found entity 1: hps_mm_interconnect_0_cmd_demux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "hps/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "hps/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "hps/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224664 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "hps/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_002_default_decode " "Found entity 1: hps_mm_interconnect_0_router_002_default_decode" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224679 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router_002 " "Found entity 2: hps_mm_interconnect_0_router_002" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_default_decode " "Found entity 1: hps_mm_interconnect_0_router_default_decode" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224686 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router " "Found entity 2: hps_mm_interconnect_0_router" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "hps/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "hps/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sw " "Found entity 1: hps_sw" {  } { { "hps/synthesis/submodules/hps_sw.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_led.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_led " "Found entity 1: hps_led" {  } { { "hps/synthesis/submodules/hps_led.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_keys " "Found entity 1: hps_keys" {  } { { "hps/synthesis/submodules/hps_keys.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_gpio0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_gpio0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_gpio0 " "Found entity 1: hps_gpio0" {  } { { "hps/synthesis/submodules/hps_gpio0.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_gpio0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS " "Found entity 1: hps_HPS" {  } { { "hps/synthesis/submodules/hps_HPS.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS_hps_io " "Found entity 1: hps_HPS_hps_io" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "hps/synthesis/submodules/hps_sdram.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "hps/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS_hps_io_border " "Found entity 1: hps_HPS_hps_io_border" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io_border.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS_fpga_interfaces " "Found entity 1: hps_HPS_fpga_interfaces" {  } { { "hps/synthesis/submodules/hps_HPS_fpga_interfaces.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_arduino_io.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_arduino_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_Arduino_io " "Found entity 1: hps_Arduino_io" {  } { { "hps/synthesis/submodules/hps_Arduino_io.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_Arduino_io.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marlin.v 1 1 " "Found 1 design units, including 1 entities, in source file marlin.v" { { "Info" "ISGN_ENTITY_NAME" "1 marlin " "Found entity 1: marlin" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976225005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976225005 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "marlin " "Elaborating entity \"marlin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544976225270 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_DATA marlin.v(42) " "Output port \"HPS_ENET_TX_DATA\" at marlin.v(42) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225273 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_GTX_CLK marlin.v(35) " "Output port \"HPS_ENET_GTX_CLK\" at marlin.v(35) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_MDC marlin.v(37) " "Output port \"HPS_ENET_MDC\" at marlin.v(37) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_EN marlin.v(43) " "Output port \"HPS_ENET_TX_EN\" at marlin.v(43) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_CLK marlin.v(55) " "Output port \"HPS_SPIM_CLK\" at marlin.v(55) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_MOSI marlin.v(57) " "Output port \"HPS_SPIM_MOSI\" at marlin.v(57) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_USB_STP marlin.v(65) " "Output port \"HPS_USB_STP\" at marlin.v(65) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps hps:hps " "Elaborating entity \"hps\" for hierarchy \"hps:hps\"" {  } { { "marlin.v" "hps" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_Arduino_io hps:hps\|hps_Arduino_io:arduino_io " "Elaborating entity \"hps_Arduino_io\" for hierarchy \"hps:hps\|hps_Arduino_io:arduino_io\"" {  } { { "hps/synthesis/hps.v" "arduino_io" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS hps:hps\|hps_HPS:hps " "Elaborating entity \"hps_HPS\" for hierarchy \"hps:hps\|hps_HPS:hps\"" {  } { { "hps/synthesis/hps.v" "hps" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS_fpga_interfaces hps:hps\|hps_HPS:hps\|hps_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"hps_HPS_fpga_interfaces\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "hps/synthesis/submodules/hps_HPS.v" "fpga_interfaces" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS_hps_io hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io " "Elaborating entity \"hps_HPS_hps_io\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\"" {  } { { "hps/synthesis/submodules/hps_HPS.v" "hps_io" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS_hps_io_border hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border " "Elaborating entity \"hps_HPS_hps_io_border\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\"" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io.v" "border" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io_border.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225433 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544976225435 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225435 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225442 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976225453 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225459 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225479 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544976225483 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544976225483 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225490 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225497 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""}  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544976225831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976225956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976225956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/programms/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_gpio0 hps:hps\|hps_gpio0:gpio0 " "Elaborating entity \"hps_gpio0\" for hierarchy \"hps:hps\|hps_gpio0:gpio0\"" {  } { { "hps/synthesis/hps.v" "gpio0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_keys hps:hps\|hps_keys:keys " "Elaborating entity \"hps_keys\" for hierarchy \"hps:hps\|hps_keys:keys\"" {  } { { "hps/synthesis/hps.v" "keys" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_led hps:hps\|hps_led:led " "Elaborating entity \"hps_led\" for hierarchy \"hps:hps\|hps_led:led\"" {  } { { "hps/synthesis/hps.v" "led" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sw hps:hps\|hps_sw:sw " "Elaborating entity \"hps_sw\" for hierarchy \"hps:hps\|hps_sw:sw\"" {  } { { "hps/synthesis/hps.v" "sw" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"hps_mm_interconnect_0\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\"" {  } { { "hps/synthesis/hps.v" "mm_interconnect_0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_translator" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "hps_h2f_lw_axi_master_agent" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_agent" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "hps/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_agent_rsp_fifo" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_agent_rdata_fifo" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router " "Elaborating entity \"hps_mm_interconnect_0_router\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "router" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_default_decode hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\|hps_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_default_decode\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\|hps_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_002 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"hps_mm_interconnect_0_router_002\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "router_002" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_002_default_decode hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\|hps_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_002_default_decode\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\|hps_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "hps_h2f_lw_axi_master_wr_limiter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_burst_adapter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_cmd_demux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"hps_mm_interconnect_0_cmd_demux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "cmd_demux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_cmd_mux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"hps_mm_interconnect_0_cmd_mux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "cmd_mux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_rsp_demux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"hps_mm_interconnect_0_rsp_demux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "rsp_demux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_rsp_mux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"hps_mm_interconnect_0_rsp_mux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "rsp_mux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 3129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller hps:hps\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"hps:hps\|altera_reset_controller:rst_controller\"" {  } { { "hps/synthesis/hps.v" "rst_controller" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "hps/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "hps/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227186 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544976236931 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[0\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[0\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[1\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[1\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[2\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[2\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[4\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[4\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[5\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[5\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[6\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[6\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[8\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[8\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[9\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[9\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[12\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[12\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[14\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[14\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[15\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[15\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[31\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[7\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[18\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[22\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[23\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[26\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[27\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[28\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[30\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1544976237051 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_MDIO " "bidirectional pin \"HPS_ENET_MDIO\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SCLK " "bidirectional pin \"HPS_I2C0_SCLK\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SDAT " "bidirectional pin \"HPS_I2C0_SDAT\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SPIM_SS " "bidirectional pin \"HPS_SPIM_SS\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[0\] " "bidirectional pin \"HPS_USB_DATA\[0\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[1\] " "bidirectional pin \"HPS_USB_DATA\[1\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[2\] " "bidirectional pin \"HPS_USB_DATA\[2\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[3\] " "bidirectional pin \"HPS_USB_DATA\[3\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[4\] " "bidirectional pin \"HPS_USB_DATA\[4\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[5\] " "bidirectional pin \"HPS_USB_DATA\[5\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[6\] " "bidirectional pin \"HPS_USB_DATA\[6\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[7\] " "bidirectional pin \"HPS_USB_DATA\[7\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1544976237057 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[0\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[1\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[2\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[3\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[4\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[5\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[6\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[7\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[8\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[9\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[10\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[11\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[12\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[13\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[14\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[15\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[0\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[1\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[2\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[3\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[4\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[5\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[6\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[7\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[8\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[9\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[10\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[11\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[12\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[13\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[14\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[15\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[16\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[17\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[18\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[19\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[20\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[21\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[22\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[23\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[24\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[25\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[26\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[27\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[28\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[29\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[30\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[31\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[0\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[1\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[2\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[3\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[4\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[5\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[6\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[7\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[8\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[9\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[10\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[11\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[12\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[13\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[14\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[15\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[16\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[17\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[18\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[19\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[20\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[21\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[22\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[23\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[24\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[25\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[26\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[27\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[28\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[29\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[30\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[31\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1544976237073 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[32\]~synth " "Node \"GPIO_0\[32\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[33\]~synth " "Node \"GPIO_0\[33\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[34\]~synth " "Node \"GPIO_0\[34\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[32\]~synth " "Node \"GPIO_1\[32\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[33\]~synth " "Node \"GPIO_1\[33\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[34\]~synth " "Node \"GPIO_1\[34\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[35\]~synth " "Node \"GPIO_1\[35\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1544976239904 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[0\]~synth " "Node \"ARDUINO_IO\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[1\]~synth " "Node \"ARDUINO_IO\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[2\]~synth " "Node \"ARDUINO_IO\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[4\]~synth " "Node \"ARDUINO_IO\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[5\]~synth " "Node \"ARDUINO_IO\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[8\]~synth " "Node \"ARDUINO_IO\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[9\]~synth " "Node \"ARDUINO_IO\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[12\]~synth " "Node \"ARDUINO_IO\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[14\]~synth " "Node \"ARDUINO_IO\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[15\]~synth " "Node \"ARDUINO_IO\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[31\]~synth " "Node \"GPIO_0\[31\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[7\]~synth " "Node \"GPIO_1\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[12\]~synth " "Node \"GPIO_1\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[16\]~synth " "Node \"GPIO_1\[16\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[17\]~synth " "Node \"GPIO_1\[17\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[18\]~synth " "Node \"GPIO_1\[18\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[21\]~synth " "Node \"GPIO_1\[21\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[22\]~synth " "Node \"GPIO_1\[22\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[23\]~synth " "Node \"GPIO_1\[23\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[26\]~synth " "Node \"GPIO_1\[26\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[27\]~synth " "Node \"GPIO_1\[27\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[28\]~synth " "Node \"GPIO_1\[28\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[30\]~synth " "Node \"GPIO_1\[30\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1544976239908 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_DM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_GTX_CLK GND " "Pin \"HPS_ENET_GTX_CLK\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_MDC GND " "Pin \"HPS_ENET_MDC\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[0\] GND " "Pin \"HPS_ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[1\] GND " "Pin \"HPS_ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[2\] GND " "Pin \"HPS_ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[3\] GND " "Pin \"HPS_ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_EN GND " "Pin \"HPS_ENET_TX_EN\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_USB_STP GND " "Pin \"HPS_USB_STP\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_USB_STP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544976239914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976240391 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "255 " "255 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544976243851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "hps_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"hps_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976244292 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.map.smsg " "Generated suppressed messages file D:/GitHub/3d_printer/hps+fpga_marlin/marlin.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976245486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544976692435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976692435 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_CLK " "No output dependent on input pin \"HPS_ENET_RX_CLK\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[0\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[0\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[1\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[1\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[2\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[2\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[3\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[3\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DV " "No output dependent on input pin \"HPS_ENET_RX_DV\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_CLKOUT " "No output dependent on input pin \"HPS_USB_CLKOUT\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_USB_CLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_DIR " "No output dependent on input pin \"HPS_USB_DIR\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_USB_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_NXT " "No output dependent on input pin \"HPS_USB_NXT\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_USB_NXT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544976695057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2862 " "Implemented 2862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "154 " "Implemented 154 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2375 " "Implemented 2375 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1544976695090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544976695090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 351 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 351 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5012 " "Peak virtual memory: 5012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544976695494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 19:11:35 2018 " "Processing ended: Sun Dec 16 19:11:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544976695494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:21 " "Elapsed time: 00:08:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544976695494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:42 " "Total CPU time (on all processors): 00:08:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544976695494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976695494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544976717032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544976717037 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "marlin 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"marlin\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544976717281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544976717581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544976717581 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544976720104 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544976721735 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544976724824 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "112 226 " "No exact pin location assignment(s) for 112 pins of 226 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1544976727106 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1544976727218 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1544976727218 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "6 " "6 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_N\[1\] HPS_DDR3_DQS_N\[1\](n) " "differential I/O pin \"HPS_DDR3_DQS_N\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_N\[1\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9608 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_N\[2\] HPS_DDR3_DQS_N\[2\](n) " "differential I/O pin \"HPS_DDR3_DQS_N\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_N\[2\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9614 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_N\[3\] HPS_DDR3_DQS_N\[3\](n) " "differential I/O pin \"HPS_DDR3_DQS_N\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_N\[3\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9620 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_P\[1\] HPS_DDR3_DQS_P\[1\](n) " "differential I/O pin \"HPS_DDR3_DQS_P\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_P\[1\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9626 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_P\[2\] HPS_DDR3_DQS_P\[2\](n) " "differential I/O pin \"HPS_DDR3_DQS_P\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_P\[2\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9632 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_P\[3\] HPS_DDR3_DQS_P\[3\](n) " "differential I/O pin \"HPS_DDR3_DQS_P\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_P\[3\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9638 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1544976782690 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_N\[1\] OEIN HPS_DDR3_DQS_N\[1\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_N\[1\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_N\[1\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782719 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_N\[2\] OEIN HPS_DDR3_DQS_N\[2\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_N\[2\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_N\[2\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782719 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_N\[3\] OEIN HPS_DDR3_DQS_N\[3\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_N\[3\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_N\[3\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_P\[1\] OEIN HPS_DDR3_DQS_P\[1\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_P\[1\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_P\[1\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_P\[2\] OEIN HPS_DDR3_DQS_P\[2\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_P\[2\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_P\[2\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_P\[3\] OEIN HPS_DDR3_DQS_P\[3\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_P\[3\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_P\[3\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:00 " "Fitter preparation operations ending: elapsed time is 00:01:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544976783498 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1544976791727 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "133 " "Following 133 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_MDIO a permanently disabled " "Pin HPS_ENET_MDIO has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SCLK a permanently disabled " "Pin HPS_I2C0_SCLK has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SDAT a permanently disabled " "Pin HPS_I2C0_SDAT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[0\] a permanently disabled " "Pin HPS_USB_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[1\] a permanently disabled " "Pin HPS_USB_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[2\] a permanently disabled " "Pin HPS_USB_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[3\] a permanently disabled " "Pin HPS_USB_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[4\] a permanently disabled " "Pin HPS_USB_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[5\] a permanently disabled " "Pin HPS_USB_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[6\] a permanently disabled " "Pin HPS_USB_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[7\] a permanently disabled " "Pin HPS_USB_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently enabled " "Pin ARDUINO_IO\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently enabled " "Pin ARDUINO_IO\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently enabled " "Pin ARDUINO_IO\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently enabled " "Pin ARDUINO_IO\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently enabled " "Pin ARDUINO_IO\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently enabled " "Pin ARDUINO_IO\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently enabled " "Pin ARDUINO_IO\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently enabled " "Pin ARDUINO_IO\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently enabled " "Pin ARDUINO_IO\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently enabled " "Pin ARDUINO_IO\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently enabled " "Pin ARDUINO_IO\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[8\] a permanently disabled " "Pin HPS_DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[9\] a permanently disabled " "Pin HPS_DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[10\] a permanently disabled " "Pin HPS_DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[11\] a permanently disabled " "Pin HPS_DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[12\] a permanently disabled " "Pin HPS_DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[13\] a permanently disabled " "Pin HPS_DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[14\] a permanently disabled " "Pin HPS_DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[15\] a permanently disabled " "Pin HPS_DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[16\] a permanently disabled " "Pin HPS_DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[17\] a permanently disabled " "Pin HPS_DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[18\] a permanently disabled " "Pin HPS_DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[19\] a permanently disabled " "Pin HPS_DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[20\] a permanently disabled " "Pin HPS_DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[21\] a permanently disabled " "Pin HPS_DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[22\] a permanently disabled " "Pin HPS_DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[23\] a permanently disabled " "Pin HPS_DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[24\] a permanently disabled " "Pin HPS_DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[25\] a permanently disabled " "Pin HPS_DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[26\] a permanently disabled " "Pin HPS_DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[27\] a permanently disabled " "Pin HPS_DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[28\] a permanently disabled " "Pin HPS_DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[29\] a permanently disabled " "Pin HPS_DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[30\] a permanently disabled " "Pin HPS_DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[31\] a permanently disabled " "Pin HPS_DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently enabled " "Pin GPIO_0\[20\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently enabled " "Pin GPIO_0\[24\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently enabled " "Pin GPIO_0\[28\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently enabled " "Pin GPIO_0\[31\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently enabled " "Pin GPIO_1\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently enabled " "Pin GPIO_1\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently enabled " "Pin GPIO_1\[18\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently enabled " "Pin GPIO_1\[21\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently enabled " "Pin GPIO_1\[22\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently enabled " "Pin GPIO_1\[23\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544976792732 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "68 " "Following 68 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[13\] GND " "Pin HPS_DDR3_ADDR\[13\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[14\] GND " "Pin HPS_DDR3_ADDR\[14\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[1\] GND " "Pin HPS_DDR3_DM\[1\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[2\] GND " "Pin HPS_DDR3_DM\[2\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[3\] GND " "Pin HPS_DDR3_DM\[3\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_GTX_CLK GND " "Pin HPS_ENET_GTX_CLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_GTX_CLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDC GND " "Pin HPS_ENET_MDC has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDC } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[0\] GND " "Pin HPS_ENET_TX_DATA\[0\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[1\] GND " "Pin HPS_ENET_TX_DATA\[1\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[2\] GND " "Pin HPS_ENET_TX_DATA\[2\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[3\] GND " "Pin HPS_ENET_TX_DATA\[3\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_EN GND " "Pin HPS_ENET_TX_EN has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_EN } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_CLK GND " "Pin HPS_SPIM_CLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_CLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_MOSI GND " "Pin HPS_SPIM_MOSI has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_MOSI } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_STP GND " "Pin HPS_USB_STP has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_STP } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_RESET_N GND " "Pin ARDUINO_RESET_N has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_CONV_USB_N GND " "Pin HPS_CONV_USB_N has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_INT_N GND " "Pin HPS_ENET_INT_N has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDIO GND " "Pin HPS_ENET_MDIO has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_GSENSOR_INT GND " "Pin HPS_GSENSOR_INT has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C0_SCLK GND " "Pin HPS_I2C0_SCLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C0_SDAT GND " "Pin HPS_I2C0_SDAT has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SCLK GND " "Pin HPS_I2C1_SCLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SDAT GND " "Pin HPS_I2C1_SDAT has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_KEY GND " "Pin HPS_KEY has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LED GND " "Pin HPS_LED has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LTC_GPIO GND " "Pin HPS_LTC_GPIO has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_SS GND " "Pin HPS_SPIM_SS has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[0\] GND " "Pin HPS_USB_DATA\[0\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[1\] GND " "Pin HPS_USB_DATA\[1\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[2\] GND " "Pin HPS_USB_DATA\[2\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[3\] GND " "Pin HPS_USB_DATA\[3\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[4\] GND " "Pin HPS_USB_DATA\[4\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[5\] GND " "Pin HPS_USB_DATA\[5\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[6\] GND " "Pin HPS_USB_DATA\[6\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[7\] GND " "Pin HPS_USB_DATA\[7\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[8\] GND " "Pin HPS_DDR3_DQ\[8\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[9\] GND " "Pin HPS_DDR3_DQ\[9\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[10\] GND " "Pin HPS_DDR3_DQ\[10\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[11\] GND " "Pin HPS_DDR3_DQ\[11\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[12\] GND " "Pin HPS_DDR3_DQ\[12\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[13\] GND " "Pin HPS_DDR3_DQ\[13\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[14\] GND " "Pin HPS_DDR3_DQ\[14\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[15\] GND " "Pin HPS_DDR3_DQ\[15\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[16\] GND " "Pin HPS_DDR3_DQ\[16\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[17\] GND " "Pin HPS_DDR3_DQ\[17\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[18\] GND " "Pin HPS_DDR3_DQ\[18\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[19\] GND " "Pin HPS_DDR3_DQ\[19\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[20\] GND " "Pin HPS_DDR3_DQ\[20\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[21\] GND " "Pin HPS_DDR3_DQ\[21\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[22\] GND " "Pin HPS_DDR3_DQ\[22\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[23\] GND " "Pin HPS_DDR3_DQ\[23\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[24\] GND " "Pin HPS_DDR3_DQ\[24\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[25\] GND " "Pin HPS_DDR3_DQ\[25\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[26\] GND " "Pin HPS_DDR3_DQ\[26\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[27\] GND " "Pin HPS_DDR3_DQ\[27\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[28\] GND " "Pin HPS_DDR3_DQ\[28\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[29\] GND " "Pin HPS_DDR3_DQ\[29\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[30\] GND " "Pin HPS_DDR3_DQ\[30\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[31\] GND " "Pin HPS_DDR3_DQ\[31\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] GND " "Pin GPIO_0\[32\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] GND " "Pin GPIO_0\[33\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] GND " "Pin GPIO_0\[34\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] GND " "Pin GPIO_0\[35\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] GND " "Pin GPIO_1\[32\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] GND " "Pin GPIO_1\[33\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] GND " "Pin GPIO_1\[34\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] GND " "Pin GPIO_1\[35\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544976792764 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1544976792779 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1544976792878 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 8 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5493 " "Peak virtual memory: 5493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544976796342 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 16 19:13:16 2018 " "Processing ended: Sun Dec 16 19:13:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544976796342 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544976796342 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544976796342 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544976796342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544976195164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544976195178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 19:03:14 2018 " "Processing started: Sun Dec 16 19:03:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544976195178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976195178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off marlin -c marlin " "Command: quartus_map --read_settings_files=on --write_settings_files=off marlin -c marlin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976195179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544976203839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544976203840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/hps.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps " "Found entity 1: hps" {  } { { "hps/synthesis/hps.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "hps/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "hps/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0 " "Found entity 1: hps_mm_interconnect_0" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_mux " "Found entity 1: hps_mm_interconnect_0_rsp_mux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224556 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_demux " "Found entity 1: hps_mm_interconnect_0_rsp_demux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_mux " "Found entity 1: hps_mm_interconnect_0_cmd_mux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_demux " "Found entity 1: hps_mm_interconnect_0_cmd_demux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "hps/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "hps/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "hps/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224664 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "hps/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_002_default_decode " "Found entity 1: hps_mm_interconnect_0_router_002_default_decode" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224679 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router_002 " "Found entity 2: hps_mm_interconnect_0_router_002" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_default_decode " "Found entity 1: hps_mm_interconnect_0_router_default_decode" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224686 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router " "Found entity 2: hps_mm_interconnect_0_router" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "hps/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "hps/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sw " "Found entity 1: hps_sw" {  } { { "hps/synthesis/submodules/hps_sw.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_led.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_led " "Found entity 1: hps_led" {  } { { "hps/synthesis/submodules/hps_led.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_keys " "Found entity 1: hps_keys" {  } { { "hps/synthesis/submodules/hps_keys.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_gpio0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_gpio0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_gpio0 " "Found entity 1: hps_gpio0" {  } { { "hps/synthesis/submodules/hps_gpio0.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_gpio0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS " "Found entity 1: hps_HPS" {  } { { "hps/synthesis/submodules/hps_HPS.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS_hps_io " "Found entity 1: hps_HPS_hps_io" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "hps/synthesis/submodules/hps_sdram.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "hps/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS_hps_io_border " "Found entity 1: hps_HPS_hps_io_border" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io_border.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS_fpga_interfaces " "Found entity 1: hps_HPS_fpga_interfaces" {  } { { "hps/synthesis/submodules/hps_HPS_fpga_interfaces.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_arduino_io.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_arduino_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_Arduino_io " "Found entity 1: hps_Arduino_io" {  } { { "hps/synthesis/submodules/hps_Arduino_io.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_Arduino_io.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marlin.v 1 1 " "Found 1 design units, including 1 entities, in source file marlin.v" { { "Info" "ISGN_ENTITY_NAME" "1 marlin " "Found entity 1: marlin" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976225005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976225005 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "marlin " "Elaborating entity \"marlin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544976225270 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_DATA marlin.v(42) " "Output port \"HPS_ENET_TX_DATA\" at marlin.v(42) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225273 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_GTX_CLK marlin.v(35) " "Output port \"HPS_ENET_GTX_CLK\" at marlin.v(35) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_MDC marlin.v(37) " "Output port \"HPS_ENET_MDC\" at marlin.v(37) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_EN marlin.v(43) " "Output port \"HPS_ENET_TX_EN\" at marlin.v(43) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_CLK marlin.v(55) " "Output port \"HPS_SPIM_CLK\" at marlin.v(55) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_MOSI marlin.v(57) " "Output port \"HPS_SPIM_MOSI\" at marlin.v(57) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_USB_STP marlin.v(65) " "Output port \"HPS_USB_STP\" at marlin.v(65) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps hps:hps " "Elaborating entity \"hps\" for hierarchy \"hps:hps\"" {  } { { "marlin.v" "hps" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_Arduino_io hps:hps\|hps_Arduino_io:arduino_io " "Elaborating entity \"hps_Arduino_io\" for hierarchy \"hps:hps\|hps_Arduino_io:arduino_io\"" {  } { { "hps/synthesis/hps.v" "arduino_io" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS hps:hps\|hps_HPS:hps " "Elaborating entity \"hps_HPS\" for hierarchy \"hps:hps\|hps_HPS:hps\"" {  } { { "hps/synthesis/hps.v" "hps" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS_fpga_interfaces hps:hps\|hps_HPS:hps\|hps_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"hps_HPS_fpga_interfaces\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "hps/synthesis/submodules/hps_HPS.v" "fpga_interfaces" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS_hps_io hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io " "Elaborating entity \"hps_HPS_hps_io\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\"" {  } { { "hps/synthesis/submodules/hps_HPS.v" "hps_io" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS_hps_io_border hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border " "Elaborating entity \"hps_HPS_hps_io_border\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\"" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io.v" "border" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io_border.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225433 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544976225435 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225435 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225442 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976225453 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225459 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225479 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544976225483 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544976225483 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225490 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225497 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""}  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544976225831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976225956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976225956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/programms/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_gpio0 hps:hps\|hps_gpio0:gpio0 " "Elaborating entity \"hps_gpio0\" for hierarchy \"hps:hps\|hps_gpio0:gpio0\"" {  } { { "hps/synthesis/hps.v" "gpio0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_keys hps:hps\|hps_keys:keys " "Elaborating entity \"hps_keys\" for hierarchy \"hps:hps\|hps_keys:keys\"" {  } { { "hps/synthesis/hps.v" "keys" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_led hps:hps\|hps_led:led " "Elaborating entity \"hps_led\" for hierarchy \"hps:hps\|hps_led:led\"" {  } { { "hps/synthesis/hps.v" "led" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sw hps:hps\|hps_sw:sw " "Elaborating entity \"hps_sw\" for hierarchy \"hps:hps\|hps_sw:sw\"" {  } { { "hps/synthesis/hps.v" "sw" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"hps_mm_interconnect_0\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\"" {  } { { "hps/synthesis/hps.v" "mm_interconnect_0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_translator" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "hps_h2f_lw_axi_master_agent" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_agent" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "hps/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_agent_rsp_fifo" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_agent_rdata_fifo" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router " "Elaborating entity \"hps_mm_interconnect_0_router\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "router" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_default_decode hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\|hps_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_default_decode\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\|hps_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_002 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"hps_mm_interconnect_0_router_002\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "router_002" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_002_default_decode hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\|hps_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_002_default_decode\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\|hps_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "hps_h2f_lw_axi_master_wr_limiter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_burst_adapter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_cmd_demux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"hps_mm_interconnect_0_cmd_demux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "cmd_demux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_cmd_mux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"hps_mm_interconnect_0_cmd_mux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "cmd_mux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_rsp_demux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"hps_mm_interconnect_0_rsp_demux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "rsp_demux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_rsp_mux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"hps_mm_interconnect_0_rsp_mux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "rsp_mux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 3129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller hps:hps\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"hps:hps\|altera_reset_controller:rst_controller\"" {  } { { "hps/synthesis/hps.v" "rst_controller" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "hps/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "hps/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227186 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544976236931 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[0\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[0\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[1\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[1\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[2\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[2\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[4\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[4\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[5\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[5\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[6\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[6\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[8\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[8\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[9\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[9\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[12\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[12\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[14\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[14\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[15\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[15\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[31\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[7\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[18\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[22\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[23\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[26\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[27\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[28\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[30\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1544976237051 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_MDIO " "bidirectional pin \"HPS_ENET_MDIO\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SCLK " "bidirectional pin \"HPS_I2C0_SCLK\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SDAT " "bidirectional pin \"HPS_I2C0_SDAT\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SPIM_SS " "bidirectional pin \"HPS_SPIM_SS\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[0\] " "bidirectional pin \"HPS_USB_DATA\[0\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[1\] " "bidirectional pin \"HPS_USB_DATA\[1\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[2\] " "bidirectional pin \"HPS_USB_DATA\[2\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[3\] " "bidirectional pin \"HPS_USB_DATA\[3\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[4\] " "bidirectional pin \"HPS_USB_DATA\[4\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[5\] " "bidirectional pin \"HPS_USB_DATA\[5\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[6\] " "bidirectional pin \"HPS_USB_DATA\[6\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[7\] " "bidirectional pin \"HPS_USB_DATA\[7\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1544976237057 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[0\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[1\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[2\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[3\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[4\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[5\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[6\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[7\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[8\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[9\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[10\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[11\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[12\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[13\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[14\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[15\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[0\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[1\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[2\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[3\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[4\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[5\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[6\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[7\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[8\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[9\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[10\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[11\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[12\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[13\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[14\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[15\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[16\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[17\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[18\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[19\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[20\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[21\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[22\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[23\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[24\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[25\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[26\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[27\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[28\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[29\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[30\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[31\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[0\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[1\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[2\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[3\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[4\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[5\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[6\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[7\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[8\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[9\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[10\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[11\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[12\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[13\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[14\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[15\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[16\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[17\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[18\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[19\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[20\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[21\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[22\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[23\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[24\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[25\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[26\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[27\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[28\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[29\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[30\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[31\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1544976237073 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[32\]~synth " "Node \"GPIO_0\[32\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[33\]~synth " "Node \"GPIO_0\[33\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[34\]~synth " "Node \"GPIO_0\[34\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[32\]~synth " "Node \"GPIO_1\[32\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[33\]~synth " "Node \"GPIO_1\[33\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[34\]~synth " "Node \"GPIO_1\[34\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[35\]~synth " "Node \"GPIO_1\[35\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1544976239904 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[0\]~synth " "Node \"ARDUINO_IO\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[1\]~synth " "Node \"ARDUINO_IO\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[2\]~synth " "Node \"ARDUINO_IO\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[4\]~synth " "Node \"ARDUINO_IO\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[5\]~synth " "Node \"ARDUINO_IO\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[8\]~synth " "Node \"ARDUINO_IO\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[9\]~synth " "Node \"ARDUINO_IO\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[12\]~synth " "Node \"ARDUINO_IO\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[14\]~synth " "Node \"ARDUINO_IO\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[15\]~synth " "Node \"ARDUINO_IO\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[31\]~synth " "Node \"GPIO_0\[31\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[7\]~synth " "Node \"GPIO_1\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[12\]~synth " "Node \"GPIO_1\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[16\]~synth " "Node \"GPIO_1\[16\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[17\]~synth " "Node \"GPIO_1\[17\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[18\]~synth " "Node \"GPIO_1\[18\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[21\]~synth " "Node \"GPIO_1\[21\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[22\]~synth " "Node \"GPIO_1\[22\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[23\]~synth " "Node \"GPIO_1\[23\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[26\]~synth " "Node \"GPIO_1\[26\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[27\]~synth " "Node \"GPIO_1\[27\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[28\]~synth " "Node \"GPIO_1\[28\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[30\]~synth " "Node \"GPIO_1\[30\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1544976239908 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_DM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_GTX_CLK GND " "Pin \"HPS_ENET_GTX_CLK\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_MDC GND " "Pin \"HPS_ENET_MDC\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[0\] GND " "Pin \"HPS_ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[1\] GND " "Pin \"HPS_ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[2\] GND " "Pin \"HPS_ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[3\] GND " "Pin \"HPS_ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_EN GND " "Pin \"HPS_ENET_TX_EN\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_USB_STP GND " "Pin \"HPS_USB_STP\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_USB_STP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544976239914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976240391 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "255 " "255 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544976243851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "hps_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"hps_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976244292 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.map.smsg " "Generated suppressed messages file D:/GitHub/3d_printer/hps+fpga_marlin/marlin.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976245486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544976692435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976692435 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_CLK " "No output dependent on input pin \"HPS_ENET_RX_CLK\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[0\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[0\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[1\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[1\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[2\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[2\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[3\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[3\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DV " "No output dependent on input pin \"HPS_ENET_RX_DV\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_CLKOUT " "No output dependent on input pin \"HPS_USB_CLKOUT\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_USB_CLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_DIR " "No output dependent on input pin \"HPS_USB_DIR\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_USB_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_NXT " "No output dependent on input pin \"HPS_USB_NXT\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_USB_NXT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544976695057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2862 " "Implemented 2862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "154 " "Implemented 154 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2375 " "Implemented 2375 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1544976695090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544976695090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 351 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 351 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5012 " "Peak virtual memory: 5012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544976695494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 19:11:35 2018 " "Processing ended: Sun Dec 16 19:11:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544976695494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:21 " "Elapsed time: 00:08:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544976695494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:42 " "Total CPU time (on all processors): 00:08:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544976695494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976695494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544976717032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544976717037 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "marlin 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"marlin\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544976717281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544976717581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544976717581 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544976720104 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544976721735 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544976724824 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "112 226 " "No exact pin location assignment(s) for 112 pins of 226 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1544976727106 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1544976727218 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1544976727218 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "6 " "6 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_N\[1\] HPS_DDR3_DQS_N\[1\](n) " "differential I/O pin \"HPS_DDR3_DQS_N\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_N\[1\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9608 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_N\[2\] HPS_DDR3_DQS_N\[2\](n) " "differential I/O pin \"HPS_DDR3_DQS_N\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_N\[2\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9614 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_N\[3\] HPS_DDR3_DQS_N\[3\](n) " "differential I/O pin \"HPS_DDR3_DQS_N\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_N\[3\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9620 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_P\[1\] HPS_DDR3_DQS_P\[1\](n) " "differential I/O pin \"HPS_DDR3_DQS_P\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_P\[1\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9626 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_P\[2\] HPS_DDR3_DQS_P\[2\](n) " "differential I/O pin \"HPS_DDR3_DQS_P\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_P\[2\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9632 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_P\[3\] HPS_DDR3_DQS_P\[3\](n) " "differential I/O pin \"HPS_DDR3_DQS_P\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_P\[3\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9638 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1544976782690 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_N\[1\] OEIN HPS_DDR3_DQS_N\[1\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_N\[1\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_N\[1\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782719 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_N\[2\] OEIN HPS_DDR3_DQS_N\[2\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_N\[2\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_N\[2\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782719 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_N\[3\] OEIN HPS_DDR3_DQS_N\[3\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_N\[3\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_N\[3\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_P\[1\] OEIN HPS_DDR3_DQS_P\[1\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_P\[1\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_P\[1\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_P\[2\] OEIN HPS_DDR3_DQS_P\[2\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_P\[2\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_P\[2\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_P\[3\] OEIN HPS_DDR3_DQS_P\[3\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_P\[3\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_P\[3\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:00 " "Fitter preparation operations ending: elapsed time is 00:01:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544976783498 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1544976791727 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "133 " "Following 133 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_MDIO a permanently disabled " "Pin HPS_ENET_MDIO has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SCLK a permanently disabled " "Pin HPS_I2C0_SCLK has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SDAT a permanently disabled " "Pin HPS_I2C0_SDAT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[0\] a permanently disabled " "Pin HPS_USB_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[1\] a permanently disabled " "Pin HPS_USB_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[2\] a permanently disabled " "Pin HPS_USB_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[3\] a permanently disabled " "Pin HPS_USB_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[4\] a permanently disabled " "Pin HPS_USB_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[5\] a permanently disabled " "Pin HPS_USB_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[6\] a permanently disabled " "Pin HPS_USB_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[7\] a permanently disabled " "Pin HPS_USB_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently enabled " "Pin ARDUINO_IO\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently enabled " "Pin ARDUINO_IO\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently enabled " "Pin ARDUINO_IO\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently enabled " "Pin ARDUINO_IO\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently enabled " "Pin ARDUINO_IO\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently enabled " "Pin ARDUINO_IO\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently enabled " "Pin ARDUINO_IO\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently enabled " "Pin ARDUINO_IO\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently enabled " "Pin ARDUINO_IO\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently enabled " "Pin ARDUINO_IO\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently enabled " "Pin ARDUINO_IO\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[8\] a permanently disabled " "Pin HPS_DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[9\] a permanently disabled " "Pin HPS_DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[10\] a permanently disabled " "Pin HPS_DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[11\] a permanently disabled " "Pin HPS_DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[12\] a permanently disabled " "Pin HPS_DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[13\] a permanently disabled " "Pin HPS_DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[14\] a permanently disabled " "Pin HPS_DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[15\] a permanently disabled " "Pin HPS_DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[16\] a permanently disabled " "Pin HPS_DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[17\] a permanently disabled " "Pin HPS_DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[18\] a permanently disabled " "Pin HPS_DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[19\] a permanently disabled " "Pin HPS_DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[20\] a permanently disabled " "Pin HPS_DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[21\] a permanently disabled " "Pin HPS_DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[22\] a permanently disabled " "Pin HPS_DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[23\] a permanently disabled " "Pin HPS_DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[24\] a permanently disabled " "Pin HPS_DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[25\] a permanently disabled " "Pin HPS_DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[26\] a permanently disabled " "Pin HPS_DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[27\] a permanently disabled " "Pin HPS_DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[28\] a permanently disabled " "Pin HPS_DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[29\] a permanently disabled " "Pin HPS_DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[30\] a permanently disabled " "Pin HPS_DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[31\] a permanently disabled " "Pin HPS_DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently enabled " "Pin GPIO_0\[20\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently enabled " "Pin GPIO_0\[24\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently enabled " "Pin GPIO_0\[28\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently enabled " "Pin GPIO_0\[31\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently enabled " "Pin GPIO_1\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently enabled " "Pin GPIO_1\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently enabled " "Pin GPIO_1\[18\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently enabled " "Pin GPIO_1\[21\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently enabled " "Pin GPIO_1\[22\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently enabled " "Pin GPIO_1\[23\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544976792732 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "68 " "Following 68 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[13\] GND " "Pin HPS_DDR3_ADDR\[13\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[14\] GND " "Pin HPS_DDR3_ADDR\[14\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[1\] GND " "Pin HPS_DDR3_DM\[1\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[2\] GND " "Pin HPS_DDR3_DM\[2\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[3\] GND " "Pin HPS_DDR3_DM\[3\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_GTX_CLK GND " "Pin HPS_ENET_GTX_CLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_GTX_CLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDC GND " "Pin HPS_ENET_MDC has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDC } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[0\] GND " "Pin HPS_ENET_TX_DATA\[0\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[1\] GND " "Pin HPS_ENET_TX_DATA\[1\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[2\] GND " "Pin HPS_ENET_TX_DATA\[2\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[3\] GND " "Pin HPS_ENET_TX_DATA\[3\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_EN GND " "Pin HPS_ENET_TX_EN has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_EN } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_CLK GND " "Pin HPS_SPIM_CLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_CLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_MOSI GND " "Pin HPS_SPIM_MOSI has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_MOSI } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_STP GND " "Pin HPS_USB_STP has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_STP } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_RESET_N GND " "Pin ARDUINO_RESET_N has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_CONV_USB_N GND " "Pin HPS_CONV_USB_N has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_INT_N GND " "Pin HPS_ENET_INT_N has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDIO GND " "Pin HPS_ENET_MDIO has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_GSENSOR_INT GND " "Pin HPS_GSENSOR_INT has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C0_SCLK GND " "Pin HPS_I2C0_SCLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C0_SDAT GND " "Pin HPS_I2C0_SDAT has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SCLK GND " "Pin HPS_I2C1_SCLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SDAT GND " "Pin HPS_I2C1_SDAT has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_KEY GND " "Pin HPS_KEY has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LED GND " "Pin HPS_LED has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LTC_GPIO GND " "Pin HPS_LTC_GPIO has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_SS GND " "Pin HPS_SPIM_SS has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[0\] GND " "Pin HPS_USB_DATA\[0\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[1\] GND " "Pin HPS_USB_DATA\[1\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[2\] GND " "Pin HPS_USB_DATA\[2\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[3\] GND " "Pin HPS_USB_DATA\[3\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[4\] GND " "Pin HPS_USB_DATA\[4\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[5\] GND " "Pin HPS_USB_DATA\[5\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[6\] GND " "Pin HPS_USB_DATA\[6\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[7\] GND " "Pin HPS_USB_DATA\[7\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[8\] GND " "Pin HPS_DDR3_DQ\[8\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[9\] GND " "Pin HPS_DDR3_DQ\[9\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[10\] GND " "Pin HPS_DDR3_DQ\[10\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[11\] GND " "Pin HPS_DDR3_DQ\[11\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[12\] GND " "Pin HPS_DDR3_DQ\[12\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[13\] GND " "Pin HPS_DDR3_DQ\[13\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[14\] GND " "Pin HPS_DDR3_DQ\[14\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[15\] GND " "Pin HPS_DDR3_DQ\[15\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[16\] GND " "Pin HPS_DDR3_DQ\[16\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[17\] GND " "Pin HPS_DDR3_DQ\[17\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[18\] GND " "Pin HPS_DDR3_DQ\[18\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[19\] GND " "Pin HPS_DDR3_DQ\[19\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[20\] GND " "Pin HPS_DDR3_DQ\[20\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[21\] GND " "Pin HPS_DDR3_DQ\[21\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[22\] GND " "Pin HPS_DDR3_DQ\[22\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[23\] GND " "Pin HPS_DDR3_DQ\[23\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[24\] GND " "Pin HPS_DDR3_DQ\[24\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[25\] GND " "Pin HPS_DDR3_DQ\[25\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[26\] GND " "Pin HPS_DDR3_DQ\[26\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[27\] GND " "Pin HPS_DDR3_DQ\[27\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[28\] GND " "Pin HPS_DDR3_DQ\[28\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[29\] GND " "Pin HPS_DDR3_DQ\[29\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[30\] GND " "Pin HPS_DDR3_DQ\[30\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[31\] GND " "Pin HPS_DDR3_DQ\[31\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] GND " "Pin GPIO_0\[32\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] GND " "Pin GPIO_0\[33\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] GND " "Pin GPIO_0\[34\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] GND " "Pin GPIO_0\[35\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] GND " "Pin GPIO_1\[32\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] GND " "Pin GPIO_1\[33\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] GND " "Pin GPIO_1\[34\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] GND " "Pin GPIO_1\[35\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544976792764 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1544976792779 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1544976792878 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 8 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5493 " "Peak virtual memory: 5493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544976796342 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 16 19:13:16 2018 " "Processing ended: Sun Dec 16 19:13:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544976796342 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544976796342 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544976796342 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544976796342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544976195164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544976195178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 19:03:14 2018 " "Processing started: Sun Dec 16 19:03:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544976195178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976195178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off marlin -c marlin " "Command: quartus_map --read_settings_files=on --write_settings_files=off marlin -c marlin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976195179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544976203839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544976203840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/hps.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps " "Found entity 1: hps" {  } { { "hps/synthesis/hps.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "hps/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "hps/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0 " "Found entity 1: hps_mm_interconnect_0" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_mux " "Found entity 1: hps_mm_interconnect_0_rsp_mux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224556 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_demux " "Found entity 1: hps_mm_interconnect_0_rsp_demux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_mux " "Found entity 1: hps_mm_interconnect_0_cmd_mux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_demux " "Found entity 1: hps_mm_interconnect_0_cmd_demux" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "hps/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "hps/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "hps/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224664 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "hps/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_002_default_decode " "Found entity 1: hps_mm_interconnect_0_router_002_default_decode" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224679 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router_002 " "Found entity 2: hps_mm_interconnect_0_router_002" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544976224684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_default_decode " "Found entity 1: hps_mm_interconnect_0_router_default_decode" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224686 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router " "Found entity 2: hps_mm_interconnect_0_router" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "hps/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "hps/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sw " "Found entity 1: hps_sw" {  } { { "hps/synthesis/submodules/hps_sw.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_led.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_led " "Found entity 1: hps_led" {  } { { "hps/synthesis/submodules/hps_led.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_keys " "Found entity 1: hps_keys" {  } { { "hps/synthesis/submodules/hps_keys.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_gpio0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_gpio0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_gpio0 " "Found entity 1: hps_gpio0" {  } { { "hps/synthesis/submodules/hps_gpio0.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_gpio0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS " "Found entity 1: hps_HPS" {  } { { "hps/synthesis/submodules/hps_HPS.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS_hps_io " "Found entity 1: hps_HPS_hps_io" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "hps/synthesis/submodules/hps_sdram.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "hps/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS_hps_io_border " "Found entity 1: hps_HPS_hps_io_border" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io_border.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_HPS_fpga_interfaces " "Found entity 1: hps_HPS_fpga_interfaces" {  } { { "hps/synthesis/submodules/hps_HPS_fpga_interfaces.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps/synthesis/submodules/hps_arduino_io.v 1 1 " "Found 1 design units, including 1 entities, in source file hps/synthesis/submodules/hps_arduino_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_Arduino_io " "Found entity 1: hps_Arduino_io" {  } { { "hps/synthesis/submodules/hps_Arduino_io.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_Arduino_io.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976224998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976224998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marlin.v 1 1 " "Found 1 design units, including 1 entities, in source file marlin.v" { { "Info" "ISGN_ENTITY_NAME" "1 marlin " "Found entity 1: marlin" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976225005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976225005 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "marlin " "Elaborating entity \"marlin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544976225270 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_DATA marlin.v(42) " "Output port \"HPS_ENET_TX_DATA\" at marlin.v(42) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225273 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_GTX_CLK marlin.v(35) " "Output port \"HPS_ENET_GTX_CLK\" at marlin.v(35) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_MDC marlin.v(37) " "Output port \"HPS_ENET_MDC\" at marlin.v(37) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_EN marlin.v(43) " "Output port \"HPS_ENET_TX_EN\" at marlin.v(43) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_CLK marlin.v(55) " "Output port \"HPS_SPIM_CLK\" at marlin.v(55) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_MOSI marlin.v(57) " "Output port \"HPS_SPIM_MOSI\" at marlin.v(57) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_USB_STP marlin.v(65) " "Output port \"HPS_USB_STP\" at marlin.v(65) has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225274 "|marlin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps hps:hps " "Elaborating entity \"hps\" for hierarchy \"hps:hps\"" {  } { { "marlin.v" "hps" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_Arduino_io hps:hps\|hps_Arduino_io:arduino_io " "Elaborating entity \"hps_Arduino_io\" for hierarchy \"hps:hps\|hps_Arduino_io:arduino_io\"" {  } { { "hps/synthesis/hps.v" "arduino_io" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS hps:hps\|hps_HPS:hps " "Elaborating entity \"hps_HPS\" for hierarchy \"hps:hps\|hps_HPS:hps\"" {  } { { "hps/synthesis/hps.v" "hps" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS_fpga_interfaces hps:hps\|hps_HPS:hps\|hps_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"hps_HPS_fpga_interfaces\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "hps/synthesis/submodules/hps_HPS.v" "fpga_interfaces" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS_hps_io hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io " "Elaborating entity \"hps_HPS_hps_io\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\"" {  } { { "hps/synthesis/submodules/hps_HPS.v" "hps_io" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_HPS_hps_io_border hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border " "Elaborating entity \"hps_HPS_hps_io_border\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\"" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io.v" "border" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "hps/synthesis/submodules/hps_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_HPS_hps_io_border.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225433 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544976225435 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225435 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225442 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976225453 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225459 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225473 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225479 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544976225483 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544976225483 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225490 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544976225497 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544976225831 ""}  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544976225831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544976225956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976225956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/programms/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976225993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544976226118 "|marlin|hps:hps|hps_HPS:hps|hps_HPS_hps_io:hps_io|hps_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "hps/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_gpio0 hps:hps\|hps_gpio0:gpio0 " "Elaborating entity \"hps_gpio0\" for hierarchy \"hps:hps\|hps_gpio0:gpio0\"" {  } { { "hps/synthesis/hps.v" "gpio0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_keys hps:hps\|hps_keys:keys " "Elaborating entity \"hps_keys\" for hierarchy \"hps:hps\|hps_keys:keys\"" {  } { { "hps/synthesis/hps.v" "keys" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_led hps:hps\|hps_led:led " "Elaborating entity \"hps_led\" for hierarchy \"hps:hps\|hps_led:led\"" {  } { { "hps/synthesis/hps.v" "led" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sw hps:hps\|hps_sw:sw " "Elaborating entity \"hps_sw\" for hierarchy \"hps:hps\|hps_sw:sw\"" {  } { { "hps/synthesis/hps.v" "sw" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"hps_mm_interconnect_0\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\"" {  } { { "hps/synthesis/hps.v" "mm_interconnect_0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_translator" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "hps_h2f_lw_axi_master_agent" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_agent" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "hps/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_agent_rsp_fifo" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_agent_rdata_fifo" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router " "Elaborating entity \"hps_mm_interconnect_0_router\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "router" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_default_decode hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\|hps_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_default_decode\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\|hps_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_002 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"hps_mm_interconnect_0_router_002\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "router_002" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_002_default_decode hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\|hps_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_002_default_decode\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\|hps_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "hps_h2f_lw_axi_master_wr_limiter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "keys_s1_burst_adapter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_cmd_demux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"hps_mm_interconnect_0_cmd_demux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "cmd_demux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_cmd_mux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"hps_mm_interconnect_0_cmd_mux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "cmd_mux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976226996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_rsp_demux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"hps_mm_interconnect_0_rsp_demux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "rsp_demux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 2891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_rsp_mux hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"hps_mm_interconnect_0_rsp_mux\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "rsp_mux" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "hps/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0.v" 3129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"hps:hps\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller hps:hps\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"hps:hps\|altera_reset_controller:rst_controller\"" {  } { { "hps/synthesis/hps.v" "rst_controller" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/hps.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "hps/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps:hps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "hps/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/hps/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976227186 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544976236931 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[0\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[0\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[1\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[1\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[2\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[2\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[4\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[4\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[5\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[5\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[6\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[6\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[8\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[8\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[9\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[9\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[12\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[12\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[14\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[14\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[15\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[15\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[31\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[7\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[18\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[22\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[23\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[26\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[27\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[28\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[30\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544976237051 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1544976237051 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_MDIO " "bidirectional pin \"HPS_ENET_MDIO\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SCLK " "bidirectional pin \"HPS_I2C0_SCLK\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SDAT " "bidirectional pin \"HPS_I2C0_SDAT\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SPIM_SS " "bidirectional pin \"HPS_SPIM_SS\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[0\] " "bidirectional pin \"HPS_USB_DATA\[0\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[1\] " "bidirectional pin \"HPS_USB_DATA\[1\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[2\] " "bidirectional pin \"HPS_USB_DATA\[2\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[3\] " "bidirectional pin \"HPS_USB_DATA\[3\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[4\] " "bidirectional pin \"HPS_USB_DATA\[4\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[5\] " "bidirectional pin \"HPS_USB_DATA\[5\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[6\] " "bidirectional pin \"HPS_USB_DATA\[6\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[7\] " "bidirectional pin \"HPS_USB_DATA\[7\]\" has no driver" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544976237057 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1544976237057 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[0\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[1\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[2\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[3\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[4\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[5\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[6\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[7\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[8\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[9\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[10\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[11\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[12\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[13\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[14\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[15\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[0\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[1\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[2\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[3\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[4\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[5\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[6\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[7\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[8\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[9\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[10\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[11\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[12\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[13\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[14\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[15\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[16\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[17\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[18\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[19\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[20\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[21\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[22\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[23\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[24\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[25\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[26\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[27\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[28\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[29\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[30\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_0\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_0\[31\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[0\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[1\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[2\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[3\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[4\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[5\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[6\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[7\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[8\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[9\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[10\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[11\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[12\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[13\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[14\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[15\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[16\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[17\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[18\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[19\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[20\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[21\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[22\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[23\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[24\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[25\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[26\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[27\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[28\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[29\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[30\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[31\]\" is moved to its source" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544976237073 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1544976237073 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[32\]~synth " "Node \"GPIO_0\[32\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[33\]~synth " "Node \"GPIO_0\[33\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[34\]~synth " "Node \"GPIO_0\[34\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[32\]~synth " "Node \"GPIO_1\[32\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[33\]~synth " "Node \"GPIO_1\[33\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[34\]~synth " "Node \"GPIO_1\[34\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[35\]~synth " "Node \"GPIO_1\[35\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239904 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1544976239904 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[0\]~synth " "Node \"ARDUINO_IO\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[1\]~synth " "Node \"ARDUINO_IO\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[2\]~synth " "Node \"ARDUINO_IO\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[4\]~synth " "Node \"ARDUINO_IO\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[5\]~synth " "Node \"ARDUINO_IO\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[8\]~synth " "Node \"ARDUINO_IO\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[9\]~synth " "Node \"ARDUINO_IO\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[12\]~synth " "Node \"ARDUINO_IO\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[14\]~synth " "Node \"ARDUINO_IO\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[15\]~synth " "Node \"ARDUINO_IO\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[31\]~synth " "Node \"GPIO_0\[31\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[7\]~synth " "Node \"GPIO_1\[7\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[12\]~synth " "Node \"GPIO_1\[12\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[16\]~synth " "Node \"GPIO_1\[16\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[17\]~synth " "Node \"GPIO_1\[17\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[18\]~synth " "Node \"GPIO_1\[18\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[21\]~synth " "Node \"GPIO_1\[21\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[22\]~synth " "Node \"GPIO_1\[22\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[23\]~synth " "Node \"GPIO_1\[23\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[26\]~synth " "Node \"GPIO_1\[26\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[27\]~synth " "Node \"GPIO_1\[27\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[28\]~synth " "Node \"GPIO_1\[28\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[30\]~synth " "Node \"GPIO_1\[30\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976239908 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1544976239908 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_DDR3_DM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_GTX_CLK GND " "Pin \"HPS_ENET_GTX_CLK\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_MDC GND " "Pin \"HPS_ENET_MDC\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[0\] GND " "Pin \"HPS_ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[1\] GND " "Pin \"HPS_ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[2\] GND " "Pin \"HPS_ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[3\] GND " "Pin \"HPS_ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_EN GND " "Pin \"HPS_ENET_TX_EN\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_USB_STP GND " "Pin \"HPS_USB_STP\" is stuck at GND" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544976239914 "|marlin|HPS_USB_STP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544976239914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976240391 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "255 " "255 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544976243851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "hps_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"hps_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976244292 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.map.smsg " "Generated suppressed messages file D:/GitHub/3d_printer/hps+fpga_marlin/marlin.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976245486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544976692435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544976692435 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_CLK " "No output dependent on input pin \"HPS_ENET_RX_CLK\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[0\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[0\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[1\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[1\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[2\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[2\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[3\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[3\]\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DV " "No output dependent on input pin \"HPS_ENET_RX_DV\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_CLKOUT " "No output dependent on input pin \"HPS_USB_CLKOUT\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_USB_CLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_DIR " "No output dependent on input pin \"HPS_USB_DIR\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_USB_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_NXT " "No output dependent on input pin \"HPS_USB_NXT\"" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544976695057 "|marlin|HPS_USB_NXT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544976695057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2862 " "Implemented 2862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "154 " "Implemented 154 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2375 " "Implemented 2375 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544976695090 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1544976695090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544976695090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 351 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 351 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5012 " "Peak virtual memory: 5012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544976695494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 19:11:35 2018 " "Processing ended: Sun Dec 16 19:11:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544976695494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:21 " "Elapsed time: 00:08:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544976695494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:42 " "Total CPU time (on all processors): 00:08:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544976695494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544976695494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544976717032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544976717037 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "marlin 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"marlin\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544976717281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544976717581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544976717581 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544976720104 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544976721735 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544976724824 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "112 226 " "No exact pin location assignment(s) for 112 pins of 226 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1544976727106 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1544976727218 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1544976727218 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "6 " "6 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_N\[1\] HPS_DDR3_DQS_N\[1\](n) " "differential I/O pin \"HPS_DDR3_DQS_N\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_N\[1\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9608 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_N\[2\] HPS_DDR3_DQS_N\[2\](n) " "differential I/O pin \"HPS_DDR3_DQS_N\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_N\[2\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9614 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_N\[3\] HPS_DDR3_DQS_N\[3\](n) " "differential I/O pin \"HPS_DDR3_DQS_N\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_N\[3\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9620 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_P\[1\] HPS_DDR3_DQS_P\[1\](n) " "differential I/O pin \"HPS_DDR3_DQS_P\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_P\[1\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9626 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_P\[2\] HPS_DDR3_DQS_P\[2\](n) " "differential I/O pin \"HPS_DDR3_DQS_P\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_P\[2\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9632 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "HPS_DDR3_DQS_P\[3\] HPS_DDR3_DQS_P\[3\](n) " "differential I/O pin \"HPS_DDR3_DQS_P\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"HPS_DDR3_DQS_P\[3\](n)\"." {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 9638 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1544976782690 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1544976782690 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_N\[1\] OEIN HPS_DDR3_DQS_N\[1\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_N\[1\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_N\[1\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782719 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_N\[2\] OEIN HPS_DDR3_DQS_N\[2\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_N\[2\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_N\[2\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782719 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_N\[3\] OEIN HPS_DDR3_DQS_N\[3\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_N\[3\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_N\[3\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_P\[1\] OEIN HPS_DDR3_DQS_P\[1\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_P\[1\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_P\[1\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_P\[2\] OEIN HPS_DDR3_DQS_P\[2\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_P\[2\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_P\[2\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Error" "ECUT_CUT_OE_ABSENT_FOR_PSEUDO_DIFF_BIDIR_PIN" "HPS_DDR3_DQS_P\[3\] OEIN HPS_DDR3_DQS_P\[3\]~output_pseudo_diff " "Bidirectional pin HPS_DDR3_DQS_P\[3\] with a pseudo-differential I/O standard must use the OEIN port of the node HPS_DDR3_DQS_P\[3\]~output_pseudo_diff" {  } { { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } }  } 0 21168 "Bidirectional pin %1!s! with a pseudo-differential I/O standard must use the %2!s! port of the node %3!s!" 0 0 "Fitter" 0 -1 1544976782720 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:00 " "Fitter preparation operations ending: elapsed time is 00:01:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544976783498 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1544976791727 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "133 " "Following 133 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_MDIO a permanently disabled " "Pin HPS_ENET_MDIO has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SCLK a permanently disabled " "Pin HPS_I2C0_SCLK has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SDAT a permanently disabled " "Pin HPS_I2C0_SDAT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[0\] a permanently disabled " "Pin HPS_USB_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[1\] a permanently disabled " "Pin HPS_USB_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[2\] a permanently disabled " "Pin HPS_USB_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[3\] a permanently disabled " "Pin HPS_USB_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[4\] a permanently disabled " "Pin HPS_USB_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[5\] a permanently disabled " "Pin HPS_USB_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[6\] a permanently disabled " "Pin HPS_USB_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[7\] a permanently disabled " "Pin HPS_USB_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently enabled " "Pin ARDUINO_IO\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently enabled " "Pin ARDUINO_IO\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently enabled " "Pin ARDUINO_IO\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently enabled " "Pin ARDUINO_IO\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently enabled " "Pin ARDUINO_IO\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently enabled " "Pin ARDUINO_IO\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently enabled " "Pin ARDUINO_IO\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently enabled " "Pin ARDUINO_IO\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently enabled " "Pin ARDUINO_IO\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently enabled " "Pin ARDUINO_IO\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently enabled " "Pin ARDUINO_IO\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[8\] a permanently disabled " "Pin HPS_DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[9\] a permanently disabled " "Pin HPS_DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[10\] a permanently disabled " "Pin HPS_DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[11\] a permanently disabled " "Pin HPS_DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[12\] a permanently disabled " "Pin HPS_DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[13\] a permanently disabled " "Pin HPS_DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[14\] a permanently disabled " "Pin HPS_DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[15\] a permanently disabled " "Pin HPS_DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[16\] a permanently disabled " "Pin HPS_DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[17\] a permanently disabled " "Pin HPS_DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[18\] a permanently disabled " "Pin HPS_DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[19\] a permanently disabled " "Pin HPS_DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[20\] a permanently disabled " "Pin HPS_DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[21\] a permanently disabled " "Pin HPS_DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[22\] a permanently disabled " "Pin HPS_DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[23\] a permanently disabled " "Pin HPS_DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[24\] a permanently disabled " "Pin HPS_DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[25\] a permanently disabled " "Pin HPS_DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[26\] a permanently disabled " "Pin HPS_DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[27\] a permanently disabled " "Pin HPS_DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[28\] a permanently disabled " "Pin HPS_DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[29\] a permanently disabled " "Pin HPS_DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[30\] a permanently disabled " "Pin HPS_DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[31\] a permanently disabled " "Pin HPS_DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently enabled " "Pin GPIO_0\[20\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently enabled " "Pin GPIO_0\[24\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently enabled " "Pin GPIO_0\[28\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently enabled " "Pin GPIO_0\[31\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently enabled " "Pin GPIO_1\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently enabled " "Pin GPIO_1\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently enabled " "Pin GPIO_1\[18\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently enabled " "Pin GPIO_1\[21\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently enabled " "Pin GPIO_1\[22\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently enabled " "Pin GPIO_1\[23\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544976792732 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544976792732 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "68 " "Following 68 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[13\] GND " "Pin HPS_DDR3_ADDR\[13\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[14\] GND " "Pin HPS_DDR3_ADDR\[14\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[1\] GND " "Pin HPS_DDR3_DM\[1\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[2\] GND " "Pin HPS_DDR3_DM\[2\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[3\] GND " "Pin HPS_DDR3_DM\[3\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_GTX_CLK GND " "Pin HPS_ENET_GTX_CLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_GTX_CLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDC GND " "Pin HPS_ENET_MDC has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDC } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[0\] GND " "Pin HPS_ENET_TX_DATA\[0\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[1\] GND " "Pin HPS_ENET_TX_DATA\[1\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[2\] GND " "Pin HPS_ENET_TX_DATA\[2\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[3\] GND " "Pin HPS_ENET_TX_DATA\[3\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_EN GND " "Pin HPS_ENET_TX_EN has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_EN } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_CLK GND " "Pin HPS_SPIM_CLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_CLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_MOSI GND " "Pin HPS_SPIM_MOSI has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_MOSI } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_STP GND " "Pin HPS_USB_STP has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_STP } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_RESET_N GND " "Pin ARDUINO_RESET_N has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_CONV_USB_N GND " "Pin HPS_CONV_USB_N has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_INT_N GND " "Pin HPS_ENET_INT_N has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDIO GND " "Pin HPS_ENET_MDIO has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_GSENSOR_INT GND " "Pin HPS_GSENSOR_INT has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C0_SCLK GND " "Pin HPS_I2C0_SCLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C0_SDAT GND " "Pin HPS_I2C0_SDAT has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SCLK GND " "Pin HPS_I2C1_SCLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SDAT GND " "Pin HPS_I2C1_SDAT has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_KEY GND " "Pin HPS_KEY has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LED GND " "Pin HPS_LED has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LTC_GPIO GND " "Pin HPS_LTC_GPIO has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_SS GND " "Pin HPS_SPIM_SS has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[0\] GND " "Pin HPS_USB_DATA\[0\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[1\] GND " "Pin HPS_USB_DATA\[1\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[2\] GND " "Pin HPS_USB_DATA\[2\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[3\] GND " "Pin HPS_USB_DATA\[3\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[4\] GND " "Pin HPS_USB_DATA\[4\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[5\] GND " "Pin HPS_USB_DATA\[5\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[6\] GND " "Pin HPS_USB_DATA\[6\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[7\] GND " "Pin HPS_USB_DATA\[7\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[8\] GND " "Pin HPS_DDR3_DQ\[8\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[9\] GND " "Pin HPS_DDR3_DQ\[9\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[10\] GND " "Pin HPS_DDR3_DQ\[10\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[11\] GND " "Pin HPS_DDR3_DQ\[11\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[12\] GND " "Pin HPS_DDR3_DQ\[12\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[13\] GND " "Pin HPS_DDR3_DQ\[13\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[14\] GND " "Pin HPS_DDR3_DQ\[14\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[15\] GND " "Pin HPS_DDR3_DQ\[15\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[16\] GND " "Pin HPS_DDR3_DQ\[16\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[17\] GND " "Pin HPS_DDR3_DQ\[17\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[18\] GND " "Pin HPS_DDR3_DQ\[18\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[19\] GND " "Pin HPS_DDR3_DQ\[19\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[20\] GND " "Pin HPS_DDR3_DQ\[20\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[21\] GND " "Pin HPS_DDR3_DQ\[21\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[22\] GND " "Pin HPS_DDR3_DQ\[22\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[23\] GND " "Pin HPS_DDR3_DQ\[23\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[24\] GND " "Pin HPS_DDR3_DQ\[24\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[25\] GND " "Pin HPS_DDR3_DQ\[25\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[26\] GND " "Pin HPS_DDR3_DQ\[26\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[27\] GND " "Pin HPS_DDR3_DQ\[27\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[28\] GND " "Pin HPS_DDR3_DQ\[28\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[29\] GND " "Pin HPS_DDR3_DQ\[29\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[30\] GND " "Pin HPS_DDR3_DQ\[30\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[31\] GND " "Pin HPS_DDR3_DQ\[31\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] GND " "Pin GPIO_0\[32\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] GND " "Pin GPIO_0\[33\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] GND " "Pin GPIO_0\[34\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] GND " "Pin GPIO_0\[35\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] GND " "Pin GPIO_1\[32\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] GND " "Pin GPIO_1\[33\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] GND " "Pin GPIO_1\[34\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] GND " "Pin GPIO_1\[35\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544976792764 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544976792764 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544976792779 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1544976792779 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1544976792878 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 8 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5493 " "Peak virtual memory: 5493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544976796342 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 16 19:13:16 2018 " "Processing ended: Sun Dec 16 19:13:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544976796342 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544976796342 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544976796342 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544976796342 ""}
