

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_x0'
================================================================
* Date:           Sat Sep 17 09:28:05 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13315|    13315|  44.379 us|  44.379 us|  13315|  13315|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                       Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- C_drain_IO_L2_out_x0_loop_1_C_drain_IO_L2_out_x0_loop_3_C_drain_IO_L2_out_x0_loop_4  |    13313|    13313|         3|          1|          1|  13312|       yes|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L2_out_1_x0136, void @empty_198, i32 0, i32 0, void @empty_647, i32 0, i32 0, void @empty_647, void @empty_647, void @empty_647, i32 0, i32 0, i32 0, i32 0, void @empty_647, void @empty_647"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x0135, void @empty_198, i32 0, i32 0, void @empty_647, i32 0, i32 0, void @empty_647, void @empty_647, void @empty_647, i32 0, i32 0, i32 0, i32 0, void @empty_647, void @empty_647"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0109, void @empty_198, i32 0, i32 0, void @empty_647, i32 0, i32 0, void @empty_647, void @empty_647, void @empty_647, i32 0, i32 0, i32 0, i32 0, void @empty_647, void @empty_647"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%br_ln5300 = br void" [./dut.cpp:5300]   --->   Operation 9 'br' 'br_ln5300' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i14 0, void, i14 %add_ln890_132, void"   --->   Operation 10 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%c3_V = phi i2 0, void, i2 %select_ln890, void"   --->   Operation 11 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i14 0, void, i14 %select_ln890_340, void"   --->   Operation 12 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.76ns)   --->   "%add_ln890_132 = add i14 %indvar_flatten31, i14 1"   --->   Operation 13 'add' 'add_ln890_132' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i14 %indvar_flatten31, i14 13312"   --->   Operation 14 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split6, void"   --->   Operation 15 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %c3_V, i2 1"   --->   Operation 16 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_x0_loop_1_C_drain_IO_L2_out_x0_loop_3_C_drain_IO_L2_out_x0_loop_4_str"   --->   Operation 17 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13312, i64 13312, i64 13312"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.34ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i2 %add_ln691, i2 0"   --->   Operation 19 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln890)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.34ns)   --->   "%cmp_i_i35 = icmp_eq  i2 %c3_V, i2 0"   --->   Operation 20 'icmp' 'cmp_i_i35' <Predicate = (!icmp_ln890)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.65ns)   --->   "%icmp_ln89038 = icmp_eq  i14 %indvar_flatten11, i14 6656"   --->   Operation 21 'icmp' 'icmp_ln89038' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln5300 = select i1 %icmp_ln89038, i1 %cmp_i_i_mid1, i1 %cmp_i_i35" [./dut.cpp:5300]   --->   Operation 22 'select' 'select_ln5300' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln89038, i2 %add_ln691, i2 %c3_V"   --->   Operation 23 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_x0_loop_2_C_drain_IO_L2_out_x0_loop_3_C_drain_IO_L2_out_x0_loop_4_str"   --->   Operation 24 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_x0_loop_3_C_drain_IO_L2_out_x0_loop_4_str"   --->   Operation 25 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln5308 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_647" [./dut.cpp:5308]   --->   Operation 26 'specpipeline' 'specpipeline_ln5308' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln5308 = specloopname void @_ssdm_op_SpecLoopName, void @empty_210" [./dut.cpp:5308]   --->   Operation 27 'specloopname' 'specloopname_ln5308' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln5310 = br i1 %select_ln5300, void, void" [./dut.cpp:5310]   --->   Operation 28 'br' 'br_ln5310' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.76ns)   --->   "%add_ln890 = add i14 %indvar_flatten11, i14 1"   --->   Operation 29 'add' 'add_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.34ns)   --->   "%select_ln890_340 = select i1 %icmp_ln89038, i14 1, i14 %add_ln890"   --->   Operation 30 'select' 'select_ln890_340' <Predicate = (!icmp_ln890)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 31 [1/1] (1.21ns)   --->   "%tmp_5 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_1_x0136" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_5' <Predicate = (!icmp_ln890 & !select_ln5300)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln890 & !select_ln5300)> <Delay = 0.38>
ST_3 : Operation 33 [1/1] (1.21ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0109" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 'tmp' <Predicate = (!icmp_ln890 & select_ln5300)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln5312 = br void" [./dut.cpp:5312]   --->   Operation 34 'br' 'br_ln5312' <Predicate = (!icmp_ln890 & select_ln5300)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%fifo_data_6 = phi i64 %tmp, void, i64 %tmp_5, void"   --->   Operation 35 'phi' 'fifo_data_6' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x0135, i64 %fifo_data_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 36 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln5320 = ret" [./dut.cpp:5320]   --->   Operation 38 'ret' 'ret_ln5320' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten31') with incoming values : ('add_ln890_132') [9]  (0.387 ns)

 <State 2>: 1.11ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten11') with incoming values : ('select_ln890_340') [11]  (0 ns)
	'add' operation ('add_ln890') [38]  (0.765 ns)
	'select' operation ('select_ln890_340') [39]  (0.342 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_C_drain_IO_L2_out_1_x0136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [30]  (1.22 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [36]  (0 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L2_out_0_x0135' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [37]  (1.22 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
