timestamp 1732010113
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use Dff Dff_4 1 0 -240 0 1 772
use Dff Dff_5 1 0 -242 0 1 585
use Dff Dff_6 1 0 -242 0 1 430
use Dff Dff_7 1 0 -244 0 1 235
use Dff Dff_8 1 0 -243 0 1 84
use Dff Dff_0 1 0 -233 0 1 1446
use Dff Dff_1 1 0 -235 0 1 1294
use Dff Dff_2 1 0 -237 0 1 1146
use Dff Dff_3 1 0 -239 0 1 908
use final4bitCLA final4bitCLA_0 1 0 26 0 1 1086
use inverter inverter_4 1 0 501 0 1 79
use Dff Dff_13 1 0 277 0 1 34
use Dff Dff_12 1 0 424 0 1 287
use Dff Dff_11 1 0 439 0 1 649
use Dff Dff_10 1 0 435 0 1 1011
use Dff Dff_9 1 0 460 0 1 1373
use inverter inverter_3 1 0 649 0 1 332
use inverter inverter_2 1 0 666 0 1 694
use inverter inverter_1 1 0 659 0 1 1056
use inverter inverter_0 1 0 684 0 1 1418
node "clk" 0 88.857 420 -12 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110 54 0 0 0 0 0 0 0 0 0 0
node "m1_198_25#" 1 240.016 198 25 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 284 150 0 0 0 0 0 0 0 0 0 0
node "clk" 1 92.9736 -270 38 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104 60 0 0 0 0 0 0 0 0 0 0
node "Cout" 0 53.7624 489 67 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56 36 0 0 0 0 0 0 0 0 0 0
node "B3" 0 60.2976 -267 75 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0 0 0 0 0 0 0
node "B3d" 1 138.72 -34 117 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 160 88 0 0 0 0 0 0 0 0 0 0
node "clk" 0 78.1065 405 241 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 95 48 0 0 0 0 0 0 0 0 0 0
node "clk" 0 86.4384 -269 190 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96 56 0 0 0 0 0 0 0 0 0 0
node "A3" 0 66.8328 -270 226 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72 44 0 0 0 0 0 0 0 0 0 0
node "A3d" 3 862.941 -32 268 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 555 280 185 84 0 0 0 0 0 0 0 0
node "m1_389_278#" 1 92.9736 389 278 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104 60 0 0 0 0 0 0 0 0 0 0
node "S3" 0 53.7624 636 320 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56 36 0 0 0 0 0 0 0 0 0 0
node "clk" 0 79.9032 -265 384 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88 52 0 0 0 0 0 0 0 0 0 0
node "B2" 0 73.368 -270 421 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 80 48 0 0 0 0 0 0 0 0 0 0
node "B2d" 1 151.79 -30 463 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 176 96 0 0 0 0 0 0 0 0 0 0
node "clk" 0 99.6075 414 603 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 125 60 0 0 0 0 0 0 0 0 0 0
node "clk" 0 73.368 -263 539 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 80 48 0 0 0 0 0 0 0 0 0 0
node "A2" 0 66.8328 -268 576 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72 44 0 0 0 0 0 0 0 0 0 0
node "A2d" 3 842.274 -30 618 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 577 286 170 78 0 0 0 0 0 0 0 0
node "m1_397_640#" 1 112.579 397 640 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128 72 0 0 0 0 0 0 0 0 0 0
node "S2" 0 63.5652 651 682 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68 42 0 0 0 0 0 0 0 0 0 0
node "clk" 0 86.4384 -265 727 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96 56 0 0 0 0 0 0 0 0 0 0
node "B1" 0 76.6356 -269 763 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84 50 0 0 0 0 0 0 0 0 0 0
node "B1d" 1 171.396 -28 805 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 200 108 0 0 0 0 0 0 0 0 0 0
node "clk" 0 76.6356 -261 863 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84 50 0 0 0 0 0 0 0 0 0 0
node "A1" 0 76.6356 -267 899 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84 50 0 0 0 0 0 0 0 0 0 0
node "A1d" 2 760.451 -27 941 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 407 202 195 88 0 0 0 0 0 0 0 0
node "clk" 0 63.7725 420 965 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75 40 0 0 0 0 0 0 0 0 0 0
node "m1_404_1002#" 0 73.368 404 1002 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 80 48 0 0 0 0 0 0 0 0 0 0
node "S1" 0 53.7624 647 1044 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56 36 0 0 0 0 0 0 0 0 0 0
node "clk" 1 139.026 -273 1100 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 180 82 0 0 0 0 0 0 0 0 0 0
node "B0" 1 102.776 -274 1137 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 116 66 0 0 0 0 0 0 0 0 0 0
node "B0d" 1 187.734 -25 1179 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 220 118 0 0 0 0 0 0 0 0 0 0
node "clk" 0 110.358 -263 1248 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140 66 0 0 0 0 0 0 0 0 0 0
node "A0" 0 83.1708 -266 1285 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92 54 0 0 0 0 0 0 0 0 0 0
node "clk" 0 81.69 440 1327 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "A0d" 3 844.142 -23 1327 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 431 228 215 96 0 0 0 0 0 0 0 0
node "m1_410_1364#" 1 132.185 410 1364 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 152 84 0 0 0 0 0 0 0 0 0 0
node "clk" 0 60.2976 -250 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0 0 0 0 0 0 0
node "S0" 0 57.03 672 1406 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60 38 0 0 0 0 0 0 0 0 0 0
node "Cin" 0 60.2976 -254 1437 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0 0 0 0 0 0 0
node "Cind" 4 791.118 -21 1479 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 857 436 25 20 0 0 0 0 0 0 0 0
subcap "m1_198_25#" -115.106
subcap "clk" -26.511
cap "final4bitCLA_0/CLA_3/xor_0/a" "Dff_8/q" 96.714
subcap "A3d" -626.536
cap "Dff_7/q" "Dff_7/gnd" 41.238
cap "Dff_6/q" "final4bitCLA_0/CLA_2/A0" 2.84217e-14
cap "A2d" "final4bitCLA_0/CLA_2/B0" 126.17
subcap "A2d" -655.064
cap "Dff_5/q" "Dff_5/gnd" 54.984
subcap "clk" -51.5955
subcap "S2" -89.6382
subcap "A1d" -189.171
cap "Dff_3/q" "final4bitCLA_0/CLA_1/B0" 113.896
cap "Dff_3/q" "Dff_3/gnd" 32.9904
cap "final4bitCLA_0/CLA_1/B0" "final4bitCLA_0/CLA_1/xor_0/a" 17.1825
subcap "clk" -78.2151
subcap "B0d" -179.145
cap "final4bitCLA_0/CLA_0/xor_0/a" "final4bitCLA_0/CLA_0/B0" 96.714
subcap "A0d" -591.58
subcap "m1_410_1364#" -52.2816
subcap "Cind" -611.183
subcap "Cind" -818.7
merge "Dff_5/q" "final4bitCLA_0/CLA_2/xor_0/a" -45.4404 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -34 0 0 0 0 0 0 0 0 0 0
merge "final4bitCLA_0/CLA_2/xor_0/a" "A2d"
merge "inverter_0/IN" "Dff_9/q" -38.9052 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 -30 0 0 0 0 0 0 0 0 0 0
merge "Dff_9/q" "S0"
merge "inverter_1/IN" "Dff_10/q" -35.6376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -28 0 0 0 0 0 0 0 0 0 0
merge "Dff_10/q" "S1"
merge "final4bitCLA_0/CLA_1/xor_0/a" "Dff_3/q" -90.2784 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -34 0 0 0 0 0 0 0 0 0 0
merge "Dff_3/q" "A1d"
merge "Dff_0/clk" "Dff_9/clk" -1327.89 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1198 -753 54 -64 0 0 0 0 0 0 0 0
merge "Dff_9/clk" "Dff_1/clk"
merge "Dff_1/clk" "Dff_2/clk"
merge "Dff_2/clk" "Dff_10/clk"
merge "Dff_10/clk" "Dff_3/clk"
merge "Dff_3/clk" "Dff_4/clk"
merge "Dff_4/clk" "Dff_11/clk"
merge "Dff_11/clk" "Dff_5/clk"
merge "Dff_5/clk" "Dff_6/clk"
merge "Dff_6/clk" "Dff_12/clk"
merge "Dff_12/clk" "Dff_7/clk"
merge "Dff_7/clk" "Dff_13/clk"
merge "Dff_13/clk" "Dff_8/clk"
merge "Dff_8/clk" "clk"
merge "Dff_8/d" "B3" -21.0864 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0 0 0 0 0 0 0
merge "Dff_1/q" "final4bitCLA_0/CLA_0/xor_0/a" -87.0108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -32 0 0 0 0 0 0 0 0 0 0
merge "final4bitCLA_0/CLA_0/xor_0/a" "A0d"
merge "inverter_2/IN" "Dff_11/q" -31.8468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -28 0 0 0 0 0 0 0 0 0 0
merge "Dff_11/q" "S2"
merge "inverter_3/IN" "Dff_12/q" -32.37 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0 0 0 0 0 0 0 0 0
merge "Dff_12/q" "S3"
merge "Dff_6/d" "B2" -21.0864 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0 0 0 0 0 0 0
merge "Dff_11/d" "final4bitCLA_0/S2" -34.374 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -28 0 0 0 0 0 0 0 0 0 0
merge "final4bitCLA_0/S2" "m1_397_640#"
merge "final4bitCLA_0/CLA_1/B0" "Dff_4/q" -37.1184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -32 0 0 0 0 0 0 0 0 0 0
merge "Dff_4/q" "B1d"
merge "Dff_4/d" "B1" -21.0864 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0 0 0 0 0 0 0
merge "Dff_13/d" "final4bitCLA_0/Cout" -45.4404 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -34 0 0 0 0 0 0 0 0 0 0
merge "final4bitCLA_0/Cout" "m1_198_25#"
merge "final4bitCLA_0/Cin" "Dff_0/q" -123.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 -16 -25 -20 0 0 0 0 0 0 0 0
merge "Dff_0/q" "Cind"
merge "Dff_2/d" "B0" -21.0864 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0 0 0 0 0 0 0
merge "Dff_13/q" "inverter_4/IN" -35.6376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -28 0 0 0 0 0 0 0 0 0 0
merge "inverter_4/IN" "Cout"
merge "Dff_9/d" "final4bitCLA_0/S0" -29.1024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 0 0 0 0 0 0 0 0 0 0
merge "final4bitCLA_0/S0" "m1_410_1364#"
merge "Dff_10/d" "final4bitCLA_0/S1" -29.8428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -26 0 0 0 0 0 0 0 0 0 0
merge "final4bitCLA_0/S1" "m1_404_1002#"
merge "Dff_12/d" "final4bitCLA_0/S3" -25.6374 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14 -30 0 0 0 0 0 0 0 0 0 0
merge "final4bitCLA_0/S3" "m1_389_278#"
merge "Dff_0/d" "Cin" -30.8892 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 -22 0 0 0 0 0 0 0 0 0 0
merge "final4bitCLA_0/CLA_3/B0" "Dff_8/q" -51.9756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -44 -38 0 0 0 0 0 0 0 0 0 0
merge "Dff_8/q" "B3d"
merge "final4bitCLA_0/CLA_2/B0" "Dff_6/q" -42.1728 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -32 0 0 0 0 0 0 0 0 0 0
merge "Dff_6/q" "B2d"
merge "Dff_1/d" "A0" -21.0864 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0 0 0 0 0 0 0
merge "final4bitCLA_0/CLA_0/B0" "Dff_2/q" -39.8628 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -36 0 0 0 0 0 0 0 0 0 0
merge "Dff_2/q" "B0d"
merge "Dff_3/d" "A1" -24.354 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -18 0 0 0 0 0 0 0 0 0 0
merge "Dff_5/d" "A2" -10.9776 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 -16 0 0 0 0 0 0 0 0 0 0
merge "Dff_7/d" "A3" -21.0864 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0 0 0 0 0 0 0
merge "Dff_7/q" "final4bitCLA_0/CLA_3/xor_0/a" -71.6403 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23 -34 0 0 0 0 0 0 0 0 0 0
merge "final4bitCLA_0/CLA_3/xor_0/a" "A3d"
