{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638010557045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638010557050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 18:55:56 2021 " "Processing started: Sat Nov 27 18:55:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638010557050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010557050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010557051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638010557436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/Clock_100_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/project.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/uart_receive_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/uart_receive_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_receive_controller " "Found entity 1: UART_receive_controller" {  } { { "../rtl/UART_receive_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/UART_receive_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "../rtl/SRAM_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "../rtl/VGA_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/VGA_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/pb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/pb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_controller " "Found entity 1: PB_controller" {  } { { "../rtl/PB_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/PB_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/uart_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/uart_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "../rtl/UART_SRAM_interface.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/UART_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/vga_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/vga_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "../rtl/VGA_SRAM_interface.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/VGA_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563825 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/milestone1_interface.v " "Can't analyze file -- file ../rtl/milestone1_interface.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638010563827 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/milestone1.v " "Can't analyze file -- file ../rtl/milestone1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638010563828 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "milestone1.sv(64) " "Verilog HDL information at milestone1.sv(64): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638010563831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/milestone1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/milestone1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 milestone1 " "Found entity 1: milestone1" {  } { { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/milestone2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/milestone2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 milestone2 " "Found entity 1: milestone2" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/dual_port_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/dual_port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM1 " "Found entity 1: dual_port_RAM1" {  } { { "../rtl/dual_port_RAM1.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/dual_port_ram0.v 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/dual_port_ram0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM0 " "Found entity 1: dual_port_RAM0" {  } { { "../rtl/dual_port_RAM0.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM0.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/dual_port_ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/dual_port_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM2 " "Found entity 1: dual_port_RAM2" {  } { { "../rtl/dual_port_RAM2.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638010563951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_controller PB_controller:PB_unit " "Elaborating entity \"PB_controller\" for hierarchy \"PB_controller:PB_unit\"" {  } { { "../rtl/project.sv" "PB_unit" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "../rtl/project.sv" "VGA_unit" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_SRAM_interface:VGA_unit\|VGA_controller:VGA_unit " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_controller:VGA_unit\"" {  } { { "../rtl/VGA_SRAM_interface.sv" "VGA_unit" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/VGA_SRAM_interface.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "../rtl/project.sv" "UART_unit" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_receive_controller UART_SRAM_interface:UART_unit\|UART_receive_controller:UART_RX " "Elaborating entity \"UART_receive_controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_receive_controller:UART_RX\"" {  } { { "../rtl/UART_SRAM_interface.sv" "UART_RX" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/UART_SRAM_interface.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_controller SRAM_controller:SRAM_unit " "Elaborating entity \"SRAM_controller\" for hierarchy \"SRAM_controller:SRAM_unit\"" {  } { { "../rtl/project.sv" "SRAM_unit" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "../rtl/SRAM_controller.sv" "Clock_100_PLL_inst" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "../rtl/Clock_100_PLL.v" "altpll_component" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_100_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_100_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""}  } { { "../rtl/Clock_100_PLL.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010564000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_100_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_100_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL_altpll " "Found entity 1: Clock_100_PLL_altpll" {  } { { "db/clock_100_pll_altpll.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/clock_100_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010564048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010564048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL_altpll SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated " "Elaborating entity \"Clock_100_PLL_altpll\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milestone2 milestone2:M2_unit " "Elaborating entity \"milestone2\" for hierarchy \"milestone2:M2_unit\"" {  } { { "../rtl/project.sv" "M2_unit" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM0 milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0 " "Elaborating entity \"dual_port_RAM0\" for hierarchy \"milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\"" {  } { { "../rtl/milestone2.sv" "dual_port_RAM_inst0" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM0.v" "altsyncram_component" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM0.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM0.hex " "Parameter \"init_file\" = \"dual_port_RAM0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""}  } { { "../rtl/dual_port_RAM0.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010564284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fv92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fv92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fv92 " "Found entity 1: altsyncram_fv92" {  } { { "db/altsyncram_fv92.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/altsyncram_fv92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010564330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010564330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fv92 milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_fv92:auto_generated " "Elaborating entity \"altsyncram_fv92\" for hierarchy \"milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_fv92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM1 milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1 " "Elaborating entity \"dual_port_RAM1\" for hierarchy \"milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\"" {  } { { "../rtl/milestone2.sv" "dual_port_RAM_inst1" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM1.v" "altsyncram_component" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM1.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM1.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM1.hex " "Parameter \"init_file\" = \"dual_port_RAM1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""}  } { { "../rtl/dual_port_RAM1.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM1.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010564344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gv92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gv92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gv92 " "Found entity 1: altsyncram_gv92" {  } { { "db/altsyncram_gv92.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/altsyncram_gv92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010564392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010564392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gv92 milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_gv92:auto_generated " "Elaborating entity \"altsyncram_gv92\" for hierarchy \"milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_gv92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milestone1 milestone1:M1_unit " "Elaborating entity \"milestone1\" for hierarchy \"milestone1:M1_unit\"" {  } { { "../rtl/project.sv" "M1_unit" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "../rtl/project.sv" "unit7" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564403 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult6\"" {  } { { "../rtl/milestone2.sv" "Mult6" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 699 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult1\"" {  } { { "../rtl/milestone2.sv" "Mult1" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult3\"" {  } { { "../rtl/milestone2.sv" "Mult3" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 691 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult4\"" {  } { { "../rtl/milestone2.sv" "Mult4" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 697 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult0\"" {  } { { "../rtl/milestone2.sv" "Mult0" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult5\"" {  } { { "../rtl/milestone2.sv" "Mult5" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 699 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:M1_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:M1_unit\|Mult0\"" {  } { { "../rtl/milestone1.sv" "Mult0" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 542 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:M1_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:M1_unit\|Mult1\"" {  } { { "../rtl/milestone1.sv" "Mult1" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 543 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult9\"" {  } { { "../rtl/milestone2.sv" "Mult9" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 1022 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult8\"" {  } { { "../rtl/milestone2.sv" "Mult8" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 1021 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult7\"" {  } { { "../rtl/milestone2.sv" "Mult7" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 1020 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638010566546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"milestone2:M2_unit\|lpm_mult:Mult6\"" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 699 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|lpm_mult:Mult6 " "Instantiated megafunction \"milestone2:M2_unit\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""}  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 699 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2at " "Found entity 1: mult_2at" {  } { { "db/mult_2at.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_2at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"milestone2:M2_unit\|lpm_mult:Mult1\"" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|lpm_mult:Mult1 " "Instantiated megafunction \"milestone2:M2_unit\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""}  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4at " "Found entity 1: mult_4at" {  } { { "db/mult_4at.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_4at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"milestone2:M2_unit\|lpm_mult:Mult3\"" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 691 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|lpm_mult:Mult3 " "Instantiated megafunction \"milestone2:M2_unit\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""}  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 691 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5at " "Found entity 1: mult_5at" {  } { { "db/mult_5at.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_5at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"milestone2:M2_unit\|lpm_mult:Mult4\"" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 697 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|lpm_mult:Mult4 " "Instantiated megafunction \"milestone2:M2_unit\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""}  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 697 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9dt " "Found entity 1: mult_9dt" {  } { { "db/mult_9dt.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_9dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"milestone2:M2_unit\|lpm_mult:Mult0\"" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"milestone2:M2_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""}  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lbt " "Found entity 1: mult_lbt" {  } { { "db/mult_lbt.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_lbt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"milestone2:M2_unit\|lpm_mult:Mult5\"" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 699 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|lpm_mult:Mult5 " "Instantiated megafunction \"milestone2:M2_unit\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""}  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 699 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kbt " "Found entity 1: mult_kbt" {  } { { "db/mult_kbt.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_kbt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:M1_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"milestone1:M1_unit\|lpm_mult:Mult0\"" {  } { { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 542 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:M1_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"milestone1:M1_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 51 " "Parameter \"LPM_WIDTHR\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""}  } { { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 542 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_56t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:M1_unit\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"milestone1:M1_unit\|lpm_mult:Mult1\"" {  } { { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 543 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:M1_unit\|lpm_mult:Mult1 " "Instantiated megafunction \"milestone1:M1_unit\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 51 " "Parameter \"LPM_WIDTHR\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""}  } { { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 543 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"milestone2:M2_unit\|lpm_mult:Mult9\"" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 1022 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|lpm_mult:Mult9 " "Instantiated megafunction \"milestone2:M2_unit\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""}  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 1022 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_06t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566958 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:M2_unit\|lpm_mult:Mult3\|mult_5at:auto_generated\|le5a\[9\] " "Synthesized away node \"milestone2:M2_unit\|lpm_mult:Mult3\|mult_5at:auto_generated\|le5a\[9\]\"" {  } { { "db/mult_5at.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_5at.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 691 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010567030 "|project|milestone2:M2_unit|lpm_mult:Mult3|mult_5at:auto_generated|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:M2_unit\|lpm_mult:Mult1\|mult_4at:auto_generated\|le5a\[9\] " "Synthesized away node \"milestone2:M2_unit\|lpm_mult:Mult1\|mult_4at:auto_generated\|le5a\[9\]\"" {  } { { "db/mult_4at.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_4at.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 107 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010567030 "|project|milestone2:M2_unit|lpm_mult:Mult1|mult_4at:auto_generated|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:M2_unit\|lpm_mult:Mult6\|mult_2at:auto_generated\|le5a\[8\] " "Synthesized away node \"milestone2:M2_unit\|lpm_mult:Mult6\|mult_2at:auto_generated\|le5a\[8\]\"" {  } { { "db/mult_2at.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_2at.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 699 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010567030 "|project|milestone2:M2_unit|lpm_mult:Mult6|mult_2at:auto_generated|le5a[8]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638010567030 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638010567030 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone1:M1_unit\|lpm_mult:Mult1\|mult_56t:auto_generated\|mac_mult7 " "Synthesized away node \"milestone1:M1_unit\|lpm_mult:Mult1\|mult_56t:auto_generated\|mac_mult7\"" {  } { { "db/mult_56t.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_56t.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 543 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010567033 "|project|milestone1:M1_unit|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone1:M1_unit\|lpm_mult:Mult1\|mult_56t:auto_generated\|mac_out8 " "Synthesized away node \"milestone1:M1_unit\|lpm_mult:Mult1\|mult_56t:auto_generated\|mac_out8\"" {  } { { "db/mult_56t.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_56t.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 543 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010567033 "|project|milestone1:M1_unit|lpm_mult:Mult1|mult_56t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone1:M1_unit\|lpm_mult:Mult0\|mult_56t:auto_generated\|mac_mult7 " "Synthesized away node \"milestone1:M1_unit\|lpm_mult:Mult0\|mult_56t:auto_generated\|mac_mult7\"" {  } { { "db/mult_56t.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_56t.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 542 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010567033 "|project|milestone1:M1_unit|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone1:M1_unit\|lpm_mult:Mult0\|mult_56t:auto_generated\|mac_out8 " "Synthesized away node \"milestone1:M1_unit\|lpm_mult:Mult0\|mult_56t:auto_generated\|mac_out8\"" {  } { { "db/mult_56t.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_56t.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 542 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010567033 "|project|milestone1:M1_unit|lpm_mult:Mult0|mult_56t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638010567033 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638010567033 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "520 " "Ignored 520 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "12 " "Ignored 12 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1638010567345 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "508 " "Ignored 508 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1638010567345 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1638010567345 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "../rtl/UART_SRAM_interface.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/UART_SRAM_interface.sv" 27 -1 0 } } { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 17 -1 0 } } { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 17 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 62 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 31 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 32 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 34 -1 0 } } { "../rtl/UART_receive_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/UART_receive_controller.sv" 33 -1 0 } } { "../rtl/PB_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/PB_controller.sv" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638010567374 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638010567374 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638010571784 "|project|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638010571784 "|project|VGA_SYNC_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDRESS_O\[18\] GND " "Pin \"SRAM_ADDRESS_O\[18\]\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638010571784 "|project|SRAM_ADDRESS_O[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDRESS_O\[19\] GND " "Pin \"SRAM_ADDRESS_O\[19\]\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638010571784 "|project|SRAM_ADDRESS_O[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Pin \"UART_TX_O\" is stuck at VCC" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638010571784 "|project|UART_TX_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638010571784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638010571979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638010574725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/output_files/project.map.smsg " "Generated suppressed messages file D:/Chrome/3DQ5/project/project-group15-tuesday/syn/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010574832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638010575082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010575082 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[0\] " "No output dependent on input pin \"SWITCH_I\[0\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638010575298 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4165 " "Implemented 4165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638010575299 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638010575299 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1638010575299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3910 " "Implemented 3910 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638010575299 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638010575299 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1638010575299 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1638010575299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638010575299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638010575322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 18:56:15 2021 " "Processing ended: Sat Nov 27 18:56:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638010575322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638010575322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638010575322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010575322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638010576561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638010576567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 18:56:16 2021 " "Processing started: Sat Nov 27 18:56:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638010576567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638010576567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638010576568 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638010576688 ""}
{ "Info" "0" "" "Project  = project" {  } {  } 0 0 "Project  = project" 0 0 "Fitter" 0 0 1638010576688 ""}
{ "Info" "0" "" "Revision = project" {  } {  } 0 0 "Revision = project" 0 0 "Fitter" 0 0 1638010576688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638010576793 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638010576827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638010576874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638010576874 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_100_pll_altpll.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/clock_100_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 2116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1638010576924 ""}  } { { "db/clock_100_pll_altpll.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/clock_100_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 2116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1638010576924 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638010577183 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638010577187 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638010577301 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 10476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638010577310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 10478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638010577310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 10480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638010577310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 10482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638010577310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 10484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638010577310 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638010577310 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1638010577836 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_50_MHz.sdc " "Reading SDC File: '../board/timing_50_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638010579134 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1638010579143 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1638010579143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1638010579143 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_100_MHz.sdc " "Reading SDC File: '../board/timing_100_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638010579144 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1638010579198 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1638010579199 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638010579199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638010579199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638010579199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638010579199 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1638010579199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50_I~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50_I~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_controller:SRAM_unit\|SRAM_UB_N_O~0 " "Destination node SRAM_controller:SRAM_unit\|SRAM_UB_N_O~0" {  } { { "../rtl/SRAM_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 8861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_controller:SRAM_unit\|SRAM_LB_N_O~0 " "Destination node SRAM_controller:SRAM_unit\|SRAM_LB_N_O~0" {  } { { "../rtl/SRAM_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638010579474 ""}  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 10464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638010579474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638010579474 ""}  } { { "db/clock_100_pll_altpll.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/clock_100_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 2116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638010579474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn~0  " "Automatically promoted node resetn~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M2_enable " "Destination node M2_enable" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 2616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "milestone2:M2_unit\|w_offset\[9\]~9 " "Destination node milestone2:M2_unit\|w_offset\[9\]~9" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 5044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M1_enable~0 " "Destination node M1_enable~0" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 180 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 5508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M1_enable~1 " "Destination node M1_enable~1" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 180 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 5509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "milestone2:M2_unit\|SRAM_write_data\[0\]~0 " "Destination node milestone2:M2_unit\|SRAM_write_data\[0\]~0" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 5593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "milestone2:M2_unit\|c_index_2\[4\] " "Destination node milestone2:M2_unit\|c_index_2\[4\]" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 1767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "milestone2:M2_unit\|c_index_2\[5\] " "Destination node milestone2:M2_unit\|c_index_2\[5\]" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 1766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "milestone2:M2_unit\|c_index_2\[0\]~0 " "Destination node milestone2:M2_unit\|c_index_2\[0\]~0" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 8200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "milestone2:M2_unit\|op0\[1\]~0 " "Destination node milestone2:M2_unit\|op0\[1\]~0" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 8258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_GREEN_O\[8\]~output " "Destination node LED_GREEN_O\[8\]~output" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 10391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638010579474 ""}  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 4008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638010579474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638010580014 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638010580017 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638010580017 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638010580022 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638010580028 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638010580033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638010580218 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "178 Embedded multiplier block " "Packed 178 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1638010580222 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "36 " "Created 36 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1638010580222 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638010580222 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638010580842 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638010580854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638010582853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638010583434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638010583488 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638010586987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638010586987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638010587737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638010591319 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638010591319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638010591792 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1638010591792 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638010591792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638010591794 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.22 " "Total time spent on timing analysis during the Fitter is 1.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638010591968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638010591996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638010592459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638010592461 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638010592925 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638010593713 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 Cyclone IV E " "18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DATA_IO\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[0] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[0\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DATA_IO\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[1] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[1\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DATA_IO\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[2] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[2\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DATA_IO\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[3] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[3\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DATA_IO\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[4] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[4\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DATA_IO\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[5] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[5\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DATA_IO\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[6] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[6\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DATA_IO\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[7] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[7\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DATA_IO\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[8] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[8\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DATA_IO\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[9] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[9\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DATA_IO\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[10] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[10\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DATA_IO\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[11] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[11\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DATA_IO\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[12] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[12\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DATA_IO\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[13] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[13\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DATA_IO\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[14] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[14\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DATA_IO\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[15] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[15\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50_I 2.5 V Y2 " "Pin CLOCK_50_I uses I/O standard 2.5 V at Y2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { CLOCK_50_I } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_I" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX_I 3.3-V LVTTL G12 " "Pin UART_RX_I uses I/O standard 3.3-V LVTTL at G12" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { UART_RX_I } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX_I" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1638010594583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/output_files/project.fit.smsg " "Generated suppressed messages file D:/Chrome/3DQ5/project/project-group15-tuesday/syn/output_files/project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638010594761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5899 " "Peak virtual memory: 5899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638010595461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 18:56:35 2021 " "Processing ended: Sat Nov 27 18:56:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638010595461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638010595461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638010595461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638010595461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638010596501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638010596506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 18:56:36 2021 " "Processing started: Sat Nov 27 18:56:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638010596506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638010596506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638010596507 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638010598885 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638010598973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638010599237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 18:56:39 2021 " "Processing ended: Sat Nov 27 18:56:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638010599237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638010599237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638010599237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638010599237 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638010599862 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638010600462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638010600467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 18:56:40 2021 " "Processing started: Sat Nov 27 18:56:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638010600467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638010600467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project -c project " "Command: quartus_sta project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638010600467 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638010600592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638010600792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010600839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010600839 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_50_MHz.sdc " "Reading SDC File: '../board/timing_50_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638010601361 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1638010601368 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638010601368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1638010601369 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_100_MHz.sdc " "Reading SDC File: '../board/timing_100_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638010601371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638010601411 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638010601412 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638010601422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.799 " "Worst-case setup slack is 2.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.799               0.000 clk_50  " "    2.799               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010601500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 clk_50  " "    0.259               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010601516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638010601519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638010601521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.758 " "Worst-case minimum pulse width slack is 4.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.758               0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.758               0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.487               0.000 clk_50  " "    9.487               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010601524 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638010601615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638010601642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638010602123 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638010602318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.480 " "Worst-case setup slack is 4.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.480               0.000 clk_50  " "    4.480               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010602370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.266 " "Worst-case hold slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 clk_50  " "    0.266               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010602386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638010602390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638010602393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.752 " "Worst-case minimum pulse width slack is 4.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.752               0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.752               0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.529               0.000 clk_50  " "    9.529               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010602396 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638010602482 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638010602619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.577 " "Worst-case setup slack is 11.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.577               0.000 clk_50  " "   11.577               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010602642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 clk_50  " "    0.083               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010602659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638010602662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638010602666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.775 " "Worst-case minimum pulse width slack is 4.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.775               0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.775               0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 clk_50  " "    9.371               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010602668 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638010603137 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638010603138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638010603208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 18:56:43 2021 " "Processing ended: Sat Nov 27 18:56:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638010603208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638010603208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638010603208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638010603208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1638010604282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638010604288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 18:56:44 2021 " "Processing started: Sat Nov 27 18:56:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638010604288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638010604288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638010604288 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[0\] SEVEN_SEGMENT_N_O_0_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_0_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604870 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[1\] SEVEN_SEGMENT_N_O_0_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_0_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[2\] SEVEN_SEGMENT_N_O_0_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_0_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[3\] SEVEN_SEGMENT_N_O_0_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_0_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[4\] SEVEN_SEGMENT_N_O_0_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_0_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[5\] SEVEN_SEGMENT_N_O_0_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_0_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[6\] SEVEN_SEGMENT_N_O_0_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_0_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[0\] SEVEN_SEGMENT_N_O_1_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_1_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[1\] SEVEN_SEGMENT_N_O_1_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_1_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[2\] SEVEN_SEGMENT_N_O_1_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_1_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[3\] SEVEN_SEGMENT_N_O_1_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_1_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[4\] SEVEN_SEGMENT_N_O_1_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_1_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[5\] SEVEN_SEGMENT_N_O_1_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_1_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[6\] SEVEN_SEGMENT_N_O_1_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_1_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[0\] SEVEN_SEGMENT_N_O_2_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_2_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[1\] SEVEN_SEGMENT_N_O_2_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_2_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[2\] SEVEN_SEGMENT_N_O_2_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_2_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[3\] SEVEN_SEGMENT_N_O_2_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_2_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[4\] SEVEN_SEGMENT_N_O_2_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_2_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[5\] SEVEN_SEGMENT_N_O_2_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_2_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[6\] SEVEN_SEGMENT_N_O_2_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_2_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[0\] SEVEN_SEGMENT_N_O_3_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_3_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[1\] SEVEN_SEGMENT_N_O_3_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_3_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[2\] SEVEN_SEGMENT_N_O_3_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_3_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[3\] SEVEN_SEGMENT_N_O_3_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_3_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[4\] SEVEN_SEGMENT_N_O_3_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_3_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[5\] SEVEN_SEGMENT_N_O_3_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_3_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[6\] SEVEN_SEGMENT_N_O_3_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_3_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[0\] SEVEN_SEGMENT_N_O_4_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_4_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[1\] SEVEN_SEGMENT_N_O_4_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_4_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[2\] SEVEN_SEGMENT_N_O_4_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_4_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[3\] SEVEN_SEGMENT_N_O_4_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_4_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[4\] SEVEN_SEGMENT_N_O_4_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_4_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[5\] SEVEN_SEGMENT_N_O_4_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_4_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[6\] SEVEN_SEGMENT_N_O_4_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_4_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[0\] SEVEN_SEGMENT_N_O_5_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_5_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[1\] SEVEN_SEGMENT_N_O_5_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_5_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[2\] SEVEN_SEGMENT_N_O_5_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_5_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[3\] SEVEN_SEGMENT_N_O_5_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_5_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[4\] SEVEN_SEGMENT_N_O_5_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_5_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[5\] SEVEN_SEGMENT_N_O_5_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_5_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[6\] SEVEN_SEGMENT_N_O_5_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_5_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[0\] SEVEN_SEGMENT_N_O_6_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_6_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[1\] SEVEN_SEGMENT_N_O_6_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_6_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[2\] SEVEN_SEGMENT_N_O_6_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_6_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[3\] SEVEN_SEGMENT_N_O_6_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_6_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[4\] SEVEN_SEGMENT_N_O_6_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_6_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[5\] SEVEN_SEGMENT_N_O_6_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_6_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[6\] SEVEN_SEGMENT_N_O_6_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_6_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[0\] SEVEN_SEGMENT_N_O_7_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_7_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[1\] SEVEN_SEGMENT_N_O_7_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_7_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[2\] SEVEN_SEGMENT_N_O_7_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_7_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[3\] SEVEN_SEGMENT_N_O_7_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_7_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[4\] SEVEN_SEGMENT_N_O_7_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_7_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[5\] SEVEN_SEGMENT_N_O_7_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_7_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604874 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[6\] SEVEN_SEGMENT_N_O_7_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_7_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604874 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_7_1200mv_85c_slow.vo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project_7_1200mv_85c_slow.vo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010605483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_7_1200mv_0c_slow.vo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project_7_1200mv_0c_slow.vo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010605898 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_min_1200mv_0c_fast.vo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project_min_1200mv_0c_fast.vo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010606314 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project.vo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project.vo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010606732 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_7_1200mv_85c_v_slow.sdo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project_7_1200mv_85c_v_slow.sdo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010607044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_7_1200mv_0c_v_slow.sdo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project_7_1200mv_0c_v_slow.sdo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010607351 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_min_1200mv_0c_v_fast.sdo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project_min_1200mv_0c_v_fast.sdo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010607663 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_v.sdo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project_v.sdo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010607976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638010608051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 18:56:48 2021 " "Processing ended: Sat Nov 27 18:56:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638010608051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638010608051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638010608051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1638010608051 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1638010608680 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638010557045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638010557050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 18:55:56 2021 " "Processing started: Sat Nov 27 18:55:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638010557050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010557050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010557051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638010557436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/Clock_100_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/project.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/uart_receive_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/uart_receive_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_receive_controller " "Found entity 1: UART_receive_controller" {  } { { "../rtl/UART_receive_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/UART_receive_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "../rtl/SRAM_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "../rtl/VGA_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/VGA_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/pb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/pb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_controller " "Found entity 1: PB_controller" {  } { { "../rtl/PB_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/PB_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/uart_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/uart_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "../rtl/UART_SRAM_interface.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/UART_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/vga_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/vga_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "../rtl/VGA_SRAM_interface.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/VGA_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563825 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/milestone1_interface.v " "Can't analyze file -- file ../rtl/milestone1_interface.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638010563827 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/milestone1.v " "Can't analyze file -- file ../rtl/milestone1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638010563828 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "milestone1.sv(64) " "Verilog HDL information at milestone1.sv(64): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638010563831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/milestone1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/milestone1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 milestone1 " "Found entity 1: milestone1" {  } { { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/milestone2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/milestone2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 milestone2 " "Found entity 1: milestone2" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/dual_port_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/dual_port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM1 " "Found entity 1: dual_port_RAM1" {  } { { "../rtl/dual_port_RAM1.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/dual_port_ram0.v 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/dual_port_ram0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM0 " "Found entity 1: dual_port_RAM0" {  } { { "../rtl/dual_port_RAM0.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM0.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/chrome/3dq5/project/project-group15-tuesday/rtl/dual_port_ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file /chrome/3dq5/project/project-group15-tuesday/rtl/dual_port_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM2 " "Found entity 1: dual_port_RAM2" {  } { { "../rtl/dual_port_RAM2.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010563840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010563840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638010563951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_controller PB_controller:PB_unit " "Elaborating entity \"PB_controller\" for hierarchy \"PB_controller:PB_unit\"" {  } { { "../rtl/project.sv" "PB_unit" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "../rtl/project.sv" "VGA_unit" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_SRAM_interface:VGA_unit\|VGA_controller:VGA_unit " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_controller:VGA_unit\"" {  } { { "../rtl/VGA_SRAM_interface.sv" "VGA_unit" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/VGA_SRAM_interface.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "../rtl/project.sv" "UART_unit" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_receive_controller UART_SRAM_interface:UART_unit\|UART_receive_controller:UART_RX " "Elaborating entity \"UART_receive_controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_receive_controller:UART_RX\"" {  } { { "../rtl/UART_SRAM_interface.sv" "UART_RX" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/UART_SRAM_interface.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_controller SRAM_controller:SRAM_unit " "Elaborating entity \"SRAM_controller\" for hierarchy \"SRAM_controller:SRAM_unit\"" {  } { { "../rtl/project.sv" "SRAM_unit" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "../rtl/SRAM_controller.sv" "Clock_100_PLL_inst" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "../rtl/Clock_100_PLL.v" "altpll_component" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010563998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_100_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_100_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564000 ""}  } { { "../rtl/Clock_100_PLL.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010564000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_100_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_100_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL_altpll " "Found entity 1: Clock_100_PLL_altpll" {  } { { "db/clock_100_pll_altpll.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/clock_100_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010564048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010564048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL_altpll SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated " "Elaborating entity \"Clock_100_PLL_altpll\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milestone2 milestone2:M2_unit " "Elaborating entity \"milestone2\" for hierarchy \"milestone2:M2_unit\"" {  } { { "../rtl/project.sv" "M2_unit" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM0 milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0 " "Elaborating entity \"dual_port_RAM0\" for hierarchy \"milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\"" {  } { { "../rtl/milestone2.sv" "dual_port_RAM_inst0" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM0.v" "altsyncram_component" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM0.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM0.hex " "Parameter \"init_file\" = \"dual_port_RAM0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564284 ""}  } { { "../rtl/dual_port_RAM0.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010564284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fv92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fv92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fv92 " "Found entity 1: altsyncram_fv92" {  } { { "db/altsyncram_fv92.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/altsyncram_fv92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010564330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010564330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fv92 milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_fv92:auto_generated " "Elaborating entity \"altsyncram_fv92\" for hierarchy \"milestone2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_fv92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM1 milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1 " "Elaborating entity \"dual_port_RAM1\" for hierarchy \"milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\"" {  } { { "../rtl/milestone2.sv" "dual_port_RAM_inst1" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM1.v" "altsyncram_component" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM1.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM1.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM1.hex " "Parameter \"init_file\" = \"dual_port_RAM1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010564344 ""}  } { { "../rtl/dual_port_RAM1.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/dual_port_RAM1.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010564344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gv92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gv92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gv92 " "Found entity 1: altsyncram_gv92" {  } { { "db/altsyncram_gv92.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/altsyncram_gv92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010564392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010564392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gv92 milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_gv92:auto_generated " "Elaborating entity \"altsyncram_gv92\" for hierarchy \"milestone2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_gv92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milestone1 milestone1:M1_unit " "Elaborating entity \"milestone1\" for hierarchy \"milestone1:M1_unit\"" {  } { { "../rtl/project.sv" "M1_unit" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "../rtl/project.sv" "unit7" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010564403 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult6\"" {  } { { "../rtl/milestone2.sv" "Mult6" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 699 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult1\"" {  } { { "../rtl/milestone2.sv" "Mult1" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult3\"" {  } { { "../rtl/milestone2.sv" "Mult3" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 691 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult4\"" {  } { { "../rtl/milestone2.sv" "Mult4" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 697 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult0\"" {  } { { "../rtl/milestone2.sv" "Mult0" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult5\"" {  } { { "../rtl/milestone2.sv" "Mult5" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 699 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:M1_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:M1_unit\|Mult0\"" {  } { { "../rtl/milestone1.sv" "Mult0" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 542 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:M1_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:M1_unit\|Mult1\"" {  } { { "../rtl/milestone1.sv" "Mult1" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 543 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult9\"" {  } { { "../rtl/milestone2.sv" "Mult9" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 1022 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult8\"" {  } { { "../rtl/milestone2.sv" "Mult8" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 1021 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:M2_unit\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:M2_unit\|Mult7\"" {  } { { "../rtl/milestone2.sv" "Mult7" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 1020 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010566546 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638010566546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"milestone2:M2_unit\|lpm_mult:Mult6\"" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 699 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|lpm_mult:Mult6 " "Instantiated megafunction \"milestone2:M2_unit\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566585 ""}  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 699 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2at " "Found entity 1: mult_2at" {  } { { "db/mult_2at.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_2at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"milestone2:M2_unit\|lpm_mult:Mult1\"" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|lpm_mult:Mult1 " "Instantiated megafunction \"milestone2:M2_unit\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566634 ""}  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4at " "Found entity 1: mult_4at" {  } { { "db/mult_4at.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_4at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"milestone2:M2_unit\|lpm_mult:Mult3\"" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 691 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|lpm_mult:Mult3 " "Instantiated megafunction \"milestone2:M2_unit\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566682 ""}  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 691 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5at " "Found entity 1: mult_5at" {  } { { "db/mult_5at.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_5at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"milestone2:M2_unit\|lpm_mult:Mult4\"" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 697 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|lpm_mult:Mult4 " "Instantiated megafunction \"milestone2:M2_unit\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566729 ""}  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 697 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9dt " "Found entity 1: mult_9dt" {  } { { "db/mult_9dt.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_9dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"milestone2:M2_unit\|lpm_mult:Mult0\"" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"milestone2:M2_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566775 ""}  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lbt " "Found entity 1: mult_lbt" {  } { { "db/mult_lbt.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_lbt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"milestone2:M2_unit\|lpm_mult:Mult5\"" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 699 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|lpm_mult:Mult5 " "Instantiated megafunction \"milestone2:M2_unit\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566820 ""}  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 699 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kbt " "Found entity 1: mult_kbt" {  } { { "db/mult_kbt.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_kbt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:M1_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"milestone1:M1_unit\|lpm_mult:Mult0\"" {  } { { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 542 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:M1_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"milestone1:M1_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 51 " "Parameter \"LPM_WIDTHR\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566866 ""}  } { { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 542 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_56t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:M1_unit\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"milestone1:M1_unit\|lpm_mult:Mult1\"" {  } { { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 543 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:M1_unit\|lpm_mult:Mult1 " "Instantiated megafunction \"milestone1:M1_unit\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 51 " "Parameter \"LPM_WIDTHR\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566913 ""}  } { { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 543 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:M2_unit\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"milestone2:M2_unit\|lpm_mult:Mult9\"" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 1022 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010566917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:M2_unit\|lpm_mult:Mult9 " "Instantiated megafunction \"milestone2:M2_unit\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638010566917 ""}  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 1022 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638010566917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_06t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638010566958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010566958 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:M2_unit\|lpm_mult:Mult3\|mult_5at:auto_generated\|le5a\[9\] " "Synthesized away node \"milestone2:M2_unit\|lpm_mult:Mult3\|mult_5at:auto_generated\|le5a\[9\]\"" {  } { { "db/mult_5at.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_5at.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 691 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010567030 "|project|milestone2:M2_unit|lpm_mult:Mult3|mult_5at:auto_generated|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:M2_unit\|lpm_mult:Mult1\|mult_4at:auto_generated\|le5a\[9\] " "Synthesized away node \"milestone2:M2_unit\|lpm_mult:Mult1\|mult_4at:auto_generated\|le5a\[9\]\"" {  } { { "db/mult_4at.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_4at.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 107 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010567030 "|project|milestone2:M2_unit|lpm_mult:Mult1|mult_4at:auto_generated|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:M2_unit\|lpm_mult:Mult6\|mult_2at:auto_generated\|le5a\[8\] " "Synthesized away node \"milestone2:M2_unit\|lpm_mult:Mult6\|mult_2at:auto_generated\|le5a\[8\]\"" {  } { { "db/mult_2at.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_2at.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 699 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 174 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010567030 "|project|milestone2:M2_unit|lpm_mult:Mult6|mult_2at:auto_generated|le5a[8]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638010567030 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638010567030 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone1:M1_unit\|lpm_mult:Mult1\|mult_56t:auto_generated\|mac_mult7 " "Synthesized away node \"milestone1:M1_unit\|lpm_mult:Mult1\|mult_56t:auto_generated\|mac_mult7\"" {  } { { "db/mult_56t.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_56t.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 543 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010567033 "|project|milestone1:M1_unit|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone1:M1_unit\|lpm_mult:Mult1\|mult_56t:auto_generated\|mac_out8 " "Synthesized away node \"milestone1:M1_unit\|lpm_mult:Mult1\|mult_56t:auto_generated\|mac_out8\"" {  } { { "db/mult_56t.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_56t.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 543 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010567033 "|project|milestone1:M1_unit|lpm_mult:Mult1|mult_56t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone1:M1_unit\|lpm_mult:Mult0\|mult_56t:auto_generated\|mac_mult7 " "Synthesized away node \"milestone1:M1_unit\|lpm_mult:Mult0\|mult_56t:auto_generated\|mac_mult7\"" {  } { { "db/mult_56t.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_56t.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 542 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010567033 "|project|milestone1:M1_unit|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone1:M1_unit\|lpm_mult:Mult0\|mult_56t:auto_generated\|mac_out8 " "Synthesized away node \"milestone1:M1_unit\|lpm_mult:Mult0\|mult_56t:auto_generated\|mac_out8\"" {  } { { "db/mult_56t.tdf" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/mult_56t.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 542 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 192 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010567033 "|project|milestone1:M1_unit|lpm_mult:Mult0|mult_56t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638010567033 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638010567033 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "520 " "Ignored 520 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "12 " "Ignored 12 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1638010567345 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "508 " "Ignored 508 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1638010567345 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1638010567345 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "../rtl/UART_SRAM_interface.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/UART_SRAM_interface.sv" 27 -1 0 } } { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 17 -1 0 } } { "../rtl/milestone1.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone1.sv" 17 -1 0 } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 62 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 31 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 32 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 34 -1 0 } } { "../rtl/UART_receive_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/UART_receive_controller.sv" 33 -1 0 } } { "../rtl/PB_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/PB_controller.sv" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638010567374 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638010567374 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638010571784 "|project|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638010571784 "|project|VGA_SYNC_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDRESS_O\[18\] GND " "Pin \"SRAM_ADDRESS_O\[18\]\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638010571784 "|project|SRAM_ADDRESS_O[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDRESS_O\[19\] GND " "Pin \"SRAM_ADDRESS_O\[19\]\" is stuck at GND" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638010571784 "|project|SRAM_ADDRESS_O[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Pin \"UART_TX_O\" is stuck at VCC" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638010571784 "|project|UART_TX_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638010571784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638010571979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638010574725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/output_files/project.map.smsg " "Generated suppressed messages file D:/Chrome/3DQ5/project/project-group15-tuesday/syn/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010574832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638010575082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638010575082 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[0\] " "No output dependent on input pin \"SWITCH_I\[0\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638010575298 "|project|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638010575298 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4165 " "Implemented 4165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638010575299 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638010575299 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1638010575299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3910 " "Implemented 3910 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638010575299 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638010575299 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1638010575299 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1638010575299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638010575299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638010575322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 18:56:15 2021 " "Processing ended: Sat Nov 27 18:56:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638010575322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638010575322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638010575322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638010575322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638010576793 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638010576827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638010576874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638010576874 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_100_pll_altpll.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/clock_100_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 2116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1638010576924 ""}  } { { "db/clock_100_pll_altpll.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/clock_100_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 2116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1638010576924 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638010577183 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638010577187 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638010577301 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638010577301 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 10476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638010577310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 10478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638010577310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 10480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638010577310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 10482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638010577310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 10484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638010577310 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638010577310 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1638010577836 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_50_MHz.sdc " "Reading SDC File: '../board/timing_50_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638010579134 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1638010579143 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1638010579143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1638010579143 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_100_MHz.sdc " "Reading SDC File: '../board/timing_100_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638010579144 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1638010579198 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1638010579199 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638010579199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638010579199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638010579199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638010579199 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1638010579199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50_I~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50_I~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_controller:SRAM_unit\|SRAM_UB_N_O~0 " "Destination node SRAM_controller:SRAM_unit\|SRAM_UB_N_O~0" {  } { { "../rtl/SRAM_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 8861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_controller:SRAM_unit\|SRAM_LB_N_O~0 " "Destination node SRAM_controller:SRAM_unit\|SRAM_LB_N_O~0" {  } { { "../rtl/SRAM_controller.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/SRAM_controller.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638010579474 ""}  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 10464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638010579474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638010579474 ""}  } { { "db/clock_100_pll_altpll.v" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/db/clock_100_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 2116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638010579474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn~0  " "Automatically promoted node resetn~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M2_enable " "Destination node M2_enable" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 2616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "milestone2:M2_unit\|w_offset\[9\]~9 " "Destination node milestone2:M2_unit\|w_offset\[9\]~9" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 5044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M1_enable~0 " "Destination node M1_enable~0" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 180 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 5508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M1_enable~1 " "Destination node M1_enable~1" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 180 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 5509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "milestone2:M2_unit\|SRAM_write_data\[0\]~0 " "Destination node milestone2:M2_unit\|SRAM_write_data\[0\]~0" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 5593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "milestone2:M2_unit\|c_index_2\[4\] " "Destination node milestone2:M2_unit\|c_index_2\[4\]" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 1767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "milestone2:M2_unit\|c_index_2\[5\] " "Destination node milestone2:M2_unit\|c_index_2\[5\]" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 1766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "milestone2:M2_unit\|c_index_2\[0\]~0 " "Destination node milestone2:M2_unit\|c_index_2\[0\]~0" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 8200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "milestone2:M2_unit\|op0\[1\]~0 " "Destination node milestone2:M2_unit\|op0\[1\]~0" {  } { { "../rtl/milestone2.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/milestone2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 8258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_GREEN_O\[8\]~output " "Destination node LED_GREEN_O\[8\]~output" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 10391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638010579474 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638010579474 ""}  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 4008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638010579474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638010580014 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638010580017 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638010580017 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638010580022 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638010580028 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638010580033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638010580218 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "178 Embedded multiplier block " "Packed 178 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1638010580222 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "36 " "Created 36 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1638010580222 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638010580222 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638010580842 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638010580854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638010582853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638010583434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638010583488 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638010586987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638010586987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638010587737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638010591319 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638010591319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638010591792 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1638010591792 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638010591792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638010591794 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.22 " "Total time spent on timing analysis during the Fitter is 1.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638010591968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638010591996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638010592459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638010592461 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638010592925 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638010593713 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 Cyclone IV E " "18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DATA_IO\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[0] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[0\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DATA_IO\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[1] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[1\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DATA_IO\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[2] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[2\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DATA_IO\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[3] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[3\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DATA_IO\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[4] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[4\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DATA_IO\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[5] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[5\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DATA_IO\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[6] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[6\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DATA_IO\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[7] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[7\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DATA_IO\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[8] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[8\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DATA_IO\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[9] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[9\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DATA_IO\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[10] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[10\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DATA_IO\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[11] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[11\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DATA_IO\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[12] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[12\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DATA_IO\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[13] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[13\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DATA_IO\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[14] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[14\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DATA_IO\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DATA_IO\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA_IO[15] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[15\]" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50_I 2.5 V Y2 " "Pin CLOCK_50_I uses I/O standard 2.5 V at Y2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { CLOCK_50_I } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_I" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX_I 3.3-V LVTTL G12 " "Pin UART_RX_I uses I/O standard 3.3-V LVTTL at G12" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { UART_RX_I } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX_I" } } } } { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638010594583 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1638010594583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Chrome/3DQ5/project/project-group15-tuesday/syn/output_files/project.fit.smsg " "Generated suppressed messages file D:/Chrome/3DQ5/project/project-group15-tuesday/syn/output_files/project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638010594761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5899 " "Peak virtual memory: 5899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638010595461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 18:56:35 2021 " "Processing ended: Sat Nov 27 18:56:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638010595461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638010595461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638010595461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638010595461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638010596501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638010596506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 18:56:36 2021 " "Processing started: Sat Nov 27 18:56:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638010596506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638010596506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638010596507 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638010598885 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638010598973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638010599237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 18:56:39 2021 " "Processing ended: Sat Nov 27 18:56:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638010599237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638010599237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638010599237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638010599237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638010600462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638010600467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 18:56:40 2021 " "Processing started: Sat Nov 27 18:56:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638010600467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638010600467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project -c project " "Command: quartus_sta project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638010600467 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638010600592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638010600792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010600839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010600839 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_50_MHz.sdc " "Reading SDC File: '../board/timing_50_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638010601361 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1638010601368 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638010601368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1638010601369 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_100_MHz.sdc " "Reading SDC File: '../board/timing_100_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638010601371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638010601411 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638010601412 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638010601422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.799 " "Worst-case setup slack is 2.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.799               0.000 clk_50  " "    2.799               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010601500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 clk_50  " "    0.259               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010601516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638010601519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638010601521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.758 " "Worst-case minimum pulse width slack is 4.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.758               0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.758               0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.487               0.000 clk_50  " "    9.487               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010601524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010601524 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638010601615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638010601642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638010602123 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638010602318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.480 " "Worst-case setup slack is 4.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.480               0.000 clk_50  " "    4.480               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010602370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.266 " "Worst-case hold slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 clk_50  " "    0.266               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010602386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638010602390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638010602393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.752 " "Worst-case minimum pulse width slack is 4.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.752               0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.752               0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.529               0.000 clk_50  " "    9.529               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010602396 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638010602482 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638010602619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.577 " "Worst-case setup slack is 11.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.577               0.000 clk_50  " "   11.577               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010602642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 clk_50  " "    0.083               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010602659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638010602662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638010602666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.775 " "Worst-case minimum pulse width slack is 4.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.775               0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.775               0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 clk_50  " "    9.371               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638010602668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638010602668 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638010603137 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638010603138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638010603208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 18:56:43 2021 " "Processing ended: Sat Nov 27 18:56:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638010603208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638010603208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638010603208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638010603208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638010604282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638010604288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 18:56:44 2021 " "Processing started: Sat Nov 27 18:56:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638010604288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638010604288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638010604288 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[0\] SEVEN_SEGMENT_N_O_0_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_0_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604870 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[1\] SEVEN_SEGMENT_N_O_0_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_0_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[2\] SEVEN_SEGMENT_N_O_0_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_0_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[3\] SEVEN_SEGMENT_N_O_0_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_0_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[4\] SEVEN_SEGMENT_N_O_0_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_0_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[5\] SEVEN_SEGMENT_N_O_0_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_0_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[6\] SEVEN_SEGMENT_N_O_0_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_0_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[0\] SEVEN_SEGMENT_N_O_1_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_1_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[1\] SEVEN_SEGMENT_N_O_1_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_1_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[2\] SEVEN_SEGMENT_N_O_1_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_1_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[3\] SEVEN_SEGMENT_N_O_1_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_1_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[4\] SEVEN_SEGMENT_N_O_1_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_1_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[5\] SEVEN_SEGMENT_N_O_1_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_1_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[6\] SEVEN_SEGMENT_N_O_1_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_1_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[0\] SEVEN_SEGMENT_N_O_2_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_2_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604871 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[1\] SEVEN_SEGMENT_N_O_2_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_2_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[2\] SEVEN_SEGMENT_N_O_2_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_2_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[3\] SEVEN_SEGMENT_N_O_2_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_2_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[4\] SEVEN_SEGMENT_N_O_2_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_2_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[5\] SEVEN_SEGMENT_N_O_2_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_2_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[6\] SEVEN_SEGMENT_N_O_2_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_2_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[0\] SEVEN_SEGMENT_N_O_3_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_3_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[1\] SEVEN_SEGMENT_N_O_3_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_3_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[2\] SEVEN_SEGMENT_N_O_3_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_3_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[3\] SEVEN_SEGMENT_N_O_3_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_3_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[4\] SEVEN_SEGMENT_N_O_3_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_3_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[5\] SEVEN_SEGMENT_N_O_3_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_3_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[6\] SEVEN_SEGMENT_N_O_3_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_3_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[0\] SEVEN_SEGMENT_N_O_4_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_4_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[1\] SEVEN_SEGMENT_N_O_4_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_4_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[2\] SEVEN_SEGMENT_N_O_4_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_4_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[3\] SEVEN_SEGMENT_N_O_4_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_4_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[4\] SEVEN_SEGMENT_N_O_4_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_4_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[5\] SEVEN_SEGMENT_N_O_4_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_4_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[6\] SEVEN_SEGMENT_N_O_4_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_4_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604872 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[0\] SEVEN_SEGMENT_N_O_5_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_5_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[1\] SEVEN_SEGMENT_N_O_5_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_5_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[2\] SEVEN_SEGMENT_N_O_5_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_5_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[3\] SEVEN_SEGMENT_N_O_5_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_5_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[4\] SEVEN_SEGMENT_N_O_5_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_5_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[5\] SEVEN_SEGMENT_N_O_5_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_5_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[6\] SEVEN_SEGMENT_N_O_5_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_5_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[0\] SEVEN_SEGMENT_N_O_6_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_6_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[1\] SEVEN_SEGMENT_N_O_6_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_6_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[2\] SEVEN_SEGMENT_N_O_6_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_6_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[3\] SEVEN_SEGMENT_N_O_6_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_6_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[4\] SEVEN_SEGMENT_N_O_6_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_6_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[5\] SEVEN_SEGMENT_N_O_6_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_6_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[6\] SEVEN_SEGMENT_N_O_6_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_6_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[0\] SEVEN_SEGMENT_N_O_7_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_7_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[1\] SEVEN_SEGMENT_N_O_7_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_7_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[2\] SEVEN_SEGMENT_N_O_7_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_7_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[3\] SEVEN_SEGMENT_N_O_7_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_7_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[4\] SEVEN_SEGMENT_N_O_7_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_7_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604873 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[5\] SEVEN_SEGMENT_N_O_7_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_7_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604874 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[6\] SEVEN_SEGMENT_N_O_7_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_7_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "../rtl/project.sv" "" { Text "D:/Chrome/3DQ5/project/project-group15-tuesday/rtl/project.sv" 27 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1638010604874 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_7_1200mv_85c_slow.vo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project_7_1200mv_85c_slow.vo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010605483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_7_1200mv_0c_slow.vo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project_7_1200mv_0c_slow.vo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010605898 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_min_1200mv_0c_fast.vo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project_min_1200mv_0c_fast.vo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010606314 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project.vo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project.vo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010606732 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_7_1200mv_85c_v_slow.sdo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project_7_1200mv_85c_v_slow.sdo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010607044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_7_1200mv_0c_v_slow.sdo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project_7_1200mv_0c_v_slow.sdo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010607351 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_min_1200mv_0c_v_fast.sdo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project_min_1200mv_0c_v_fast.sdo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010607663 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project_v.sdo D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/ simulation " "Generated file project_v.sdo in folder \"D:/Chrome/3DQ5/project/project-group15-tuesday/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638010607976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638010608051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 18:56:48 2021 " "Processing ended: Sat Nov 27 18:56:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638010608051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638010608051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638010608051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1638010608051 ""}
