// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "01/25/2023 17:07:04"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module edge_detection (
	board_clk,
	sys_rst_n,
	s_0,
	s_1,
	rx,
	tx,
	hsync,
	vsync,
	rgb_red,
	rgb_green,
	rgb_blue,
	vga_driver_clk,
	rgb_blk,
	ds,
	shcp,
	stcp,
	oe);
input 	board_clk;
input 	sys_rst_n;
input 	s_0;
input 	s_1;
input 	rx;
output 	tx;
output 	hsync;
output 	vsync;
output 	[4:0] rgb_red;
output 	[5:0] rgb_green;
output 	[4:0] rgb_blue;
output 	vga_driver_clk;
output 	rgb_blk;
output 	ds;
output 	shcp;
output 	stcp;
output 	oe;

// Design Ports Information
// tx	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_red[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_red[1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_red[2]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_red[3]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_red[4]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_green[0]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_green[1]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_green[2]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_green[3]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_green[4]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_green[5]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_blue[0]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_blue[1]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_blue[2]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_blue[3]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_blue[4]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_driver_clk	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_blk	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ds	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shcp	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stcp	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oe	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// board_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_0	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_1	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("edge_detection_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \board_clk~input_o ;
wire \u0|altpll_component|auto_generated|wire_pll1_fbout ;
wire \u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \rx~input_o ;
wire \u1|rx_reg1~0_combout ;
wire \sys_rst_n~input_o ;
wire \sys_rst_n~inputclkctrl_outclk ;
wire \u1|rx_reg1~q ;
wire \u1|rx_reg2~feeder_combout ;
wire \u1|rx_reg2~q ;
wire \u1|rx_reg3~q ;
wire \u1|always3~0_combout ;
wire \u1|start_flag~q ;
wire \u1|always4~10_combout ;
wire \u1|work_en~0_combout ;
wire \u1|work_en~q ;
wire \u1|baud_cnt[0]~32_combout ;
wire \u1|Equal1~9_combout ;
wire \u1|Equal1~10_combout ;
wire \u1|Equal1~8_combout ;
wire \u1|always5~0_combout ;
wire \u1|baud_cnt[0]~33 ;
wire \u1|baud_cnt[1]~34_combout ;
wire \u1|baud_cnt[1]~35 ;
wire \u1|baud_cnt[2]~36_combout ;
wire \u1|baud_cnt[2]~37 ;
wire \u1|baud_cnt[3]~38_combout ;
wire \u1|baud_cnt[3]~39 ;
wire \u1|baud_cnt[4]~40_combout ;
wire \u1|baud_cnt[4]~41 ;
wire \u1|baud_cnt[5]~42_combout ;
wire \u1|baud_cnt[5]~43 ;
wire \u1|baud_cnt[6]~44_combout ;
wire \u1|baud_cnt[6]~45 ;
wire \u1|baud_cnt[7]~46_combout ;
wire \u1|baud_cnt[7]~47 ;
wire \u1|baud_cnt[8]~48_combout ;
wire \u1|baud_cnt[8]~49 ;
wire \u1|baud_cnt[9]~50_combout ;
wire \u1|baud_cnt[9]~51 ;
wire \u1|baud_cnt[10]~52_combout ;
wire \u1|baud_cnt[10]~53 ;
wire \u1|baud_cnt[11]~54_combout ;
wire \u1|baud_cnt[11]~55 ;
wire \u1|baud_cnt[12]~56_combout ;
wire \u1|baud_cnt[12]~57 ;
wire \u1|baud_cnt[13]~58_combout ;
wire \u1|baud_cnt[13]~59 ;
wire \u1|baud_cnt[14]~60_combout ;
wire \u1|baud_cnt[14]~61 ;
wire \u1|baud_cnt[15]~62_combout ;
wire \u1|baud_cnt[15]~63 ;
wire \u1|baud_cnt[16]~64_combout ;
wire \u1|baud_cnt[16]~65 ;
wire \u1|baud_cnt[17]~66_combout ;
wire \u1|baud_cnt[17]~67 ;
wire \u1|baud_cnt[18]~68_combout ;
wire \u1|baud_cnt[18]~69 ;
wire \u1|baud_cnt[19]~70_combout ;
wire \u1|baud_cnt[19]~71 ;
wire \u1|baud_cnt[20]~72_combout ;
wire \u1|baud_cnt[20]~73 ;
wire \u1|baud_cnt[21]~74_combout ;
wire \u1|baud_cnt[21]~75 ;
wire \u1|baud_cnt[22]~76_combout ;
wire \u1|baud_cnt[22]~77 ;
wire \u1|baud_cnt[23]~78_combout ;
wire \u1|baud_cnt[23]~79 ;
wire \u1|baud_cnt[24]~80_combout ;
wire \u1|baud_cnt[24]~81 ;
wire \u1|baud_cnt[25]~82_combout ;
wire \u1|baud_cnt[25]~83 ;
wire \u1|baud_cnt[26]~84_combout ;
wire \u1|baud_cnt[26]~85 ;
wire \u1|baud_cnt[27]~86_combout ;
wire \u1|baud_cnt[27]~87 ;
wire \u1|baud_cnt[28]~88_combout ;
wire \u1|Equal1~5_combout ;
wire \u1|baud_cnt[28]~89 ;
wire \u1|baud_cnt[29]~90_combout ;
wire \u1|baud_cnt[29]~91 ;
wire \u1|baud_cnt[30]~92_combout ;
wire \u1|baud_cnt[30]~93 ;
wire \u1|baud_cnt[31]~94_combout ;
wire \u1|Equal1~6_combout ;
wire \u1|Equal1~3_combout ;
wire \u1|Equal1~0_combout ;
wire \u1|Equal1~1_combout ;
wire \u1|Equal1~2_combout ;
wire \u1|Equal1~4_combout ;
wire \u1|Equal1~7_combout ;
wire \u1|Equal2~0_combout ;
wire \u1|Equal2~1_combout ;
wire \u1|Equal2~2_combout ;
wire \u1|bit_flag~q ;
wire \u1|Add1~0_combout ;
wire \u1|bit_cnt~0_combout ;
wire \u1|Add1~1 ;
wire \u1|Add1~2_combout ;
wire \u1|Add1~3 ;
wire \u1|Add1~4_combout ;
wire \u1|Add1~5 ;
wire \u1|Add1~6_combout ;
wire \u1|bit_cnt~1_combout ;
wire \u1|Add1~7 ;
wire \u1|Add1~8_combout ;
wire \u1|Add1~9 ;
wire \u1|Add1~10_combout ;
wire \u1|Add1~11 ;
wire \u1|Add1~12_combout ;
wire \u1|Add1~13 ;
wire \u1|Add1~14_combout ;
wire \u1|Add1~15 ;
wire \u1|Add1~16_combout ;
wire \u1|Add1~17 ;
wire \u1|Add1~18_combout ;
wire \u1|Add1~19 ;
wire \u1|Add1~20_combout ;
wire \u1|Add1~21 ;
wire \u1|Add1~22_combout ;
wire \u1|Add1~23 ;
wire \u1|Add1~24_combout ;
wire \u1|Add1~25 ;
wire \u1|Add1~26_combout ;
wire \u1|Add1~27 ;
wire \u1|Add1~28_combout ;
wire \u1|Add1~29 ;
wire \u1|Add1~30_combout ;
wire \u1|Add1~31 ;
wire \u1|Add1~32_combout ;
wire \u1|Add1~33 ;
wire \u1|Add1~34_combout ;
wire \u1|Add1~35 ;
wire \u1|Add1~36_combout ;
wire \u1|Add1~37 ;
wire \u1|Add1~38_combout ;
wire \u1|Add1~39 ;
wire \u1|Add1~40_combout ;
wire \u1|Add1~41 ;
wire \u1|Add1~42_combout ;
wire \u1|Add1~43 ;
wire \u1|Add1~44_combout ;
wire \u1|Add1~45 ;
wire \u1|Add1~46_combout ;
wire \u1|Add1~47 ;
wire \u1|Add1~48_combout ;
wire \u1|always4~3_combout ;
wire \u1|always4~5_combout ;
wire \u1|always4~6_combout ;
wire \u1|always4~7_combout ;
wire \u1|always4~8_combout ;
wire \u1|Add1~49 ;
wire \u1|Add1~50_combout ;
wire \u1|Add1~51 ;
wire \u1|Add1~52_combout ;
wire \u1|Add1~53 ;
wire \u1|Add1~54_combout ;
wire \u1|Add1~55 ;
wire \u1|Add1~56_combout ;
wire \u1|Add1~57 ;
wire \u1|Add1~58_combout ;
wire \u1|Add1~59 ;
wire \u1|Add1~60_combout ;
wire \u1|always4~0_combout ;
wire \u1|always4~1_combout ;
wire \u1|Add1~61 ;
wire \u1|Add1~62_combout ;
wire \u1|always4~2_combout ;
wire \u1|always4~4_combout ;
wire \u1|always4~9_combout ;
wire \u1|always4~11_combout ;
wire \u1|rx_flag~q ;
wire \u1|valid_flag~q ;
wire \u2|Add2~0_combout ;
wire \u2|Add2~1 ;
wire \u2|Add2~2_combout ;
wire \u2|Add2~3 ;
wire \u2|Add2~5 ;
wire \u2|Add2~6_combout ;
wire \u2|Add2~7 ;
wire \u2|Add2~8_combout ;
wire \u2|col_cnt~2_combout ;
wire \u2|Add2~9 ;
wire \u2|Add2~10_combout ;
wire \u2|col_cnt~1_combout ;
wire \u2|Add2~11 ;
wire \u2|Add2~12_combout ;
wire \u2|Add2~13 ;
wire \u2|Add2~14_combout ;
wire \u2|col_cnt~0_combout ;
wire \u2|always1~0_combout ;
wire \u2|Add2~4_combout ;
wire \u2|col_cnt~3_combout ;
wire \u2|always1~1_combout ;
wire \u2|always1~2_combout ;
wire \u2|Add3~0_combout ;
wire \u2|row_cnt[0]~8_combout ;
wire \u2|Add3~1 ;
wire \u2|Add3~3 ;
wire \u2|Add3~4_combout ;
wire \u2|row_cnt[2]~5_combout ;
wire \u2|Add3~5 ;
wire \u2|Add3~6_combout ;
wire \u2|row_cnt[3]~4_combout ;
wire \u2|Add3~7 ;
wire \u2|Add3~8_combout ;
wire \u2|row_cnt[4]~1_combout ;
wire \u2|Add3~9 ;
wire \u2|Add3~10_combout ;
wire \u2|row_cnt[5]~7_combout ;
wire \u2|Add3~11 ;
wire \u2|Add3~12_combout ;
wire \u2|row_cnt[6]~3_combout ;
wire \u2|always2~0_combout ;
wire \u2|always2~1_combout ;
wire \u2|Add3~13 ;
wire \u2|Add3~14_combout ;
wire \u2|row_cnt[7]~6_combout ;
wire \u2|row_cnt[7]~0_combout ;
wire \u2|Add3~2_combout ;
wire \u2|row_cnt[1]~2_combout ;
wire \u2|always7~0_combout ;
wire \u2|always5~0_combout ;
wire \u2|always7~1_combout ;
wire \u2|always7~2_combout ;
wire \u2|rd_en_12~q ;
wire \u2|Add4~0_combout ;
wire \u2|Add4~1 ;
wire \u2|Add4~2_combout ;
wire \u2|Add4~3 ;
wire \u2|Add4~4_combout ;
wire \u2|rd_num_cnt~3_combout ;
wire \u2|Add4~5 ;
wire \u2|Add4~6_combout ;
wire \u2|Add4~7 ;
wire \u2|Add4~8_combout ;
wire \u2|rd_num_cnt~2_combout ;
wire \u2|Add4~9 ;
wire \u2|Add4~11 ;
wire \u2|Add4~12_combout ;
wire \u2|always9~0_combout ;
wire \u2|Add4~13 ;
wire \u2|Add4~14_combout ;
wire \u2|rd_num_cnt~0_combout ;
wire \u2|always9~1_combout ;
wire \u2|always9~2_combout ;
wire \u2|Add4~10_combout ;
wire \u2|rd_num_cnt~1_combout ;
wire \u2|always16~0_combout ;
wire \u2|rd_en_reg~feeder_combout ;
wire \u2|rd_en_reg~q ;
wire \u2|rd_en_reg1~feeder_combout ;
wire \u2|rd_en_reg1~q ;
wire \u2|always16~1_combout ;
wire \u2|gx_gy_flag~q ;
wire \u2|gxy_flag~q ;
wire \u2|compare_flag~feeder_combout ;
wire \u2|compare_flag~q ;
wire \u2|out_flag~feeder_combout ;
wire \u2|out_flag~q ;
wire \u5|bit_cnt[0]~5_combout ;
wire \u5|always3~0_combout ;
wire \u5|bit_cnt[1]~4_combout ;
wire \u5|Add1~1_combout ;
wire \u5|bit_cnt[2]~3_combout ;
wire \u5|Add1~0_combout ;
wire \u5|bit_cnt[3]~2_combout ;
wire \u5|always0~0_combout ;
wire \u5|always0~1_combout ;
wire \u5|work_en~0_combout ;
wire \u5|work_en~q ;
wire \u5|baud_cnt[0]~13_combout ;
wire \u5|Equal1~2_combout ;
wire \u5|baud_cnt[10]~34 ;
wire \u5|baud_cnt[11]~35_combout ;
wire \u5|baud_cnt[11]~36 ;
wire \u5|baud_cnt[12]~37_combout ;
wire \u5|Equal1~3_combout ;
wire \u5|Equal1~0_combout ;
wire \u5|Equal1~1_combout ;
wire \u5|always1~0_combout ;
wire \u5|baud_cnt[0]~14 ;
wire \u5|baud_cnt[1]~15_combout ;
wire \u5|baud_cnt[1]~16 ;
wire \u5|baud_cnt[2]~17_combout ;
wire \u5|baud_cnt[2]~18 ;
wire \u5|baud_cnt[3]~19_combout ;
wire \u5|baud_cnt[3]~20 ;
wire \u5|baud_cnt[4]~21_combout ;
wire \u5|baud_cnt[4]~22 ;
wire \u5|baud_cnt[5]~23_combout ;
wire \u5|baud_cnt[5]~24 ;
wire \u5|baud_cnt[6]~25_combout ;
wire \u5|baud_cnt[6]~26 ;
wire \u5|baud_cnt[7]~27_combout ;
wire \u5|baud_cnt[7]~28 ;
wire \u5|baud_cnt[8]~29_combout ;
wire \u5|baud_cnt[8]~30 ;
wire \u5|baud_cnt[9]~31_combout ;
wire \u5|baud_cnt[9]~32 ;
wire \u5|baud_cnt[10]~33_combout ;
wire \u5|Equal2~0_combout ;
wire \u5|Equal2~1_combout ;
wire \u5|bit_flag~q ;
wire \u1|Add2~0_combout ;
wire \u1|Add2~1 ;
wire \u1|Add2~3 ;
wire \u1|Add2~5 ;
wire \u1|Add2~7 ;
wire \u1|Add2~9 ;
wire \u1|Add2~11 ;
wire \u1|Add2~13 ;
wire \u1|Add2~15 ;
wire \u1|Add2~17 ;
wire \u1|Add2~19 ;
wire \u1|Add2~21 ;
wire \u1|Add2~23 ;
wire \u1|Add2~24_combout ;
wire \u1|Add2~25 ;
wire \u1|Add2~27 ;
wire \u1|Add2~28_combout ;
wire \u1|Add2~26_combout ;
wire \u1|Add2~29 ;
wire \u1|Add2~30_combout ;
wire \u1|Decoder0~2_combout ;
wire \u1|Add2~8_combout ;
wire \u1|Add2~10_combout ;
wire \u1|Add2~12_combout ;
wire \u1|Add2~14_combout ;
wire \u1|Decoder0~0_combout ;
wire \u1|Add2~20_combout ;
wire \u1|Add2~18_combout ;
wire \u1|Add2~16_combout ;
wire \u1|Add2~22_combout ;
wire \u1|Decoder0~1_combout ;
wire \u1|always8~0_combout ;
wire \u1|Decoder0~3_combout ;
wire \u1|Add2~6_combout ;
wire \u1|Add2~31 ;
wire \u1|Add2~33 ;
wire \u1|Add2~35 ;
wire \u1|Add2~37 ;
wire \u1|Add2~39 ;
wire \u1|Add2~41 ;
wire \u1|Add2~43 ;
wire \u1|Add2~45 ;
wire \u1|Add2~47 ;
wire \u1|Add2~49 ;
wire \u1|Add2~50_combout ;
wire \u1|Add2~51 ;
wire \u1|Add2~53 ;
wire \u1|Add2~54_combout ;
wire \u1|Add2~48_combout ;
wire \u1|Add2~52_combout ;
wire \u1|Decoder0~6_combout ;
wire \u1|Add2~38_combout ;
wire \u1|Add2~32_combout ;
wire \u1|Add2~36_combout ;
wire \u1|Add2~34_combout ;
wire \u1|Decoder0~4_combout ;
wire \u1|Add2~44_combout ;
wire \u1|Add2~46_combout ;
wire \u1|Add2~42_combout ;
wire \u1|Add2~40_combout ;
wire \u1|Decoder0~5_combout ;
wire \u1|Add2~55 ;
wire \u1|Add2~56_combout ;
wire \u1|Add2~57 ;
wire \u1|Add2~59 ;
wire \u1|Add2~60_combout ;
wire \u1|Add2~58_combout ;
wire \u1|Add2~61 ;
wire \u1|Add2~62_combout ;
wire \u1|Decoder0~7_combout ;
wire \u1|Decoder0~8_combout ;
wire \u1|Decoder0~9_combout ;
wire \u1|Decoder0~10_combout ;
wire \u1|Add2~4_combout ;
wire \u1|Add2~2_combout ;
wire \u1|Decoder0~11_combout ;
wire \u1|rx_data[7]~0_combout ;
wire \u1|para_out[7]~feeder_combout ;
wire \u2|data_in_reg[7]~feeder_combout ;
wire \u2|c_3[7]~feeder_combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u2|always5~2_combout ;
wire \u2|always5~3_combout ;
wire \u2|always5~1_combout ;
wire \u2|always5~4_combout ;
wire \u2|wr_en_2~feeder_combout ;
wire \u2|wr_en_2~q ;
wire \u2|always8~0_combout ;
wire \u2|dout_flag~q ;
wire \u2|always3~0_combout ;
wire \u2|always3~1_combout ;
wire \u2|wr_en_1~0_combout ;
wire \u2|wr_en_1~q ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \u1|Decoder0~14_combout ;
wire \u1|rx_data[0]~7_combout ;
wire \u1|para_out[0]~feeder_combout ;
wire \u2|din_2[0]~feeder_combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ;
wire \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ;
wire \u1|Decoder0~13_combout ;
wire \u1|rx_data[1]~6_combout ;
wire \u1|para_out[1]~feeder_combout ;
wire \u2|din_2[1]~feeder_combout ;
wire \u1|Decoder0~12_combout ;
wire \u1|Decoder0~15_combout ;
wire \u1|rx_data[2]~5_combout ;
wire \u2|din_2[2]~feeder_combout ;
wire \u1|rx_data[3]~4_combout ;
wire \u1|para_out[3]~feeder_combout ;
wire \u1|rx_data[4]~3_combout ;
wire \u1|para_out[4]~feeder_combout ;
wire \u2|din_2[4]~feeder_combout ;
wire \u1|rx_data[5]~2_combout ;
wire \u1|para_out[5]~feeder_combout ;
wire \u2|din_2[5]~feeder_combout ;
wire \u1|rx_data[6]~1_combout ;
wire \u1|para_out[6]~feeder_combout ;
wire \u2|din_2[6]~feeder_combout ;
wire \u2|din_2[7]~feeder_combout ;
wire \u2|din_1~7_combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ;
wire \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ;
wire \u2|din_1~6_combout ;
wire \u2|din_1~5_combout ;
wire \u2|din_1~4_combout ;
wire \u2|din_1~3_combout ;
wire \u2|din_1~2_combout ;
wire \u2|din_1~1_combout ;
wire \u2|din_1~0_combout ;
wire \u2|a_1[7]~feeder_combout ;
wire \u2|data_in_reg[6]~feeder_combout ;
wire \u2|c_3[6]~feeder_combout ;
wire \u2|data_in_reg[5]~feeder_combout ;
wire \u2|c_3[5]~feeder_combout ;
wire \u2|c_2[5]~feeder_combout ;
wire \u2|a_2[4]~feeder_combout ;
wire \u2|c_3[4]~feeder_combout ;
wire \u2|c_3[3]~feeder_combout ;
wire \u2|data_in_reg[2]~feeder_combout ;
wire \u2|a_2[2]~feeder_combout ;
wire \u2|a_1[2]~feeder_combout ;
wire \u2|data_in_reg[1]~feeder_combout ;
wire \u2|c_3[1]~feeder_combout ;
wire \u2|c_1[1]~feeder_combout ;
wire \u2|a_3[0]~feeder_combout ;
wire \u2|data_in_reg[0]~feeder_combout ;
wire \u2|c_3[0]~feeder_combout ;
wire \u2|c_2[0]~feeder_combout ;
wire \u2|Add10~1 ;
wire \u2|Add10~3 ;
wire \u2|Add10~5 ;
wire \u2|Add10~7 ;
wire \u2|Add10~9 ;
wire \u2|Add10~11 ;
wire \u2|Add10~13 ;
wire \u2|Add10~14_combout ;
wire \u2|Add11~1 ;
wire \u2|Add11~3 ;
wire \u2|Add11~5 ;
wire \u2|Add11~7 ;
wire \u2|Add11~9 ;
wire \u2|Add11~11 ;
wire \u2|Add11~12_combout ;
wire \u2|Add11~10_combout ;
wire \u2|Add10~12_combout ;
wire \u2|Add11~8_combout ;
wire \u2|Add10~10_combout ;
wire \u2|Add10~8_combout ;
wire \u2|Add11~6_combout ;
wire \u2|Add11~4_combout ;
wire \u2|Add10~6_combout ;
wire \u2|Add11~2_combout ;
wire \u2|Add10~4_combout ;
wire \u2|Add11~0_combout ;
wire \u2|Add10~2_combout ;
wire \u2|Add12~1 ;
wire \u2|Add12~3 ;
wire \u2|Add12~5 ;
wire \u2|Add12~7 ;
wire \u2|Add12~9 ;
wire \u2|Add12~11 ;
wire \u2|Add12~12_combout ;
wire \u2|Add12~10_combout ;
wire \u2|Add12~8_combout ;
wire \u2|Add12~6_combout ;
wire \u2|Add12~4_combout ;
wire \u2|Add12~2_combout ;
wire \u2|Add12~0_combout ;
wire \u2|Add10~0_combout ;
wire \u2|Add13~1 ;
wire \u2|Add13~3 ;
wire \u2|Add13~5 ;
wire \u2|Add13~7 ;
wire \u2|Add13~9 ;
wire \u2|Add13~11 ;
wire \u2|Add13~13 ;
wire \u2|Add13~14_combout ;
wire \u2|Add13~12_combout ;
wire \u2|Add13~10_combout ;
wire \u2|Add13~8_combout ;
wire \u2|Add13~6_combout ;
wire \u2|Add13~4_combout ;
wire \u2|Add13~2_combout ;
wire \u2|Add13~0_combout ;
wire \u2|gy[0]~9 ;
wire \u2|gy[1]~11 ;
wire \u2|gy[2]~13 ;
wire \u2|gy[3]~15 ;
wire \u2|gy[4]~17 ;
wire \u2|gy[5]~19 ;
wire \u2|gy[6]~21 ;
wire \u2|gy[7]~22_combout ;
wire \u2|Add5~1 ;
wire \u2|Add5~3 ;
wire \u2|Add5~5 ;
wire \u2|Add5~7 ;
wire \u2|Add5~9 ;
wire \u2|Add5~11 ;
wire \u2|Add5~13 ;
wire \u2|Add5~14_combout ;
wire \u2|b_2[6]~feeder_combout ;
wire \u2|dout_2_reg[5]~feeder_combout ;
wire \u2|b_3[5]~feeder_combout ;
wire \u2|dout_2_reg[4]~feeder_combout ;
wire \u2|b_3[4]~feeder_combout ;
wire \u2|dout_2_reg[3]~feeder_combout ;
wire \u2|b_3[3]~feeder_combout ;
wire \u2|b_2[3]~feeder_combout ;
wire \u2|dout_2_reg[2]~feeder_combout ;
wire \u2|dout_2_reg[1]~feeder_combout ;
wire \u2|b_3[1]~feeder_combout ;
wire \u2|b_2[1]~feeder_combout ;
wire \u2|dout_2_reg[0]~feeder_combout ;
wire \u2|b_3[0]~feeder_combout ;
wire \u2|b_2[0]~feeder_combout ;
wire \u2|Add6~1 ;
wire \u2|Add6~3 ;
wire \u2|Add6~5 ;
wire \u2|Add6~7 ;
wire \u2|Add6~9 ;
wire \u2|Add6~11 ;
wire \u2|Add6~12_combout ;
wire \u2|Add5~12_combout ;
wire \u2|Add6~10_combout ;
wire \u2|Add6~8_combout ;
wire \u2|Add5~10_combout ;
wire \u2|Add6~6_combout ;
wire \u2|Add5~8_combout ;
wire \u2|Add6~4_combout ;
wire \u2|Add5~6_combout ;
wire \u2|Add6~2_combout ;
wire \u2|Add5~4_combout ;
wire \u2|Add5~2_combout ;
wire \u2|Add6~0_combout ;
wire \u2|Add7~1 ;
wire \u2|Add7~3 ;
wire \u2|Add7~5 ;
wire \u2|Add7~7 ;
wire \u2|Add7~9 ;
wire \u2|Add7~11 ;
wire \u2|Add7~12_combout ;
wire \u2|Add7~10_combout ;
wire \u2|Add7~8_combout ;
wire \u2|Add7~6_combout ;
wire \u2|Add7~4_combout ;
wire \u2|Add7~2_combout ;
wire \u2|Add7~0_combout ;
wire \u2|Add5~0_combout ;
wire \u2|Add8~1 ;
wire \u2|Add8~3 ;
wire \u2|Add8~5 ;
wire \u2|Add8~7 ;
wire \u2|Add8~9 ;
wire \u2|Add8~11 ;
wire \u2|Add8~13 ;
wire \u2|Add8~14_combout ;
wire \u2|Add8~12_combout ;
wire \u2|Add8~10_combout ;
wire \u2|Add8~8_combout ;
wire \u2|Add8~6_combout ;
wire \u2|Add8~4_combout ;
wire \u2|Add8~2_combout ;
wire \u2|Add8~0_combout ;
wire \u2|gx[0]~10 ;
wire \u2|gx[1]~12 ;
wire \u2|gx[2]~14 ;
wire \u2|gx[3]~16 ;
wire \u2|gx[4]~18 ;
wire \u2|gx[5]~20 ;
wire \u2|gx[6]~22 ;
wire \u2|gx[7]~23_combout ;
wire \u2|gx[6]~21_combout ;
wire \u2|gy[6]~20_combout ;
wire \u2|gy[5]~18_combout ;
wire \u2|gx[5]~19_combout ;
wire \u2|gy[4]~16_combout ;
wire \u2|gx[4]~17_combout ;
wire \u2|gy[3]~14_combout ;
wire \u2|gx[3]~15_combout ;
wire \u2|gy[2]~12_combout ;
wire \u2|gx[2]~13_combout ;
wire \u2|gx[1]~11_combout ;
wire \u2|gy[1]~10_combout ;
wire \u2|gx[0]~9_combout ;
wire \u2|gy[0]~8_combout ;
wire \u2|Add18~1 ;
wire \u2|Add18~3 ;
wire \u2|Add18~5 ;
wire \u2|Add18~7 ;
wire \u2|Add18~9 ;
wire \u2|Add18~11 ;
wire \u2|Add18~13 ;
wire \u2|Add18~14_combout ;
wire \u2|Add18~12_combout ;
wire \u2|Add18~10_combout ;
wire \u2|Add18~8_combout ;
wire \u2|Add18~6_combout ;
wire \u2|Add18~4_combout ;
wire \u2|Add18~2_combout ;
wire \u2|gxy[1]~8 ;
wire \u2|gxy[2]~10 ;
wire \u2|gxy[3]~12 ;
wire \u2|gxy[4]~14 ;
wire \u2|gxy[5]~16 ;
wire \u2|gxy[6]~18 ;
wire \u2|gxy[7]~19_combout ;
wire \u2|Add15~1 ;
wire \u2|Add15~3 ;
wire \u2|Add15~5 ;
wire \u2|Add15~7 ;
wire \u2|Add15~9 ;
wire \u2|Add15~11 ;
wire \u2|Add15~13 ;
wire \u2|Add15~14_combout ;
wire \u2|dout_2_reg[7]~feeder_combout ;
wire \u2|b_3[7]~feeder_combout ;
wire \u2|b_2[7]~feeder_combout ;
wire \u2|b_1[7]~feeder_combout ;
wire \u2|Add6~13 ;
wire \u2|Add6~14_combout ;
wire \u2|Add5~15 ;
wire \u2|Add5~16_combout ;
wire \u2|Add7~13 ;
wire \u2|Add7~14_combout ;
wire \u2|Add8~15 ;
wire \u2|Add8~16_combout ;
wire \u2|gx[7]~24 ;
wire \u2|gx[8]~25_combout ;
wire \u2|always20~0_combout ;
wire \u2|key1|cnt_20ms[0]~20_combout ;
wire \s_0~input_o ;
wire \s_0~_wirecell_combout ;
wire \u2|key1|cnt_20ms[7]~56_combout ;
wire \u2|key1|cnt_20ms[0]~21 ;
wire \u2|key1|cnt_20ms[1]~22_combout ;
wire \u2|key1|cnt_20ms[1]~23 ;
wire \u2|key1|cnt_20ms[2]~24_combout ;
wire \u2|key1|cnt_20ms[2]~25 ;
wire \u2|key1|cnt_20ms[3]~26_combout ;
wire \u2|key1|cnt_20ms[3]~27 ;
wire \u2|key1|cnt_20ms[4]~28_combout ;
wire \u2|key1|cnt_20ms[4]~29 ;
wire \u2|key1|cnt_20ms[5]~30_combout ;
wire \u2|key1|cnt_20ms[5]~31 ;
wire \u2|key1|cnt_20ms[6]~32_combout ;
wire \~GND~combout ;
wire \u2|key1|cnt_20ms[6]~33 ;
wire \u2|key1|cnt_20ms[7]~34_combout ;
wire \u2|key1|cnt_20ms[7]~35 ;
wire \u2|key1|cnt_20ms[8]~36_combout ;
wire \u2|key1|cnt_20ms[8]~37 ;
wire \u2|key1|cnt_20ms[9]~38_combout ;
wire \u2|key1|cnt_20ms[9]~39 ;
wire \u2|key1|cnt_20ms[10]~40_combout ;
wire \u2|key1|cnt_20ms[10]~41 ;
wire \u2|key1|cnt_20ms[11]~42_combout ;
wire \u2|key1|cnt_20ms[11]~43 ;
wire \u2|key1|cnt_20ms[12]~44_combout ;
wire \u2|key1|cnt_20ms[12]~45 ;
wire \u2|key1|cnt_20ms[13]~46_combout ;
wire \u2|key1|cnt_20ms[13]~47 ;
wire \u2|key1|cnt_20ms[14]~48_combout ;
wire \u2|key1|cnt_20ms[14]~49 ;
wire \u2|key1|cnt_20ms[15]~50_combout ;
wire \u2|key1|cnt_20ms[15]~51 ;
wire \u2|key1|cnt_20ms[16]~52_combout ;
wire \u2|key1|cnt_20ms[16]~53 ;
wire \u2|key1|cnt_20ms[17]~54_combout ;
wire \u2|key1|cnt_20ms[17]~55 ;
wire \u2|key1|cnt_20ms[18]~57_combout ;
wire \u2|key1|cnt_20ms[18]~58 ;
wire \u2|key1|cnt_20ms[19]~59_combout ;
wire \u2|key1|Equal1~3_combout ;
wire \u2|key1|Equal1~2_combout ;
wire \u2|key1|Equal1~1_combout ;
wire \u2|key1|Equal1~0_combout ;
wire \u2|key1|Equal1~4_combout ;
wire \u2|key1|Equal1~5_combout ;
wire \u2|key1|Equal1~6_combout ;
wire \u2|key1|key_flag~q ;
wire \u2|threshold[0]~8_combout ;
wire \u2|key2|cnt_20ms[0]~20_combout ;
wire \s_1~input_o ;
wire \s_1~_wirecell_combout ;
wire \u2|key2|cnt_20ms[9]~56_combout ;
wire \u2|key2|cnt_20ms[0]~21 ;
wire \u2|key2|cnt_20ms[1]~22_combout ;
wire \u2|key2|cnt_20ms[1]~23 ;
wire \u2|key2|cnt_20ms[2]~24_combout ;
wire \u2|key2|cnt_20ms[2]~25 ;
wire \u2|key2|cnt_20ms[3]~26_combout ;
wire \u2|key2|cnt_20ms[3]~27 ;
wire \u2|key2|cnt_20ms[4]~28_combout ;
wire \u2|key2|cnt_20ms[4]~29 ;
wire \u2|key2|cnt_20ms[5]~30_combout ;
wire \u2|key2|cnt_20ms[5]~31 ;
wire \u2|key2|cnt_20ms[6]~32_combout ;
wire \u2|key2|cnt_20ms[6]~33 ;
wire \u2|key2|cnt_20ms[7]~34_combout ;
wire \u2|key2|cnt_20ms[7]~35 ;
wire \u2|key2|cnt_20ms[8]~36_combout ;
wire \u2|key2|cnt_20ms[8]~37 ;
wire \u2|key2|cnt_20ms[9]~38_combout ;
wire \u2|key2|cnt_20ms[9]~39 ;
wire \u2|key2|cnt_20ms[10]~40_combout ;
wire \u2|key2|cnt_20ms[10]~41 ;
wire \u2|key2|cnt_20ms[11]~42_combout ;
wire \u2|key2|cnt_20ms[11]~43 ;
wire \u2|key2|cnt_20ms[12]~44_combout ;
wire \u2|key2|cnt_20ms[12]~45 ;
wire \u2|key2|cnt_20ms[13]~46_combout ;
wire \u2|key2|cnt_20ms[13]~47 ;
wire \u2|key2|cnt_20ms[14]~48_combout ;
wire \u2|key2|cnt_20ms[14]~49 ;
wire \u2|key2|cnt_20ms[15]~50_combout ;
wire \u2|key2|cnt_20ms[15]~51 ;
wire \u2|key2|cnt_20ms[16]~52_combout ;
wire \u2|key2|Equal1~3_combout ;
wire \u2|key2|Equal1~2_combout ;
wire \u2|key2|Equal1~0_combout ;
wire \u2|key2|Equal1~1_combout ;
wire \u2|key2|Equal1~4_combout ;
wire \u2|key2|cnt_20ms[16]~53 ;
wire \u2|key2|cnt_20ms[17]~54_combout ;
wire \u2|key2|cnt_20ms[17]~55 ;
wire \u2|key2|cnt_20ms[18]~57_combout ;
wire \u2|key2|cnt_20ms[18]~58 ;
wire \u2|key2|cnt_20ms[19]~59_combout ;
wire \u2|key2|Equal1~5_combout ;
wire \u2|key2|Equal1~6_combout ;
wire \u2|key2|key_flag~q ;
wire \u2|threshold[7]~24_combout ;
wire \u2|threshold[0]~9 ;
wire \u2|threshold[1]~10_combout ;
wire \u2|threshold[1]~11 ;
wire \u2|threshold[2]~12_combout ;
wire \u2|threshold[2]~13 ;
wire \u2|threshold[3]~14_combout ;
wire \u2|threshold[3]~15 ;
wire \u2|threshold[4]~16_combout ;
wire \u2|threshold[4]~17 ;
wire \u2|threshold[5]~18_combout ;
wire \u2|threshold[5]~19 ;
wire \u2|threshold[6]~20_combout ;
wire \u2|threshold[6]~21 ;
wire \u2|threshold[7]~22_combout ;
wire \u2|gxy[6]~17_combout ;
wire \u2|Add15~12_combout ;
wire \u2|gxy[5]~15_combout ;
wire \u2|Add15~10_combout ;
wire \u2|gxy[4]~13_combout ;
wire \u2|Add15~8_combout ;
wire \u2|gxy[3]~11_combout ;
wire \u2|Add15~6_combout ;
wire \u2|gxy[2]~9_combout ;
wire \u2|Add15~4_combout ;
wire \u2|gxy[1]~7_combout ;
wire \u2|Add15~2_combout ;
wire \u2|Add15~0_combout ;
wire \u2|Add18~0_combout ;
wire \u2|gxy[0]~21_combout ;
wire \u2|gxy[0]~22_combout ;
wire \u2|LessThan6~1_cout ;
wire \u2|LessThan6~3_cout ;
wire \u2|LessThan6~5_cout ;
wire \u2|LessThan6~7_cout ;
wire \u2|LessThan6~9_cout ;
wire \u2|LessThan6~11_cout ;
wire \u2|LessThan6~13_cout ;
wire \u2|LessThan6~14_combout ;
wire \u2|data_out[7]~0_combout ;
wire \u5|tx~0_combout ;
wire \u5|tx~1_combout ;
wire \u5|tx~q ;
wire \u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \u3|Add0~0_combout ;
wire \u3|Add0~1 ;
wire \u3|Add0~2_combout ;
wire \u3|Add0~3 ;
wire \u3|Add0~4_combout ;
wire \u3|h_cnt[2]~feeder_combout ;
wire \u3|Add0~5 ;
wire \u3|Add0~6_combout ;
wire \u3|Add0~15 ;
wire \u3|Add0~16_combout ;
wire \u3|h_cnt~2_combout ;
wire \u3|Add0~17 ;
wire \u3|Add0~18_combout ;
wire \u3|h_cnt~1_combout ;
wire \u3|Equal0~1_combout ;
wire \u3|Add0~7 ;
wire \u3|Add0~8_combout ;
wire \u3|Equal0~0_combout ;
wire \u3|Equal0~2_combout ;
wire \u3|Add0~9 ;
wire \u3|Add0~10_combout ;
wire \u3|h_cnt~0_combout ;
wire \u3|Add0~11 ;
wire \u3|Add0~12_combout ;
wire \u3|Add0~13 ;
wire \u3|Add0~14_combout ;
wire \u3|LessThan5~0_combout ;
wire \u3|LessThan5~1_combout ;
wire \u3|Add1~13 ;
wire \u3|Add1~14_combout ;
wire \u3|v_cnt[7]~4_combout ;
wire \u3|Add1~15 ;
wire \u3|Add1~16_combout ;
wire \u3|v_cnt[8]~3_combout ;
wire \u3|Add1~17 ;
wire \u3|Add1~18_combout ;
wire \u3|v_cnt[9]~1_combout ;
wire \u3|always1~1_combout ;
wire \u3|Add1~0_combout ;
wire \u3|v_cnt[0]~9_combout ;
wire \u3|always1~2_combout ;
wire \u3|Add1~1 ;
wire \u3|Add1~2_combout ;
wire \u3|v_cnt[1]~0_combout ;
wire \u3|Add1~3 ;
wire \u3|Add1~4_combout ;
wire \u3|v_cnt[2]~8_combout ;
wire \u3|Add1~5 ;
wire \u3|Add1~6_combout ;
wire \u3|v_cnt[3]~7_combout ;
wire \u3|Add1~7 ;
wire \u3|Add1~8_combout ;
wire \u3|v_cnt[4]~6_combout ;
wire \u3|Add1~9 ;
wire \u3|Add1~10_combout ;
wire \u3|v_cnt[5]~2_combout ;
wire \u3|Add1~11 ;
wire \u3|Add1~12_combout ;
wire \u3|v_cnt[6]~5_combout ;
wire \u3|always1~0_combout ;
wire \u3|LessThan2~0_combout ;
wire \u3|LessThan7~0_combout ;
wire \u3|LessThan2~1_combout ;
wire \u3|LessThan2~2_combout ;
wire \u3|vga_blk~0_combout ;
wire \u3|vga_blk~1_combout ;
wire \u3|vga_blk~2_combout ;
wire \u3|vga_blk~3_combout ;
wire \u3|vga_blk~3clkctrl_outclk ;
wire \u3|Add2~1 ;
wire \u3|Add2~3 ;
wire \u3|Add2~5 ;
wire \u3|Add2~6_combout ;
wire \u3|Add2~4_combout ;
wire \u3|Add2~2_combout ;
wire \u3|Add2~0_combout ;
wire \u3|Add3~1_cout ;
wire \u3|Add3~3 ;
wire \u3|Add3~5 ;
wire \u3|Add3~7 ;
wire \u3|Add3~9 ;
wire \u3|Add3~11 ;
wire \u3|Add3~13 ;
wire \u3|Add3~14_combout ;
wire \u3|Add2~7 ;
wire \u3|Add2~8_combout ;
wire \u3|Add3~15 ;
wire \u3|Add3~16_combout ;
wire \u3|Add3~12_combout ;
wire \u3|Add3~8_combout ;
wire \u3|Add3~10_combout ;
wire \u3|Add3~6_combout ;
wire \u4|LessThan1~0_combout ;
wire \u4|LessThan1~1_combout ;
wire \u3|Add4~1 ;
wire \u3|Add4~3 ;
wire \u3|Add4~5 ;
wire \u3|Add4~7 ;
wire \u3|Add4~9 ;
wire \u3|Add4~11 ;
wire \u3|Add4~12_combout ;
wire \u3|Add4~13 ;
wire \u3|Add4~14_combout ;
wire \u3|Add4~10_combout ;
wire \u3|Add4~8_combout ;
wire \u3|Add4~6_combout ;
wire \u3|Add4~4_combout ;
wire \u3|Add4~0_combout ;
wire \u3|Add4~2_combout ;
wire \u4|LessThan3~0_combout ;
wire \u4|LessThan3~1_combout ;
wire \u4|LessThan3~2_combout ;
wire \u4|rd_en~3_combout ;
wire \u4|rd_en~4_combout ;
wire \u3|Add4~15 ;
wire \u3|Add4~16_combout ;
wire \u3|Add2~9 ;
wire \u3|Add2~10_combout ;
wire \u3|Add3~17 ;
wire \u3|Add3~18_combout ;
wire \u3|Add3~4_combout ;
wire \u3|Add3~2_combout ;
wire \u4|rd_en~0_combout ;
wire \u4|rd_en~1_combout ;
wire \u4|rd_en~2_combout ;
wire \u4|rd_en~5_combout ;
wire \u4|rd_en~6_combout ;
wire \u4|pic_valid~q ;
wire \u4|Add0~0_combout ;
wire \u4|Add0~1 ;
wire \u4|Add0~2_combout ;
wire \u4|Add0~3 ;
wire \u4|Add0~4_combout ;
wire \u4|wr_addr~2_combout ;
wire \u4|Add0~5 ;
wire \u4|Add0~6_combout ;
wire \u4|Add0~7 ;
wire \u4|Add0~8_combout ;
wire \u4|Add0~9 ;
wire \u4|Add0~10_combout ;
wire \u4|Add0~11 ;
wire \u4|Add0~12_combout ;
wire \u4|wr_addr~3_combout ;
wire \u4|Add0~13 ;
wire \u4|Add0~14_combout ;
wire \u4|wr_addr~4_combout ;
wire \u4|always1~3_combout ;
wire \u4|Add0~15 ;
wire \u4|Add0~16_combout ;
wire \u4|wr_addr~5_combout ;
wire \u4|Add0~17 ;
wire \u4|Add0~18_combout ;
wire \u4|wr_addr~6_combout ;
wire \u4|Add0~19 ;
wire \u4|Add0~20_combout ;
wire \u4|Add0~21 ;
wire \u4|Add0~22_combout ;
wire \u4|wr_addr~7_combout ;
wire \u4|always1~2_combout ;
wire \u4|Add0~23 ;
wire \u4|Add0~24_combout ;
wire \u4|wr_addr~8_combout ;
wire \u4|Add0~25 ;
wire \u4|Add0~26_combout ;
wire \u4|wr_addr~0_combout ;
wire \u4|always1~1_combout ;
wire \u4|always1~4_combout ;
wire \u4|always1~5_combout ;
wire \u4|Add0~27 ;
wire \u4|Add0~28_combout ;
wire \u4|wr_addr~1_combout ;
wire \u4|Add1~1 ;
wire \u4|Add1~2_combout ;
wire \u4|rd_addr[4]~0_combout ;
wire \u4|rd_addr[1]~4_combout ;
wire \u4|Add1~3 ;
wire \u4|Add1~4_combout ;
wire \u4|rd_addr[2]~5_combout ;
wire \u4|Add1~5 ;
wire \u4|Add1~6_combout ;
wire \u4|rd_addr[3]~6_combout ;
wire \u4|Add1~7 ;
wire \u4|Add1~8_combout ;
wire \u4|rd_addr[4]~7_combout ;
wire \u4|Add1~9 ;
wire \u4|Add1~10_combout ;
wire \u4|rd_addr[5]~8_combout ;
wire \u4|Add1~11 ;
wire \u4|Add1~12_combout ;
wire \u4|rd_addr[6]~9_combout ;
wire \u4|Add1~13 ;
wire \u4|Add1~14_combout ;
wire \u4|rd_addr[7]~10_combout ;
wire \u4|Equal1~2_combout ;
wire \u4|Add1~15 ;
wire \u4|Add1~16_combout ;
wire \u4|rd_addr[8]~11_combout ;
wire \u4|Add1~17 ;
wire \u4|Add1~18_combout ;
wire \u4|rd_addr[9]~12_combout ;
wire \u4|Add1~19 ;
wire \u4|Add1~20_combout ;
wire \u4|rd_addr[10]~13_combout ;
wire \u4|Add1~21 ;
wire \u4|Add1~22_combout ;
wire \u4|rd_addr[11]~14_combout ;
wire \u4|Equal1~1_combout ;
wire \u4|Equal1~3_combout ;
wire \u4|Add1~23 ;
wire \u4|Add1~24_combout ;
wire \u4|rd_addr[12]~15_combout ;
wire \u4|Add1~25 ;
wire \u4|Add1~26_combout ;
wire \u4|rd_addr[13]~17_combout ;
wire \u4|Add1~27 ;
wire \u4|Add1~28_combout ;
wire \u4|rd_addr[14]~16_combout ;
wire \u4|Equal1~0_combout ;
wire \u4|Equal1~4_combout ;
wire \u4|rd_addr[0]~1_combout ;
wire \u4|rd_addr[0]~2_combout ;
wire \u4|Add1~0_combout ;
wire \u4|rd_addr[0]~3_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~0_combout ;
wire \u4|always1~0_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~1_combout ;
wire \u3|vga_rgb[5]~0_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~2_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~3_combout ;
wire \u3|vga_rgb[6]~1_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~4_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~5_combout ;
wire \u3|vga_rgb[7]~2_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~6_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~7_combout ;
wire \u3|vga_rgb[2]~3_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~8_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~9_combout ;
wire \u3|vga_rgb[3]~4_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~10_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~11_combout ;
wire \u3|vga_rgb[4]~5_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~12_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~13_combout ;
wire \u3|vga_rgb[0]~6_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout ;
wire \u4|u0|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~15_combout ;
wire \u3|vga_rgb[1]~7_combout ;
wire \u6|u3|div_cnt[0]~1_combout ;
wire \u6|u3|div_cnt[1]~0_combout ;
wire \u6|u3|Equal2~0_combout ;
wire \u6|u3|bit_cnt[1]~2_combout ;
wire \u6|u3|Add1~1_combout ;
wire \u6|u3|bit_cnt[2]~4_combout ;
wire \u6|u3|always1~0_combout ;
wire \u6|u3|bit_cnt[0]~5_combout ;
wire \u6|u3|Add1~0_combout ;
wire \u6|u3|bit_cnt[3]~3_combout ;
wire \u6|u2|Add0~0_combout ;
wire \u6|u2|div_cnt~6_combout ;
wire \u6|u2|Add0~1 ;
wire \u6|u2|Add0~2_combout ;
wire \u6|u2|Add0~3 ;
wire \u6|u2|Add0~4_combout ;
wire \u6|u2|Add0~5 ;
wire \u6|u2|Add0~6_combout ;
wire \u6|u2|div_cnt~5_combout ;
wire \u6|u2|Add0~7 ;
wire \u6|u2|Add0~8_combout ;
wire \u6|u2|Add0~9 ;
wire \u6|u2|Add0~10_combout ;
wire \u6|u2|div_cnt~4_combout ;
wire \u6|u2|Add0~11 ;
wire \u6|u2|Add0~12_combout ;
wire \u6|u2|Add0~13 ;
wire \u6|u2|Add0~14_combout ;
wire \u6|u2|div_cnt~3_combout ;
wire \u6|u2|Equal0~2_combout ;
wire \u6|u2|Add0~15 ;
wire \u6|u2|Add0~16_combout ;
wire \u6|u2|div_cnt~2_combout ;
wire \u6|u2|Add0~17 ;
wire \u6|u2|Add0~18_combout ;
wire \u6|u2|Add0~19 ;
wire \u6|u2|Add0~20_combout ;
wire \u6|u2|Add0~21 ;
wire \u6|u2|Add0~22_combout ;
wire \u6|u2|Equal0~1_combout ;
wire \u6|u2|Equal0~3_combout ;
wire \u6|u2|Add0~23 ;
wire \u6|u2|Add0~24_combout ;
wire \u6|u2|Add0~25 ;
wire \u6|u2|Add0~26_combout ;
wire \u6|u2|div_cnt~1_combout ;
wire \u6|u2|Add0~27 ;
wire \u6|u2|Add0~28_combout ;
wire \u6|u2|div_cnt~0_combout ;
wire \u6|u2|Add0~29 ;
wire \u6|u2|Add0~30_combout ;
wire \u6|u2|Equal0~0_combout ;
wire \u6|u2|Equal0~4_combout ;
wire \u6|u2|vision_clk~0_combout ;
wire \u6|u2|vision_clk~q ;
wire \u6|u2|vision_clk~clkctrl_outclk ;
wire \u6|u2|Selector3~0_combout ;
wire \u6|u2|Equal1~0_combout ;
wire \u6|u2|Equal1~1_combout ;
wire \u6|u2|sel_reg[1]~0_combout ;
wire \u6|u2|sel_reg[4]~feeder_combout ;
wire \u6|u2|sel_reg[6]~feeder_combout ;
wire \u6|u2|Selector3~1_combout ;
wire \u6|u1|ones~1_combout ;
wire \u6|u1|ones~2_combout ;
wire \u6|u1|ones~0_combout ;
wire \u6|u1|ones~10_combout ;
wire \u6|u1|LessThan4~0_combout ;
wire \u6|u1|tens~0_combout ;
wire \u6|u1|ones~11_combout ;
wire \u6|u1|tens~1_combout ;
wire \u6|u1|tens~2_combout ;
wire \u6|u1|tens~3_combout ;
wire \u6|u1|ones~3_combout ;
wire \u6|u1|ones~4_combout ;
wire \u6|u1|ones~5_combout ;
wire \u6|u1|ones~9_combout ;
wire \u6|u1|LessThan6~0_combout ;
wire \u6|u2|Selector3~2_combout ;
wire \u6|u2|Selector2~1_combout ;
wire \u6|u1|ones~7_combout ;
wire \u6|u1|ones~6_combout ;
wire \u6|u1|ones~8_combout ;
wire \u6|u1|bcd_out[4]~0_combout ;
wire \u6|u2|Selector2~2_combout ;
wire \u6|u2|Selector2~0_combout ;
wire \u6|u2|Selector2~3_combout ;
wire \u6|u2|Selector3~4_combout ;
wire \u6|u2|Selector3~5_combout ;
wire \u6|u1|Add5~0_combout ;
wire \u6|u2|Selector3~3_combout ;
wire \u6|u2|Selector3~6_combout ;
wire \u6|u2|Selector1~2_combout ;
wire \u6|u2|Selector0~3_combout ;
wire \u6|u2|Selector0~2_combout ;
wire \u6|u2|Selector0~4_combout ;
wire \u6|u2|Selector0~5_combout ;
wire \u6|u2|Selector1~3_combout ;
wire \u6|u2|Selector1~4_combout ;
wire \u6|u2|Selector1~5_combout ;
wire \u6|u2|WideOr7~0_combout ;
wire \u6|u2|WideOr5~0_combout ;
wire \u6|u3|Mux0~7_combout ;
wire \u6|u3|Mux0~8_combout ;
wire \u6|u2|WideOr1~0_combout ;
wire \u6|u3|Mux0~0_combout ;
wire \u6|u2|WideOr3~0_combout ;
wire \u6|u3|Mux0~1_combout ;
wire \u6|u2|WideOr6~0_combout ;
wire \u6|u2|WideOr4~0_combout ;
wire \u6|u3|Mux0~2_combout ;
wire \u6|u3|Mux0~3_combout ;
wire \u6|u2|WideOr2~0_combout ;
wire \u6|u3|Mux0~4_combout ;
wire \u6|u3|Mux0~5_combout ;
wire \u6|u3|Mux0~6_combout ;
wire \u6|u3|Mux0~9_combout ;
wire \u6|u3|ds~0_combout ;
wire \u6|u3|ds~q ;
wire \u6|u3|shcp~0_combout ;
wire \u6|u3|shcp~q ;
wire \u6|u3|always4~0_combout ;
wire \u6|u3|stcp~0_combout ;
wire \u6|u3|stcp~q ;
wire [9:0] \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [9:0] \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [7:0] \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b ;
wire [9:0] \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [9:0] \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [19:0] \u2|key2|cnt_20ms ;
wire [4:0] \u0|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \u1|rx_data ;
wire [7:0] \u1|para_out ;
wire [31:0] \u1|bit_cnt ;
wire [31:0] \u1|baud_cnt ;
wire [7:0] \u2|threshold ;
wire [7:0] \u2|row_cnt ;
wire [7:0] \u2|rd_num_cnt ;
wire [8:0] \u2|gy ;
wire [7:0] \u2|gxy ;
wire [8:0] \u2|gx ;
wire [7:0] \u2|dout_2_reg ;
wire [7:0] \u2|dout_1_reg ;
wire [7:0] \u2|din_2 ;
wire [7:0] \u2|din_1 ;
wire [7:0] \u2|data_out ;
wire [7:0] \u2|data_in_reg ;
wire [7:0] \u2|col_cnt ;
wire [7:0] \u2|c_3 ;
wire [7:0] \u2|c_2 ;
wire [7:0] \u2|c_1 ;
wire [7:0] \u2|b_3 ;
wire [7:0] \u2|b_2 ;
wire [7:0] \u2|b_1 ;
wire [7:0] \u2|a_3 ;
wire [7:0] \u2|a_2 ;
wire [7:0] \u2|a_1 ;
wire [9:0] \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [9:0] \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [19:0] \u2|key1|cnt_20ms ;
wire [9:0] \u3|v_cnt ;
wire [9:0] \u3|pix_y ;
wire [9:0] \u3|pix_x ;
wire [9:0] \u3|h_cnt ;
wire [14:0] \u4|wr_addr ;
wire [14:0] \u4|rd_addr ;
wire [1:0] \u6|u3|div_cnt ;
wire [3:0] \u5|bit_cnt ;
wire [7:0] \u6|u2|seg ;
wire [2:0] \u4|u0|altsyncram_component|auto_generated|decode2|w_anode292w ;
wire [1:0] \u4|u0|altsyncram_component|auto_generated|address_reg_b ;
wire [15:0] \u6|u2|div_cnt ;
wire [12:0] \u5|baud_cnt ;
wire [3:0] \u6|u3|bit_cnt ;
wire [2:0] \u4|u0|altsyncram_component|auto_generated|decode2|w_anode300w ;
wire [1:0] \u4|u0|altsyncram_component|auto_generated|out_address_reg_b ;
wire [2:0] \u4|u0|altsyncram_component|auto_generated|decode2|w_anode279w ;
wire [7:0] \u6|u2|sel_reg ;

wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \u4|u0|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [4:0] \u0|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;
wire [8:0] \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \u4|u0|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \u4|u0|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \u0|altpll_component|auto_generated|wire_pll1_clk [0] = \u0|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \u0|altpll_component|auto_generated|wire_pll1_clk [1] = \u0|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \u0|altpll_component|auto_generated|wire_pll1_clk [2] = \u0|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \u0|altpll_component|auto_generated|wire_pll1_clk [3] = \u0|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \u0|altpll_component|auto_generated|wire_pll1_clk [4] = \u0|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \u2|dout_1_reg [0] = \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \u2|dout_1_reg [1] = \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \u2|dout_1_reg [2] = \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \u2|dout_1_reg [3] = \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \u2|dout_1_reg [4] = \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \u2|dout_1_reg [5] = \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \u2|dout_1_reg [6] = \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \u2|dout_1_reg [7] = \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

assign \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \tx~output (
	.i(!\u5|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \hsync~output (
	.i(!\u3|LessThan5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cycloneive_io_obuf \vsync~output (
	.i(\u3|LessThan7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \rgb_red[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_red[0]),
	.obar());
// synopsys translate_off
defparam \rgb_red[0]~output .bus_hold = "false";
defparam \rgb_red[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \rgb_red[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_red[1]),
	.obar());
// synopsys translate_off
defparam \rgb_red[1]~output .bus_hold = "false";
defparam \rgb_red[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \rgb_red[2]~output (
	.i(\u3|vga_rgb[5]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_red[2]),
	.obar());
// synopsys translate_off
defparam \rgb_red[2]~output .bus_hold = "false";
defparam \rgb_red[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N2
cycloneive_io_obuf \rgb_red[3]~output (
	.i(\u3|vga_rgb[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_red[3]),
	.obar());
// synopsys translate_off
defparam \rgb_red[3]~output .bus_hold = "false";
defparam \rgb_red[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y6_N16
cycloneive_io_obuf \rgb_red[4]~output (
	.i(\u3|vga_rgb[7]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_red[4]),
	.obar());
// synopsys translate_off
defparam \rgb_red[4]~output .bus_hold = "false";
defparam \rgb_red[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \rgb_green[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_green[0]),
	.obar());
// synopsys translate_off
defparam \rgb_green[0]~output .bus_hold = "false";
defparam \rgb_green[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \rgb_green[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_green[1]),
	.obar());
// synopsys translate_off
defparam \rgb_green[1]~output .bus_hold = "false";
defparam \rgb_green[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \rgb_green[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_green[2]),
	.obar());
// synopsys translate_off
defparam \rgb_green[2]~output .bus_hold = "false";
defparam \rgb_green[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \rgb_green[3]~output (
	.i(\u3|vga_rgb[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_green[3]),
	.obar());
// synopsys translate_off
defparam \rgb_green[3]~output .bus_hold = "false";
defparam \rgb_green[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \rgb_green[4]~output (
	.i(\u3|vga_rgb[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_green[4]),
	.obar());
// synopsys translate_off
defparam \rgb_green[4]~output .bus_hold = "false";
defparam \rgb_green[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N16
cycloneive_io_obuf \rgb_green[5]~output (
	.i(\u3|vga_rgb[4]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_green[5]),
	.obar());
// synopsys translate_off
defparam \rgb_green[5]~output .bus_hold = "false";
defparam \rgb_green[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cycloneive_io_obuf \rgb_blue[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_blue[0]),
	.obar());
// synopsys translate_off
defparam \rgb_blue[0]~output .bus_hold = "false";
defparam \rgb_blue[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \rgb_blue[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_blue[1]),
	.obar());
// synopsys translate_off
defparam \rgb_blue[1]~output .bus_hold = "false";
defparam \rgb_blue[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N23
cycloneive_io_obuf \rgb_blue[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_blue[2]),
	.obar());
// synopsys translate_off
defparam \rgb_blue[2]~output .bus_hold = "false";
defparam \rgb_blue[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N16
cycloneive_io_obuf \rgb_blue[3]~output (
	.i(\u3|vga_rgb[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_blue[3]),
	.obar());
// synopsys translate_off
defparam \rgb_blue[3]~output .bus_hold = "false";
defparam \rgb_blue[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \rgb_blue[4]~output (
	.i(\u3|vga_rgb[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_blue[4]),
	.obar());
// synopsys translate_off
defparam \rgb_blue[4]~output .bus_hold = "false";
defparam \rgb_blue[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \vga_driver_clk~output (
	.i(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_driver_clk),
	.obar());
// synopsys translate_off
defparam \vga_driver_clk~output .bus_hold = "false";
defparam \vga_driver_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \rgb_blk~output (
	.i(\u3|vga_blk~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_blk),
	.obar());
// synopsys translate_off
defparam \rgb_blk~output .bus_hold = "false";
defparam \rgb_blk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \ds~output (
	.i(\u6|u3|ds~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ds),
	.obar());
// synopsys translate_off
defparam \ds~output .bus_hold = "false";
defparam \ds~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \shcp~output (
	.i(\u6|u3|shcp~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(shcp),
	.obar());
// synopsys translate_off
defparam \shcp~output .bus_hold = "false";
defparam \shcp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneive_io_obuf \stcp~output (
	.i(\u6|u3|stcp~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(stcp),
	.obar());
// synopsys translate_off
defparam \stcp~output .bus_hold = "false";
defparam \stcp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \oe~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oe),
	.obar());
// synopsys translate_off
defparam \oe~output .bus_hold = "false";
defparam \oe~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \board_clk~input (
	.i(board_clk),
	.ibar(gnd),
	.o(\board_clk~input_o ));
// synopsys translate_off
defparam \board_clk~input .bus_hold = "false";
defparam \board_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \u0|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\u0|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\board_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u0|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\u0|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u0|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \u0|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u0|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \u0|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \u0|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \u0|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \u0|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \u0|altpll_component|auto_generated|pll1 .c1_high = 6;
defparam \u0|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \u0|altpll_component|auto_generated|pll1 .c1_low = 6;
defparam \u0|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \u0|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \u0|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u0|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \u0|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \u0|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \u0|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \u0|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \u0|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u0|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \u0|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \u0|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \u0|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \u0|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \u0|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u0|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \u0|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \u0|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \u0|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \u0|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \u0|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \u0|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u0|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \u0|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \u0|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u0|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \u0|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \u0|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \u0|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \u0|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u0|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \u0|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \u0|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \u0|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \u0|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u0|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \u0|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \u0|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \u0|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \u0|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u0|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \u0|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u0|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \u0|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u0|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u0|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u0|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u0|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \u0|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \u0|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u0|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u0|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \u0|altpll_component|auto_generated|pll1 .m = 12;
defparam \u0|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \u0|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \u0|altpll_component|auto_generated|pll1 .n = 1;
defparam \u0|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \u0|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \u0|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \u0|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5891;
defparam \u0|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u0|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \u0|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \u0|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \u0|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \u0|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u0|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \u0|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \u0|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u0|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \u0|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N8
cycloneive_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \u1|rx_reg1~0 (
// Equation(s):
// \u1|rx_reg1~0_combout  = !\rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx~input_o ),
	.cin(gnd),
	.combout(\u1|rx_reg1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rx_reg1~0 .lut_mask = 16'h00FF;
defparam \u1|rx_reg1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \sys_rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_rst_n~inputclkctrl .clock_type = "global clock";
defparam \sys_rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \u1|rx_reg1 (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|rx_reg1~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rx_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rx_reg1 .is_wysiwyg = "true";
defparam \u1|rx_reg1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \u1|rx_reg2~feeder (
// Equation(s):
// \u1|rx_reg2~feeder_combout  = \u1|rx_reg1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rx_reg1~q ),
	.cin(gnd),
	.combout(\u1|rx_reg2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rx_reg2~feeder .lut_mask = 16'hFF00;
defparam \u1|rx_reg2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \u1|rx_reg2 (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|rx_reg2~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rx_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rx_reg2 .is_wysiwyg = "true";
defparam \u1|rx_reg2 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N21
dffeas \u1|rx_reg3 (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|rx_reg2~q ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rx_reg3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rx_reg3 .is_wysiwyg = "true";
defparam \u1|rx_reg3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \u1|always3~0 (
// Equation(s):
// \u1|always3~0_combout  = (\u1|rx_reg2~q  & !\u1|rx_reg3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|rx_reg2~q ),
	.datad(\u1|rx_reg3~q ),
	.cin(gnd),
	.combout(\u1|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always3~0 .lut_mask = 16'h00F0;
defparam \u1|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N7
dffeas \u1|start_flag (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|always3~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|start_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|start_flag .is_wysiwyg = "true";
defparam \u1|start_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
cycloneive_lcell_comb \u1|always4~10 (
// Equation(s):
// \u1|always4~10_combout  = (!\u1|bit_cnt [2] & (\u1|bit_cnt [3] & (!\u1|bit_cnt [1] & !\u1|bit_cnt [0])))

	.dataa(\u1|bit_cnt [2]),
	.datab(\u1|bit_cnt [3]),
	.datac(\u1|bit_cnt [1]),
	.datad(\u1|bit_cnt [0]),
	.cin(gnd),
	.combout(\u1|always4~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always4~10 .lut_mask = 16'h0004;
defparam \u1|always4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
cycloneive_lcell_comb \u1|work_en~0 (
// Equation(s):
// \u1|work_en~0_combout  = (\u1|start_flag~q ) # ((\u1|work_en~q  & ((!\u1|always4~10_combout ) # (!\u1|always4~9_combout ))))

	.dataa(\u1|start_flag~q ),
	.datab(\u1|always4~9_combout ),
	.datac(\u1|work_en~q ),
	.datad(\u1|always4~10_combout ),
	.cin(gnd),
	.combout(\u1|work_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|work_en~0 .lut_mask = 16'hBAFA;
defparam \u1|work_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N1
dffeas \u1|work_en (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|work_en~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|work_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|work_en .is_wysiwyg = "true";
defparam \u1|work_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneive_lcell_comb \u1|baud_cnt[0]~32 (
// Equation(s):
// \u1|baud_cnt[0]~32_combout  = (\u1|work_en~q  & (\u1|baud_cnt [0] $ (VCC))) # (!\u1|work_en~q  & (\u1|baud_cnt [0] & VCC))
// \u1|baud_cnt[0]~33  = CARRY((\u1|work_en~q  & \u1|baud_cnt [0]))

	.dataa(\u1|work_en~q ),
	.datab(\u1|baud_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|baud_cnt[0]~32_combout ),
	.cout(\u1|baud_cnt[0]~33 ));
// synopsys translate_off
defparam \u1|baud_cnt[0]~32 .lut_mask = 16'h6688;
defparam \u1|baud_cnt[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
cycloneive_lcell_comb \u1|Equal1~9 (
// Equation(s):
// \u1|Equal1~9_combout  = (\u1|baud_cnt [10] & (!\u1|baud_cnt [11] & (\u1|baud_cnt [6] & !\u1|baud_cnt [9])))

	.dataa(\u1|baud_cnt [10]),
	.datab(\u1|baud_cnt [11]),
	.datac(\u1|baud_cnt [6]),
	.datad(\u1|baud_cnt [9]),
	.cin(gnd),
	.combout(\u1|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal1~9 .lut_mask = 16'h0020;
defparam \u1|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
cycloneive_lcell_comb \u1|Equal1~10 (
// Equation(s):
// \u1|Equal1~10_combout  = (\u1|Equal1~9_combout  & \u1|baud_cnt [12])

	.dataa(\u1|Equal1~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|baud_cnt [12]),
	.cin(gnd),
	.combout(\u1|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal1~10 .lut_mask = 16'hAA00;
defparam \u1|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cycloneive_lcell_comb \u1|Equal1~8 (
// Equation(s):
// \u1|Equal1~8_combout  = (!\u1|baud_cnt [3] & (!\u1|baud_cnt [5] & (\u1|baud_cnt [4] & \u1|baud_cnt [2])))

	.dataa(\u1|baud_cnt [3]),
	.datab(\u1|baud_cnt [5]),
	.datac(\u1|baud_cnt [4]),
	.datad(\u1|baud_cnt [2]),
	.cin(gnd),
	.combout(\u1|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal1~8 .lut_mask = 16'h1000;
defparam \u1|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneive_lcell_comb \u1|always5~0 (
// Equation(s):
// \u1|always5~0_combout  = ((\u1|Equal1~7_combout  & (\u1|Equal1~10_combout  & \u1|Equal1~8_combout ))) # (!\u1|work_en~q )

	.dataa(\u1|Equal1~7_combout ),
	.datab(\u1|Equal1~10_combout ),
	.datac(\u1|Equal1~8_combout ),
	.datad(\u1|work_en~q ),
	.cin(gnd),
	.combout(\u1|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always5~0 .lut_mask = 16'h80FF;
defparam \u1|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \u1|baud_cnt[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[0]~32_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[0] .is_wysiwyg = "true";
defparam \u1|baud_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cycloneive_lcell_comb \u1|baud_cnt[1]~34 (
// Equation(s):
// \u1|baud_cnt[1]~34_combout  = (\u1|baud_cnt [1] & (!\u1|baud_cnt[0]~33 )) # (!\u1|baud_cnt [1] & ((\u1|baud_cnt[0]~33 ) # (GND)))
// \u1|baud_cnt[1]~35  = CARRY((!\u1|baud_cnt[0]~33 ) # (!\u1|baud_cnt [1]))

	.dataa(gnd),
	.datab(\u1|baud_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[0]~33 ),
	.combout(\u1|baud_cnt[1]~34_combout ),
	.cout(\u1|baud_cnt[1]~35 ));
// synopsys translate_off
defparam \u1|baud_cnt[1]~34 .lut_mask = 16'h3C3F;
defparam \u1|baud_cnt[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N3
dffeas \u1|baud_cnt[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[1]~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[1] .is_wysiwyg = "true";
defparam \u1|baud_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneive_lcell_comb \u1|baud_cnt[2]~36 (
// Equation(s):
// \u1|baud_cnt[2]~36_combout  = (\u1|baud_cnt [2] & (\u1|baud_cnt[1]~35  $ (GND))) # (!\u1|baud_cnt [2] & (!\u1|baud_cnt[1]~35  & VCC))
// \u1|baud_cnt[2]~37  = CARRY((\u1|baud_cnt [2] & !\u1|baud_cnt[1]~35 ))

	.dataa(gnd),
	.datab(\u1|baud_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[1]~35 ),
	.combout(\u1|baud_cnt[2]~36_combout ),
	.cout(\u1|baud_cnt[2]~37 ));
// synopsys translate_off
defparam \u1|baud_cnt[2]~36 .lut_mask = 16'hC30C;
defparam \u1|baud_cnt[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N5
dffeas \u1|baud_cnt[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[2]~36_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[2] .is_wysiwyg = "true";
defparam \u1|baud_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
cycloneive_lcell_comb \u1|baud_cnt[3]~38 (
// Equation(s):
// \u1|baud_cnt[3]~38_combout  = (\u1|baud_cnt [3] & (!\u1|baud_cnt[2]~37 )) # (!\u1|baud_cnt [3] & ((\u1|baud_cnt[2]~37 ) # (GND)))
// \u1|baud_cnt[3]~39  = CARRY((!\u1|baud_cnt[2]~37 ) # (!\u1|baud_cnt [3]))

	.dataa(\u1|baud_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[2]~37 ),
	.combout(\u1|baud_cnt[3]~38_combout ),
	.cout(\u1|baud_cnt[3]~39 ));
// synopsys translate_off
defparam \u1|baud_cnt[3]~38 .lut_mask = 16'h5A5F;
defparam \u1|baud_cnt[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \u1|baud_cnt[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[3]~38_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[3] .is_wysiwyg = "true";
defparam \u1|baud_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneive_lcell_comb \u1|baud_cnt[4]~40 (
// Equation(s):
// \u1|baud_cnt[4]~40_combout  = (\u1|baud_cnt [4] & (\u1|baud_cnt[3]~39  $ (GND))) # (!\u1|baud_cnt [4] & (!\u1|baud_cnt[3]~39  & VCC))
// \u1|baud_cnt[4]~41  = CARRY((\u1|baud_cnt [4] & !\u1|baud_cnt[3]~39 ))

	.dataa(gnd),
	.datab(\u1|baud_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[3]~39 ),
	.combout(\u1|baud_cnt[4]~40_combout ),
	.cout(\u1|baud_cnt[4]~41 ));
// synopsys translate_off
defparam \u1|baud_cnt[4]~40 .lut_mask = 16'hC30C;
defparam \u1|baud_cnt[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N9
dffeas \u1|baud_cnt[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[4]~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[4] .is_wysiwyg = "true";
defparam \u1|baud_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneive_lcell_comb \u1|baud_cnt[5]~42 (
// Equation(s):
// \u1|baud_cnt[5]~42_combout  = (\u1|baud_cnt [5] & (!\u1|baud_cnt[4]~41 )) # (!\u1|baud_cnt [5] & ((\u1|baud_cnt[4]~41 ) # (GND)))
// \u1|baud_cnt[5]~43  = CARRY((!\u1|baud_cnt[4]~41 ) # (!\u1|baud_cnt [5]))

	.dataa(\u1|baud_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[4]~41 ),
	.combout(\u1|baud_cnt[5]~42_combout ),
	.cout(\u1|baud_cnt[5]~43 ));
// synopsys translate_off
defparam \u1|baud_cnt[5]~42 .lut_mask = 16'h5A5F;
defparam \u1|baud_cnt[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N11
dffeas \u1|baud_cnt[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[5]~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[5] .is_wysiwyg = "true";
defparam \u1|baud_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneive_lcell_comb \u1|baud_cnt[6]~44 (
// Equation(s):
// \u1|baud_cnt[6]~44_combout  = (\u1|baud_cnt [6] & (\u1|baud_cnt[5]~43  $ (GND))) # (!\u1|baud_cnt [6] & (!\u1|baud_cnt[5]~43  & VCC))
// \u1|baud_cnt[6]~45  = CARRY((\u1|baud_cnt [6] & !\u1|baud_cnt[5]~43 ))

	.dataa(\u1|baud_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[5]~43 ),
	.combout(\u1|baud_cnt[6]~44_combout ),
	.cout(\u1|baud_cnt[6]~45 ));
// synopsys translate_off
defparam \u1|baud_cnt[6]~44 .lut_mask = 16'hA50A;
defparam \u1|baud_cnt[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \u1|baud_cnt[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[6]~44_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[6] .is_wysiwyg = "true";
defparam \u1|baud_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneive_lcell_comb \u1|baud_cnt[7]~46 (
// Equation(s):
// \u1|baud_cnt[7]~46_combout  = (\u1|baud_cnt [7] & (!\u1|baud_cnt[6]~45 )) # (!\u1|baud_cnt [7] & ((\u1|baud_cnt[6]~45 ) # (GND)))
// \u1|baud_cnt[7]~47  = CARRY((!\u1|baud_cnt[6]~45 ) # (!\u1|baud_cnt [7]))

	.dataa(gnd),
	.datab(\u1|baud_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[6]~45 ),
	.combout(\u1|baud_cnt[7]~46_combout ),
	.cout(\u1|baud_cnt[7]~47 ));
// synopsys translate_off
defparam \u1|baud_cnt[7]~46 .lut_mask = 16'h3C3F;
defparam \u1|baud_cnt[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N15
dffeas \u1|baud_cnt[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[7]~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[7] .is_wysiwyg = "true";
defparam \u1|baud_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneive_lcell_comb \u1|baud_cnt[8]~48 (
// Equation(s):
// \u1|baud_cnt[8]~48_combout  = (\u1|baud_cnt [8] & (\u1|baud_cnt[7]~47  $ (GND))) # (!\u1|baud_cnt [8] & (!\u1|baud_cnt[7]~47  & VCC))
// \u1|baud_cnt[8]~49  = CARRY((\u1|baud_cnt [8] & !\u1|baud_cnt[7]~47 ))

	.dataa(gnd),
	.datab(\u1|baud_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[7]~47 ),
	.combout(\u1|baud_cnt[8]~48_combout ),
	.cout(\u1|baud_cnt[8]~49 ));
// synopsys translate_off
defparam \u1|baud_cnt[8]~48 .lut_mask = 16'hC30C;
defparam \u1|baud_cnt[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \u1|baud_cnt[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[8]~48_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[8] .is_wysiwyg = "true";
defparam \u1|baud_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cycloneive_lcell_comb \u1|baud_cnt[9]~50 (
// Equation(s):
// \u1|baud_cnt[9]~50_combout  = (\u1|baud_cnt [9] & (!\u1|baud_cnt[8]~49 )) # (!\u1|baud_cnt [9] & ((\u1|baud_cnt[8]~49 ) # (GND)))
// \u1|baud_cnt[9]~51  = CARRY((!\u1|baud_cnt[8]~49 ) # (!\u1|baud_cnt [9]))

	.dataa(gnd),
	.datab(\u1|baud_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[8]~49 ),
	.combout(\u1|baud_cnt[9]~50_combout ),
	.cout(\u1|baud_cnt[9]~51 ));
// synopsys translate_off
defparam \u1|baud_cnt[9]~50 .lut_mask = 16'h3C3F;
defparam \u1|baud_cnt[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \u1|baud_cnt[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[9]~50_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[9] .is_wysiwyg = "true";
defparam \u1|baud_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneive_lcell_comb \u1|baud_cnt[10]~52 (
// Equation(s):
// \u1|baud_cnt[10]~52_combout  = (\u1|baud_cnt [10] & (\u1|baud_cnt[9]~51  $ (GND))) # (!\u1|baud_cnt [10] & (!\u1|baud_cnt[9]~51  & VCC))
// \u1|baud_cnt[10]~53  = CARRY((\u1|baud_cnt [10] & !\u1|baud_cnt[9]~51 ))

	.dataa(gnd),
	.datab(\u1|baud_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[9]~51 ),
	.combout(\u1|baud_cnt[10]~52_combout ),
	.cout(\u1|baud_cnt[10]~53 ));
// synopsys translate_off
defparam \u1|baud_cnt[10]~52 .lut_mask = 16'hC30C;
defparam \u1|baud_cnt[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N21
dffeas \u1|baud_cnt[10] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[10]~52_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[10] .is_wysiwyg = "true";
defparam \u1|baud_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneive_lcell_comb \u1|baud_cnt[11]~54 (
// Equation(s):
// \u1|baud_cnt[11]~54_combout  = (\u1|baud_cnt [11] & (!\u1|baud_cnt[10]~53 )) # (!\u1|baud_cnt [11] & ((\u1|baud_cnt[10]~53 ) # (GND)))
// \u1|baud_cnt[11]~55  = CARRY((!\u1|baud_cnt[10]~53 ) # (!\u1|baud_cnt [11]))

	.dataa(\u1|baud_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[10]~53 ),
	.combout(\u1|baud_cnt[11]~54_combout ),
	.cout(\u1|baud_cnt[11]~55 ));
// synopsys translate_off
defparam \u1|baud_cnt[11]~54 .lut_mask = 16'h5A5F;
defparam \u1|baud_cnt[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N23
dffeas \u1|baud_cnt[11] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[11]~54_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[11] .is_wysiwyg = "true";
defparam \u1|baud_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneive_lcell_comb \u1|baud_cnt[12]~56 (
// Equation(s):
// \u1|baud_cnt[12]~56_combout  = (\u1|baud_cnt [12] & (\u1|baud_cnt[11]~55  $ (GND))) # (!\u1|baud_cnt [12] & (!\u1|baud_cnt[11]~55  & VCC))
// \u1|baud_cnt[12]~57  = CARRY((\u1|baud_cnt [12] & !\u1|baud_cnt[11]~55 ))

	.dataa(gnd),
	.datab(\u1|baud_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[11]~55 ),
	.combout(\u1|baud_cnt[12]~56_combout ),
	.cout(\u1|baud_cnt[12]~57 ));
// synopsys translate_off
defparam \u1|baud_cnt[12]~56 .lut_mask = 16'hC30C;
defparam \u1|baud_cnt[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \u1|baud_cnt[12] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[12]~56_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[12] .is_wysiwyg = "true";
defparam \u1|baud_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneive_lcell_comb \u1|baud_cnt[13]~58 (
// Equation(s):
// \u1|baud_cnt[13]~58_combout  = (\u1|baud_cnt [13] & (!\u1|baud_cnt[12]~57 )) # (!\u1|baud_cnt [13] & ((\u1|baud_cnt[12]~57 ) # (GND)))
// \u1|baud_cnt[13]~59  = CARRY((!\u1|baud_cnt[12]~57 ) # (!\u1|baud_cnt [13]))

	.dataa(\u1|baud_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[12]~57 ),
	.combout(\u1|baud_cnt[13]~58_combout ),
	.cout(\u1|baud_cnt[13]~59 ));
// synopsys translate_off
defparam \u1|baud_cnt[13]~58 .lut_mask = 16'h5A5F;
defparam \u1|baud_cnt[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N27
dffeas \u1|baud_cnt[13] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[13]~58_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[13] .is_wysiwyg = "true";
defparam \u1|baud_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneive_lcell_comb \u1|baud_cnt[14]~60 (
// Equation(s):
// \u1|baud_cnt[14]~60_combout  = (\u1|baud_cnt [14] & (\u1|baud_cnt[13]~59  $ (GND))) # (!\u1|baud_cnt [14] & (!\u1|baud_cnt[13]~59  & VCC))
// \u1|baud_cnt[14]~61  = CARRY((\u1|baud_cnt [14] & !\u1|baud_cnt[13]~59 ))

	.dataa(gnd),
	.datab(\u1|baud_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[13]~59 ),
	.combout(\u1|baud_cnt[14]~60_combout ),
	.cout(\u1|baud_cnt[14]~61 ));
// synopsys translate_off
defparam \u1|baud_cnt[14]~60 .lut_mask = 16'hC30C;
defparam \u1|baud_cnt[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \u1|baud_cnt[14] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[14]~60_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[14] .is_wysiwyg = "true";
defparam \u1|baud_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneive_lcell_comb \u1|baud_cnt[15]~62 (
// Equation(s):
// \u1|baud_cnt[15]~62_combout  = (\u1|baud_cnt [15] & (!\u1|baud_cnt[14]~61 )) # (!\u1|baud_cnt [15] & ((\u1|baud_cnt[14]~61 ) # (GND)))
// \u1|baud_cnt[15]~63  = CARRY((!\u1|baud_cnt[14]~61 ) # (!\u1|baud_cnt [15]))

	.dataa(\u1|baud_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[14]~61 ),
	.combout(\u1|baud_cnt[15]~62_combout ),
	.cout(\u1|baud_cnt[15]~63 ));
// synopsys translate_off
defparam \u1|baud_cnt[15]~62 .lut_mask = 16'h5A5F;
defparam \u1|baud_cnt[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \u1|baud_cnt[15] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[15]~62_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[15] .is_wysiwyg = "true";
defparam \u1|baud_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cycloneive_lcell_comb \u1|baud_cnt[16]~64 (
// Equation(s):
// \u1|baud_cnt[16]~64_combout  = (\u1|baud_cnt [16] & (\u1|baud_cnt[15]~63  $ (GND))) # (!\u1|baud_cnt [16] & (!\u1|baud_cnt[15]~63  & VCC))
// \u1|baud_cnt[16]~65  = CARRY((\u1|baud_cnt [16] & !\u1|baud_cnt[15]~63 ))

	.dataa(gnd),
	.datab(\u1|baud_cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[15]~63 ),
	.combout(\u1|baud_cnt[16]~64_combout ),
	.cout(\u1|baud_cnt[16]~65 ));
// synopsys translate_off
defparam \u1|baud_cnt[16]~64 .lut_mask = 16'hC30C;
defparam \u1|baud_cnt[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N1
dffeas \u1|baud_cnt[16] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[16]~64_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[16] .is_wysiwyg = "true";
defparam \u1|baud_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
cycloneive_lcell_comb \u1|baud_cnt[17]~66 (
// Equation(s):
// \u1|baud_cnt[17]~66_combout  = (\u1|baud_cnt [17] & (!\u1|baud_cnt[16]~65 )) # (!\u1|baud_cnt [17] & ((\u1|baud_cnt[16]~65 ) # (GND)))
// \u1|baud_cnt[17]~67  = CARRY((!\u1|baud_cnt[16]~65 ) # (!\u1|baud_cnt [17]))

	.dataa(gnd),
	.datab(\u1|baud_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[16]~65 ),
	.combout(\u1|baud_cnt[17]~66_combout ),
	.cout(\u1|baud_cnt[17]~67 ));
// synopsys translate_off
defparam \u1|baud_cnt[17]~66 .lut_mask = 16'h3C3F;
defparam \u1|baud_cnt[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N3
dffeas \u1|baud_cnt[17] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[17]~66_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[17] .is_wysiwyg = "true";
defparam \u1|baud_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cycloneive_lcell_comb \u1|baud_cnt[18]~68 (
// Equation(s):
// \u1|baud_cnt[18]~68_combout  = (\u1|baud_cnt [18] & (\u1|baud_cnt[17]~67  $ (GND))) # (!\u1|baud_cnt [18] & (!\u1|baud_cnt[17]~67  & VCC))
// \u1|baud_cnt[18]~69  = CARRY((\u1|baud_cnt [18] & !\u1|baud_cnt[17]~67 ))

	.dataa(gnd),
	.datab(\u1|baud_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[17]~67 ),
	.combout(\u1|baud_cnt[18]~68_combout ),
	.cout(\u1|baud_cnt[18]~69 ));
// synopsys translate_off
defparam \u1|baud_cnt[18]~68 .lut_mask = 16'hC30C;
defparam \u1|baud_cnt[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \u1|baud_cnt[18] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[18]~68_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[18] .is_wysiwyg = "true";
defparam \u1|baud_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
cycloneive_lcell_comb \u1|baud_cnt[19]~70 (
// Equation(s):
// \u1|baud_cnt[19]~70_combout  = (\u1|baud_cnt [19] & (!\u1|baud_cnt[18]~69 )) # (!\u1|baud_cnt [19] & ((\u1|baud_cnt[18]~69 ) # (GND)))
// \u1|baud_cnt[19]~71  = CARRY((!\u1|baud_cnt[18]~69 ) # (!\u1|baud_cnt [19]))

	.dataa(\u1|baud_cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[18]~69 ),
	.combout(\u1|baud_cnt[19]~70_combout ),
	.cout(\u1|baud_cnt[19]~71 ));
// synopsys translate_off
defparam \u1|baud_cnt[19]~70 .lut_mask = 16'h5A5F;
defparam \u1|baud_cnt[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N7
dffeas \u1|baud_cnt[19] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[19]~70_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[19] .is_wysiwyg = "true";
defparam \u1|baud_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
cycloneive_lcell_comb \u1|baud_cnt[20]~72 (
// Equation(s):
// \u1|baud_cnt[20]~72_combout  = (\u1|baud_cnt [20] & (\u1|baud_cnt[19]~71  $ (GND))) # (!\u1|baud_cnt [20] & (!\u1|baud_cnt[19]~71  & VCC))
// \u1|baud_cnt[20]~73  = CARRY((\u1|baud_cnt [20] & !\u1|baud_cnt[19]~71 ))

	.dataa(gnd),
	.datab(\u1|baud_cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[19]~71 ),
	.combout(\u1|baud_cnt[20]~72_combout ),
	.cout(\u1|baud_cnt[20]~73 ));
// synopsys translate_off
defparam \u1|baud_cnt[20]~72 .lut_mask = 16'hC30C;
defparam \u1|baud_cnt[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N9
dffeas \u1|baud_cnt[20] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[20]~72_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[20] .is_wysiwyg = "true";
defparam \u1|baud_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
cycloneive_lcell_comb \u1|baud_cnt[21]~74 (
// Equation(s):
// \u1|baud_cnt[21]~74_combout  = (\u1|baud_cnt [21] & (!\u1|baud_cnt[20]~73 )) # (!\u1|baud_cnt [21] & ((\u1|baud_cnt[20]~73 ) # (GND)))
// \u1|baud_cnt[21]~75  = CARRY((!\u1|baud_cnt[20]~73 ) # (!\u1|baud_cnt [21]))

	.dataa(\u1|baud_cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[20]~73 ),
	.combout(\u1|baud_cnt[21]~74_combout ),
	.cout(\u1|baud_cnt[21]~75 ));
// synopsys translate_off
defparam \u1|baud_cnt[21]~74 .lut_mask = 16'h5A5F;
defparam \u1|baud_cnt[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \u1|baud_cnt[21] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[21]~74_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[21] .is_wysiwyg = "true";
defparam \u1|baud_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cycloneive_lcell_comb \u1|baud_cnt[22]~76 (
// Equation(s):
// \u1|baud_cnt[22]~76_combout  = (\u1|baud_cnt [22] & (\u1|baud_cnt[21]~75  $ (GND))) # (!\u1|baud_cnt [22] & (!\u1|baud_cnt[21]~75  & VCC))
// \u1|baud_cnt[22]~77  = CARRY((\u1|baud_cnt [22] & !\u1|baud_cnt[21]~75 ))

	.dataa(\u1|baud_cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[21]~75 ),
	.combout(\u1|baud_cnt[22]~76_combout ),
	.cout(\u1|baud_cnt[22]~77 ));
// synopsys translate_off
defparam \u1|baud_cnt[22]~76 .lut_mask = 16'hA50A;
defparam \u1|baud_cnt[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N13
dffeas \u1|baud_cnt[22] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[22]~76_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[22] .is_wysiwyg = "true";
defparam \u1|baud_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
cycloneive_lcell_comb \u1|baud_cnt[23]~78 (
// Equation(s):
// \u1|baud_cnt[23]~78_combout  = (\u1|baud_cnt [23] & (!\u1|baud_cnt[22]~77 )) # (!\u1|baud_cnt [23] & ((\u1|baud_cnt[22]~77 ) # (GND)))
// \u1|baud_cnt[23]~79  = CARRY((!\u1|baud_cnt[22]~77 ) # (!\u1|baud_cnt [23]))

	.dataa(gnd),
	.datab(\u1|baud_cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[22]~77 ),
	.combout(\u1|baud_cnt[23]~78_combout ),
	.cout(\u1|baud_cnt[23]~79 ));
// synopsys translate_off
defparam \u1|baud_cnt[23]~78 .lut_mask = 16'h3C3F;
defparam \u1|baud_cnt[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N15
dffeas \u1|baud_cnt[23] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[23]~78_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[23] .is_wysiwyg = "true";
defparam \u1|baud_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneive_lcell_comb \u1|baud_cnt[24]~80 (
// Equation(s):
// \u1|baud_cnt[24]~80_combout  = (\u1|baud_cnt [24] & (\u1|baud_cnt[23]~79  $ (GND))) # (!\u1|baud_cnt [24] & (!\u1|baud_cnt[23]~79  & VCC))
// \u1|baud_cnt[24]~81  = CARRY((\u1|baud_cnt [24] & !\u1|baud_cnt[23]~79 ))

	.dataa(gnd),
	.datab(\u1|baud_cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[23]~79 ),
	.combout(\u1|baud_cnt[24]~80_combout ),
	.cout(\u1|baud_cnt[24]~81 ));
// synopsys translate_off
defparam \u1|baud_cnt[24]~80 .lut_mask = 16'hC30C;
defparam \u1|baud_cnt[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \u1|baud_cnt[24] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[24]~80_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[24] .is_wysiwyg = "true";
defparam \u1|baud_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
cycloneive_lcell_comb \u1|baud_cnt[25]~82 (
// Equation(s):
// \u1|baud_cnt[25]~82_combout  = (\u1|baud_cnt [25] & (!\u1|baud_cnt[24]~81 )) # (!\u1|baud_cnt [25] & ((\u1|baud_cnt[24]~81 ) # (GND)))
// \u1|baud_cnt[25]~83  = CARRY((!\u1|baud_cnt[24]~81 ) # (!\u1|baud_cnt [25]))

	.dataa(gnd),
	.datab(\u1|baud_cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[24]~81 ),
	.combout(\u1|baud_cnt[25]~82_combout ),
	.cout(\u1|baud_cnt[25]~83 ));
// synopsys translate_off
defparam \u1|baud_cnt[25]~82 .lut_mask = 16'h3C3F;
defparam \u1|baud_cnt[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \u1|baud_cnt[25] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[25]~82_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[25] .is_wysiwyg = "true";
defparam \u1|baud_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
cycloneive_lcell_comb \u1|baud_cnt[26]~84 (
// Equation(s):
// \u1|baud_cnt[26]~84_combout  = (\u1|baud_cnt [26] & (\u1|baud_cnt[25]~83  $ (GND))) # (!\u1|baud_cnt [26] & (!\u1|baud_cnt[25]~83  & VCC))
// \u1|baud_cnt[26]~85  = CARRY((\u1|baud_cnt [26] & !\u1|baud_cnt[25]~83 ))

	.dataa(gnd),
	.datab(\u1|baud_cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[25]~83 ),
	.combout(\u1|baud_cnt[26]~84_combout ),
	.cout(\u1|baud_cnt[26]~85 ));
// synopsys translate_off
defparam \u1|baud_cnt[26]~84 .lut_mask = 16'hC30C;
defparam \u1|baud_cnt[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N21
dffeas \u1|baud_cnt[26] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[26]~84_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[26] .is_wysiwyg = "true";
defparam \u1|baud_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cycloneive_lcell_comb \u1|baud_cnt[27]~86 (
// Equation(s):
// \u1|baud_cnt[27]~86_combout  = (\u1|baud_cnt [27] & (!\u1|baud_cnt[26]~85 )) # (!\u1|baud_cnt [27] & ((\u1|baud_cnt[26]~85 ) # (GND)))
// \u1|baud_cnt[27]~87  = CARRY((!\u1|baud_cnt[26]~85 ) # (!\u1|baud_cnt [27]))

	.dataa(\u1|baud_cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[26]~85 ),
	.combout(\u1|baud_cnt[27]~86_combout ),
	.cout(\u1|baud_cnt[27]~87 ));
// synopsys translate_off
defparam \u1|baud_cnt[27]~86 .lut_mask = 16'h5A5F;
defparam \u1|baud_cnt[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \u1|baud_cnt[27] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[27]~86_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[27] .is_wysiwyg = "true";
defparam \u1|baud_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cycloneive_lcell_comb \u1|baud_cnt[28]~88 (
// Equation(s):
// \u1|baud_cnt[28]~88_combout  = (\u1|baud_cnt [28] & (\u1|baud_cnt[27]~87  $ (GND))) # (!\u1|baud_cnt [28] & (!\u1|baud_cnt[27]~87  & VCC))
// \u1|baud_cnt[28]~89  = CARRY((\u1|baud_cnt [28] & !\u1|baud_cnt[27]~87 ))

	.dataa(gnd),
	.datab(\u1|baud_cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[27]~87 ),
	.combout(\u1|baud_cnt[28]~88_combout ),
	.cout(\u1|baud_cnt[28]~89 ));
// synopsys translate_off
defparam \u1|baud_cnt[28]~88 .lut_mask = 16'hC30C;
defparam \u1|baud_cnt[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N25
dffeas \u1|baud_cnt[28] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[28]~88_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[28] .is_wysiwyg = "true";
defparam \u1|baud_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneive_lcell_comb \u1|Equal1~5 (
// Equation(s):
// \u1|Equal1~5_combout  = (!\u1|baud_cnt [28] & (!\u1|baud_cnt [27] & (!\u1|baud_cnt [26] & !\u1|baud_cnt [25])))

	.dataa(\u1|baud_cnt [28]),
	.datab(\u1|baud_cnt [27]),
	.datac(\u1|baud_cnt [26]),
	.datad(\u1|baud_cnt [25]),
	.cin(gnd),
	.combout(\u1|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal1~5 .lut_mask = 16'h0001;
defparam \u1|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
cycloneive_lcell_comb \u1|baud_cnt[29]~90 (
// Equation(s):
// \u1|baud_cnt[29]~90_combout  = (\u1|baud_cnt [29] & (!\u1|baud_cnt[28]~89 )) # (!\u1|baud_cnt [29] & ((\u1|baud_cnt[28]~89 ) # (GND)))
// \u1|baud_cnt[29]~91  = CARRY((!\u1|baud_cnt[28]~89 ) # (!\u1|baud_cnt [29]))

	.dataa(\u1|baud_cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[28]~89 ),
	.combout(\u1|baud_cnt[29]~90_combout ),
	.cout(\u1|baud_cnt[29]~91 ));
// synopsys translate_off
defparam \u1|baud_cnt[29]~90 .lut_mask = 16'h5A5F;
defparam \u1|baud_cnt[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N27
dffeas \u1|baud_cnt[29] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[29]~90_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[29] .is_wysiwyg = "true";
defparam \u1|baud_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneive_lcell_comb \u1|baud_cnt[30]~92 (
// Equation(s):
// \u1|baud_cnt[30]~92_combout  = (\u1|baud_cnt [30] & (\u1|baud_cnt[29]~91  $ (GND))) # (!\u1|baud_cnt [30] & (!\u1|baud_cnt[29]~91  & VCC))
// \u1|baud_cnt[30]~93  = CARRY((\u1|baud_cnt [30] & !\u1|baud_cnt[29]~91 ))

	.dataa(gnd),
	.datab(\u1|baud_cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|baud_cnt[29]~91 ),
	.combout(\u1|baud_cnt[30]~92_combout ),
	.cout(\u1|baud_cnt[30]~93 ));
// synopsys translate_off
defparam \u1|baud_cnt[30]~92 .lut_mask = 16'hC30C;
defparam \u1|baud_cnt[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \u1|baud_cnt[30] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[30]~92_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[30] .is_wysiwyg = "true";
defparam \u1|baud_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneive_lcell_comb \u1|baud_cnt[31]~94 (
// Equation(s):
// \u1|baud_cnt[31]~94_combout  = \u1|baud_cnt [31] $ (\u1|baud_cnt[30]~93 )

	.dataa(\u1|baud_cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|baud_cnt[30]~93 ),
	.combout(\u1|baud_cnt[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u1|baud_cnt[31]~94 .lut_mask = 16'h5A5A;
defparam \u1|baud_cnt[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y5_N31
dffeas \u1|baud_cnt[31] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|baud_cnt[31]~94_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|baud_cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|baud_cnt[31] .is_wysiwyg = "true";
defparam \u1|baud_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
cycloneive_lcell_comb \u1|Equal1~6 (
// Equation(s):
// \u1|Equal1~6_combout  = (!\u1|baud_cnt [30] & (!\u1|baud_cnt [31] & !\u1|baud_cnt [29]))

	.dataa(gnd),
	.datab(\u1|baud_cnt [30]),
	.datac(\u1|baud_cnt [31]),
	.datad(\u1|baud_cnt [29]),
	.cin(gnd),
	.combout(\u1|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal1~6 .lut_mask = 16'h0003;
defparam \u1|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
cycloneive_lcell_comb \u1|Equal1~3 (
// Equation(s):
// \u1|Equal1~3_combout  = (!\u1|baud_cnt [23] & (!\u1|baud_cnt [22] & (!\u1|baud_cnt [21] & !\u1|baud_cnt [24])))

	.dataa(\u1|baud_cnt [23]),
	.datab(\u1|baud_cnt [22]),
	.datac(\u1|baud_cnt [21]),
	.datad(\u1|baud_cnt [24]),
	.cin(gnd),
	.combout(\u1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal1~3 .lut_mask = 16'h0001;
defparam \u1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cycloneive_lcell_comb \u1|Equal1~0 (
// Equation(s):
// \u1|Equal1~0_combout  = (\u1|baud_cnt [1] & (!\u1|baud_cnt [7] & (\u1|baud_cnt [0] & !\u1|baud_cnt [8])))

	.dataa(\u1|baud_cnt [1]),
	.datab(\u1|baud_cnt [7]),
	.datac(\u1|baud_cnt [0]),
	.datad(\u1|baud_cnt [8]),
	.cin(gnd),
	.combout(\u1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal1~0 .lut_mask = 16'h0020;
defparam \u1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
cycloneive_lcell_comb \u1|Equal1~1 (
// Equation(s):
// \u1|Equal1~1_combout  = (!\u1|baud_cnt [13] & (!\u1|baud_cnt [14] & (!\u1|baud_cnt [15] & !\u1|baud_cnt [16])))

	.dataa(\u1|baud_cnt [13]),
	.datab(\u1|baud_cnt [14]),
	.datac(\u1|baud_cnt [15]),
	.datad(\u1|baud_cnt [16]),
	.cin(gnd),
	.combout(\u1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal1~1 .lut_mask = 16'h0001;
defparam \u1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N12
cycloneive_lcell_comb \u1|Equal1~2 (
// Equation(s):
// \u1|Equal1~2_combout  = (!\u1|baud_cnt [18] & (!\u1|baud_cnt [19] & (!\u1|baud_cnt [20] & !\u1|baud_cnt [17])))

	.dataa(\u1|baud_cnt [18]),
	.datab(\u1|baud_cnt [19]),
	.datac(\u1|baud_cnt [20]),
	.datad(\u1|baud_cnt [17]),
	.cin(gnd),
	.combout(\u1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal1~2 .lut_mask = 16'h0001;
defparam \u1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
cycloneive_lcell_comb \u1|Equal1~4 (
// Equation(s):
// \u1|Equal1~4_combout  = (\u1|Equal1~3_combout  & (\u1|Equal1~0_combout  & (\u1|Equal1~1_combout  & \u1|Equal1~2_combout )))

	.dataa(\u1|Equal1~3_combout ),
	.datab(\u1|Equal1~0_combout ),
	.datac(\u1|Equal1~1_combout ),
	.datad(\u1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\u1|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal1~4 .lut_mask = 16'h8000;
defparam \u1|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
cycloneive_lcell_comb \u1|Equal1~7 (
// Equation(s):
// \u1|Equal1~7_combout  = (\u1|Equal1~5_combout  & (\u1|Equal1~6_combout  & \u1|Equal1~4_combout ))

	.dataa(\u1|Equal1~5_combout ),
	.datab(gnd),
	.datac(\u1|Equal1~6_combout ),
	.datad(\u1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\u1|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal1~7 .lut_mask = 16'hA000;
defparam \u1|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneive_lcell_comb \u1|Equal2~0 (
// Equation(s):
// \u1|Equal2~0_combout  = (\u1|baud_cnt [3] & (\u1|baud_cnt [5] & (!\u1|baud_cnt [4] & !\u1|baud_cnt [2])))

	.dataa(\u1|baud_cnt [3]),
	.datab(\u1|baud_cnt [5]),
	.datac(\u1|baud_cnt [4]),
	.datad(\u1|baud_cnt [2]),
	.cin(gnd),
	.combout(\u1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal2~0 .lut_mask = 16'h0008;
defparam \u1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
cycloneive_lcell_comb \u1|Equal2~1 (
// Equation(s):
// \u1|Equal2~1_combout  = (!\u1|baud_cnt [10] & (\u1|baud_cnt [11] & (!\u1|baud_cnt [6] & \u1|baud_cnt [9])))

	.dataa(\u1|baud_cnt [10]),
	.datab(\u1|baud_cnt [11]),
	.datac(\u1|baud_cnt [6]),
	.datad(\u1|baud_cnt [9]),
	.cin(gnd),
	.combout(\u1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal2~1 .lut_mask = 16'h0400;
defparam \u1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
cycloneive_lcell_comb \u1|Equal2~2 (
// Equation(s):
// \u1|Equal2~2_combout  = (\u1|Equal1~7_combout  & (\u1|Equal2~0_combout  & (\u1|Equal2~1_combout  & !\u1|baud_cnt [12])))

	.dataa(\u1|Equal1~7_combout ),
	.datab(\u1|Equal2~0_combout ),
	.datac(\u1|Equal2~1_combout ),
	.datad(\u1|baud_cnt [12]),
	.cin(gnd),
	.combout(\u1|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal2~2 .lut_mask = 16'h0080;
defparam \u1|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \u1|bit_flag (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Equal2~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_flag .is_wysiwyg = "true";
defparam \u1|bit_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
cycloneive_lcell_comb \u1|Add1~0 (
// Equation(s):
// \u1|Add1~0_combout  = (\u1|bit_cnt [0] & (\u1|bit_flag~q  $ (VCC))) # (!\u1|bit_cnt [0] & (\u1|bit_flag~q  & VCC))
// \u1|Add1~1  = CARRY((\u1|bit_cnt [0] & \u1|bit_flag~q ))

	.dataa(\u1|bit_cnt [0]),
	.datab(\u1|bit_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|Add1~0_combout ),
	.cout(\u1|Add1~1 ));
// synopsys translate_off
defparam \u1|Add1~0 .lut_mask = 16'h6688;
defparam \u1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneive_lcell_comb \u1|bit_cnt~0 (
// Equation(s):
// \u1|bit_cnt~0_combout  = (\u1|Add1~0_combout  & ((!\u1|always4~10_combout ) # (!\u1|always4~9_combout )))

	.dataa(gnd),
	.datab(\u1|Add1~0_combout ),
	.datac(\u1|always4~9_combout ),
	.datad(\u1|always4~10_combout ),
	.cin(gnd),
	.combout(\u1|bit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|bit_cnt~0 .lut_mask = 16'h0CCC;
defparam \u1|bit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N7
dffeas \u1|bit_cnt[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|bit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[0] .is_wysiwyg = "true";
defparam \u1|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
cycloneive_lcell_comb \u1|Add1~2 (
// Equation(s):
// \u1|Add1~2_combout  = (\u1|bit_cnt [1] & (!\u1|Add1~1 )) # (!\u1|bit_cnt [1] & ((\u1|Add1~1 ) # (GND)))
// \u1|Add1~3  = CARRY((!\u1|Add1~1 ) # (!\u1|bit_cnt [1]))

	.dataa(gnd),
	.datab(\u1|bit_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~1 ),
	.combout(\u1|Add1~2_combout ),
	.cout(\u1|Add1~3 ));
// synopsys translate_off
defparam \u1|Add1~2 .lut_mask = 16'h3C3F;
defparam \u1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N3
dffeas \u1|bit_cnt[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[1] .is_wysiwyg = "true";
defparam \u1|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneive_lcell_comb \u1|Add1~4 (
// Equation(s):
// \u1|Add1~4_combout  = (\u1|bit_cnt [2] & (\u1|Add1~3  $ (GND))) # (!\u1|bit_cnt [2] & (!\u1|Add1~3  & VCC))
// \u1|Add1~5  = CARRY((\u1|bit_cnt [2] & !\u1|Add1~3 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~3 ),
	.combout(\u1|Add1~4_combout ),
	.cout(\u1|Add1~5 ));
// synopsys translate_off
defparam \u1|Add1~4 .lut_mask = 16'hC30C;
defparam \u1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \u1|bit_cnt[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[2] .is_wysiwyg = "true";
defparam \u1|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneive_lcell_comb \u1|Add1~6 (
// Equation(s):
// \u1|Add1~6_combout  = (\u1|bit_cnt [3] & (!\u1|Add1~5 )) # (!\u1|bit_cnt [3] & ((\u1|Add1~5 ) # (GND)))
// \u1|Add1~7  = CARRY((!\u1|Add1~5 ) # (!\u1|bit_cnt [3]))

	.dataa(gnd),
	.datab(\u1|bit_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~5 ),
	.combout(\u1|Add1~6_combout ),
	.cout(\u1|Add1~7 ));
// synopsys translate_off
defparam \u1|Add1~6 .lut_mask = 16'h3C3F;
defparam \u1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
cycloneive_lcell_comb \u1|bit_cnt~1 (
// Equation(s):
// \u1|bit_cnt~1_combout  = (\u1|Add1~6_combout  & ((!\u1|always4~10_combout ) # (!\u1|always4~9_combout )))

	.dataa(gnd),
	.datab(\u1|Add1~6_combout ),
	.datac(\u1|always4~9_combout ),
	.datad(\u1|always4~10_combout ),
	.cin(gnd),
	.combout(\u1|bit_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|bit_cnt~1 .lut_mask = 16'h0CCC;
defparam \u1|bit_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N15
dffeas \u1|bit_cnt[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|bit_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[3] .is_wysiwyg = "true";
defparam \u1|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneive_lcell_comb \u1|Add1~8 (
// Equation(s):
// \u1|Add1~8_combout  = (\u1|bit_cnt [4] & (\u1|Add1~7  $ (GND))) # (!\u1|bit_cnt [4] & (!\u1|Add1~7  & VCC))
// \u1|Add1~9  = CARRY((\u1|bit_cnt [4] & !\u1|Add1~7 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~7 ),
	.combout(\u1|Add1~8_combout ),
	.cout(\u1|Add1~9 ));
// synopsys translate_off
defparam \u1|Add1~8 .lut_mask = 16'hC30C;
defparam \u1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N9
dffeas \u1|bit_cnt[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[4] .is_wysiwyg = "true";
defparam \u1|bit_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cycloneive_lcell_comb \u1|Add1~10 (
// Equation(s):
// \u1|Add1~10_combout  = (\u1|bit_cnt [5] & (!\u1|Add1~9 )) # (!\u1|bit_cnt [5] & ((\u1|Add1~9 ) # (GND)))
// \u1|Add1~11  = CARRY((!\u1|Add1~9 ) # (!\u1|bit_cnt [5]))

	.dataa(\u1|bit_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~9 ),
	.combout(\u1|Add1~10_combout ),
	.cout(\u1|Add1~11 ));
// synopsys translate_off
defparam \u1|Add1~10 .lut_mask = 16'h5A5F;
defparam \u1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N11
dffeas \u1|bit_cnt[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~10_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[5] .is_wysiwyg = "true";
defparam \u1|bit_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneive_lcell_comb \u1|Add1~12 (
// Equation(s):
// \u1|Add1~12_combout  = (\u1|bit_cnt [6] & (\u1|Add1~11  $ (GND))) # (!\u1|bit_cnt [6] & (!\u1|Add1~11  & VCC))
// \u1|Add1~13  = CARRY((\u1|bit_cnt [6] & !\u1|Add1~11 ))

	.dataa(\u1|bit_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~11 ),
	.combout(\u1|Add1~12_combout ),
	.cout(\u1|Add1~13 ));
// synopsys translate_off
defparam \u1|Add1~12 .lut_mask = 16'hA50A;
defparam \u1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \u1|bit_cnt[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[6] .is_wysiwyg = "true";
defparam \u1|bit_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneive_lcell_comb \u1|Add1~14 (
// Equation(s):
// \u1|Add1~14_combout  = (\u1|bit_cnt [7] & (!\u1|Add1~13 )) # (!\u1|bit_cnt [7] & ((\u1|Add1~13 ) # (GND)))
// \u1|Add1~15  = CARRY((!\u1|Add1~13 ) # (!\u1|bit_cnt [7]))

	.dataa(gnd),
	.datab(\u1|bit_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~13 ),
	.combout(\u1|Add1~14_combout ),
	.cout(\u1|Add1~15 ));
// synopsys translate_off
defparam \u1|Add1~14 .lut_mask = 16'h3C3F;
defparam \u1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N15
dffeas \u1|bit_cnt[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[7] .is_wysiwyg = "true";
defparam \u1|bit_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneive_lcell_comb \u1|Add1~16 (
// Equation(s):
// \u1|Add1~16_combout  = (\u1|bit_cnt [8] & (\u1|Add1~15  $ (GND))) # (!\u1|bit_cnt [8] & (!\u1|Add1~15  & VCC))
// \u1|Add1~17  = CARRY((\u1|bit_cnt [8] & !\u1|Add1~15 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~15 ),
	.combout(\u1|Add1~16_combout ),
	.cout(\u1|Add1~17 ));
// synopsys translate_off
defparam \u1|Add1~16 .lut_mask = 16'hC30C;
defparam \u1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \u1|bit_cnt[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~16_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[8] .is_wysiwyg = "true";
defparam \u1|bit_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneive_lcell_comb \u1|Add1~18 (
// Equation(s):
// \u1|Add1~18_combout  = (\u1|bit_cnt [9] & (!\u1|Add1~17 )) # (!\u1|bit_cnt [9] & ((\u1|Add1~17 ) # (GND)))
// \u1|Add1~19  = CARRY((!\u1|Add1~17 ) # (!\u1|bit_cnt [9]))

	.dataa(gnd),
	.datab(\u1|bit_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~17 ),
	.combout(\u1|Add1~18_combout ),
	.cout(\u1|Add1~19 ));
// synopsys translate_off
defparam \u1|Add1~18 .lut_mask = 16'h3C3F;
defparam \u1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \u1|bit_cnt[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~18_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[9] .is_wysiwyg = "true";
defparam \u1|bit_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneive_lcell_comb \u1|Add1~20 (
// Equation(s):
// \u1|Add1~20_combout  = (\u1|bit_cnt [10] & (\u1|Add1~19  $ (GND))) # (!\u1|bit_cnt [10] & (!\u1|Add1~19  & VCC))
// \u1|Add1~21  = CARRY((\u1|bit_cnt [10] & !\u1|Add1~19 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~19 ),
	.combout(\u1|Add1~20_combout ),
	.cout(\u1|Add1~21 ));
// synopsys translate_off
defparam \u1|Add1~20 .lut_mask = 16'hC30C;
defparam \u1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N21
dffeas \u1|bit_cnt[10] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~20_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[10] .is_wysiwyg = "true";
defparam \u1|bit_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneive_lcell_comb \u1|Add1~22 (
// Equation(s):
// \u1|Add1~22_combout  = (\u1|bit_cnt [11] & (!\u1|Add1~21 )) # (!\u1|bit_cnt [11] & ((\u1|Add1~21 ) # (GND)))
// \u1|Add1~23  = CARRY((!\u1|Add1~21 ) # (!\u1|bit_cnt [11]))

	.dataa(\u1|bit_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~21 ),
	.combout(\u1|Add1~22_combout ),
	.cout(\u1|Add1~23 ));
// synopsys translate_off
defparam \u1|Add1~22 .lut_mask = 16'h5A5F;
defparam \u1|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N23
dffeas \u1|bit_cnt[11] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~22_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[11] .is_wysiwyg = "true";
defparam \u1|bit_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneive_lcell_comb \u1|Add1~24 (
// Equation(s):
// \u1|Add1~24_combout  = (\u1|bit_cnt [12] & (\u1|Add1~23  $ (GND))) # (!\u1|bit_cnt [12] & (!\u1|Add1~23  & VCC))
// \u1|Add1~25  = CARRY((\u1|bit_cnt [12] & !\u1|Add1~23 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~23 ),
	.combout(\u1|Add1~24_combout ),
	.cout(\u1|Add1~25 ));
// synopsys translate_off
defparam \u1|Add1~24 .lut_mask = 16'hC30C;
defparam \u1|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N25
dffeas \u1|bit_cnt[12] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~24_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[12] .is_wysiwyg = "true";
defparam \u1|bit_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneive_lcell_comb \u1|Add1~26 (
// Equation(s):
// \u1|Add1~26_combout  = (\u1|bit_cnt [13] & (!\u1|Add1~25 )) # (!\u1|bit_cnt [13] & ((\u1|Add1~25 ) # (GND)))
// \u1|Add1~27  = CARRY((!\u1|Add1~25 ) # (!\u1|bit_cnt [13]))

	.dataa(\u1|bit_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~25 ),
	.combout(\u1|Add1~26_combout ),
	.cout(\u1|Add1~27 ));
// synopsys translate_off
defparam \u1|Add1~26 .lut_mask = 16'h5A5F;
defparam \u1|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N27
dffeas \u1|bit_cnt[13] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~26_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[13] .is_wysiwyg = "true";
defparam \u1|bit_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cycloneive_lcell_comb \u1|Add1~28 (
// Equation(s):
// \u1|Add1~28_combout  = (\u1|bit_cnt [14] & (\u1|Add1~27  $ (GND))) # (!\u1|bit_cnt [14] & (!\u1|Add1~27  & VCC))
// \u1|Add1~29  = CARRY((\u1|bit_cnt [14] & !\u1|Add1~27 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~27 ),
	.combout(\u1|Add1~28_combout ),
	.cout(\u1|Add1~29 ));
// synopsys translate_off
defparam \u1|Add1~28 .lut_mask = 16'hC30C;
defparam \u1|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N29
dffeas \u1|bit_cnt[14] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~28_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[14] .is_wysiwyg = "true";
defparam \u1|bit_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
cycloneive_lcell_comb \u1|Add1~30 (
// Equation(s):
// \u1|Add1~30_combout  = (\u1|bit_cnt [15] & (!\u1|Add1~29 )) # (!\u1|bit_cnt [15] & ((\u1|Add1~29 ) # (GND)))
// \u1|Add1~31  = CARRY((!\u1|Add1~29 ) # (!\u1|bit_cnt [15]))

	.dataa(\u1|bit_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~29 ),
	.combout(\u1|Add1~30_combout ),
	.cout(\u1|Add1~31 ));
// synopsys translate_off
defparam \u1|Add1~30 .lut_mask = 16'h5A5F;
defparam \u1|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N31
dffeas \u1|bit_cnt[15] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~30_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[15] .is_wysiwyg = "true";
defparam \u1|bit_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
cycloneive_lcell_comb \u1|Add1~32 (
// Equation(s):
// \u1|Add1~32_combout  = (\u1|bit_cnt [16] & (\u1|Add1~31  $ (GND))) # (!\u1|bit_cnt [16] & (!\u1|Add1~31  & VCC))
// \u1|Add1~33  = CARRY((\u1|bit_cnt [16] & !\u1|Add1~31 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~31 ),
	.combout(\u1|Add1~32_combout ),
	.cout(\u1|Add1~33 ));
// synopsys translate_off
defparam \u1|Add1~32 .lut_mask = 16'hC30C;
defparam \u1|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N1
dffeas \u1|bit_cnt[16] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~32_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[16] .is_wysiwyg = "true";
defparam \u1|bit_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
cycloneive_lcell_comb \u1|Add1~34 (
// Equation(s):
// \u1|Add1~34_combout  = (\u1|bit_cnt [17] & (!\u1|Add1~33 )) # (!\u1|bit_cnt [17] & ((\u1|Add1~33 ) # (GND)))
// \u1|Add1~35  = CARRY((!\u1|Add1~33 ) # (!\u1|bit_cnt [17]))

	.dataa(gnd),
	.datab(\u1|bit_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~33 ),
	.combout(\u1|Add1~34_combout ),
	.cout(\u1|Add1~35 ));
// synopsys translate_off
defparam \u1|Add1~34 .lut_mask = 16'h3C3F;
defparam \u1|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N3
dffeas \u1|bit_cnt[17] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[17] .is_wysiwyg = "true";
defparam \u1|bit_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneive_lcell_comb \u1|Add1~36 (
// Equation(s):
// \u1|Add1~36_combout  = (\u1|bit_cnt [18] & (\u1|Add1~35  $ (GND))) # (!\u1|bit_cnt [18] & (!\u1|Add1~35  & VCC))
// \u1|Add1~37  = CARRY((\u1|bit_cnt [18] & !\u1|Add1~35 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~35 ),
	.combout(\u1|Add1~36_combout ),
	.cout(\u1|Add1~37 ));
// synopsys translate_off
defparam \u1|Add1~36 .lut_mask = 16'hC30C;
defparam \u1|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N5
dffeas \u1|bit_cnt[18] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~36_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[18] .is_wysiwyg = "true";
defparam \u1|bit_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
cycloneive_lcell_comb \u1|Add1~38 (
// Equation(s):
// \u1|Add1~38_combout  = (\u1|bit_cnt [19] & (!\u1|Add1~37 )) # (!\u1|bit_cnt [19] & ((\u1|Add1~37 ) # (GND)))
// \u1|Add1~39  = CARRY((!\u1|Add1~37 ) # (!\u1|bit_cnt [19]))

	.dataa(\u1|bit_cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~37 ),
	.combout(\u1|Add1~38_combout ),
	.cout(\u1|Add1~39 ));
// synopsys translate_off
defparam \u1|Add1~38 .lut_mask = 16'h5A5F;
defparam \u1|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N7
dffeas \u1|bit_cnt[19] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~38_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[19] .is_wysiwyg = "true";
defparam \u1|bit_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
cycloneive_lcell_comb \u1|Add1~40 (
// Equation(s):
// \u1|Add1~40_combout  = (\u1|bit_cnt [20] & (\u1|Add1~39  $ (GND))) # (!\u1|bit_cnt [20] & (!\u1|Add1~39  & VCC))
// \u1|Add1~41  = CARRY((\u1|bit_cnt [20] & !\u1|Add1~39 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~39 ),
	.combout(\u1|Add1~40_combout ),
	.cout(\u1|Add1~41 ));
// synopsys translate_off
defparam \u1|Add1~40 .lut_mask = 16'hC30C;
defparam \u1|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N9
dffeas \u1|bit_cnt[20] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[20] .is_wysiwyg = "true";
defparam \u1|bit_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
cycloneive_lcell_comb \u1|Add1~42 (
// Equation(s):
// \u1|Add1~42_combout  = (\u1|bit_cnt [21] & (!\u1|Add1~41 )) # (!\u1|bit_cnt [21] & ((\u1|Add1~41 ) # (GND)))
// \u1|Add1~43  = CARRY((!\u1|Add1~41 ) # (!\u1|bit_cnt [21]))

	.dataa(\u1|bit_cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~41 ),
	.combout(\u1|Add1~42_combout ),
	.cout(\u1|Add1~43 ));
// synopsys translate_off
defparam \u1|Add1~42 .lut_mask = 16'h5A5F;
defparam \u1|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N11
dffeas \u1|bit_cnt[21] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[21] .is_wysiwyg = "true";
defparam \u1|bit_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
cycloneive_lcell_comb \u1|Add1~44 (
// Equation(s):
// \u1|Add1~44_combout  = (\u1|bit_cnt [22] & (\u1|Add1~43  $ (GND))) # (!\u1|bit_cnt [22] & (!\u1|Add1~43  & VCC))
// \u1|Add1~45  = CARRY((\u1|bit_cnt [22] & !\u1|Add1~43 ))

	.dataa(\u1|bit_cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~43 ),
	.combout(\u1|Add1~44_combout ),
	.cout(\u1|Add1~45 ));
// synopsys translate_off
defparam \u1|Add1~44 .lut_mask = 16'hA50A;
defparam \u1|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N13
dffeas \u1|bit_cnt[22] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~44_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[22] .is_wysiwyg = "true";
defparam \u1|bit_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
cycloneive_lcell_comb \u1|Add1~46 (
// Equation(s):
// \u1|Add1~46_combout  = (\u1|bit_cnt [23] & (!\u1|Add1~45 )) # (!\u1|bit_cnt [23] & ((\u1|Add1~45 ) # (GND)))
// \u1|Add1~47  = CARRY((!\u1|Add1~45 ) # (!\u1|bit_cnt [23]))

	.dataa(gnd),
	.datab(\u1|bit_cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~45 ),
	.combout(\u1|Add1~46_combout ),
	.cout(\u1|Add1~47 ));
// synopsys translate_off
defparam \u1|Add1~46 .lut_mask = 16'h3C3F;
defparam \u1|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N15
dffeas \u1|bit_cnt[23] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[23] .is_wysiwyg = "true";
defparam \u1|bit_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
cycloneive_lcell_comb \u1|Add1~48 (
// Equation(s):
// \u1|Add1~48_combout  = (\u1|bit_cnt [24] & (\u1|Add1~47  $ (GND))) # (!\u1|bit_cnt [24] & (!\u1|Add1~47  & VCC))
// \u1|Add1~49  = CARRY((\u1|bit_cnt [24] & !\u1|Add1~47 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~47 ),
	.combout(\u1|Add1~48_combout ),
	.cout(\u1|Add1~49 ));
// synopsys translate_off
defparam \u1|Add1~48 .lut_mask = 16'hC30C;
defparam \u1|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N17
dffeas \u1|bit_cnt[24] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~48_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[24] .is_wysiwyg = "true";
defparam \u1|bit_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N22
cycloneive_lcell_comb \u1|always4~3 (
// Equation(s):
// \u1|always4~3_combout  = (!\u1|bit_cnt [24] & (!\u1|bit_cnt [22] & (!\u1|bit_cnt [23] & !\u1|bit_cnt [21])))

	.dataa(\u1|bit_cnt [24]),
	.datab(\u1|bit_cnt [22]),
	.datac(\u1|bit_cnt [23]),
	.datad(\u1|bit_cnt [21]),
	.cin(gnd),
	.combout(\u1|always4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always4~3 .lut_mask = 16'h0001;
defparam \u1|always4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
cycloneive_lcell_comb \u1|always4~5 (
// Equation(s):
// \u1|always4~5_combout  = (!\u1|bit_cnt [13] & (!\u1|bit_cnt [16] & (!\u1|bit_cnt [15] & !\u1|bit_cnt [14])))

	.dataa(\u1|bit_cnt [13]),
	.datab(\u1|bit_cnt [16]),
	.datac(\u1|bit_cnt [15]),
	.datad(\u1|bit_cnt [14]),
	.cin(gnd),
	.combout(\u1|always4~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always4~5 .lut_mask = 16'h0001;
defparam \u1|always4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N8
cycloneive_lcell_comb \u1|always4~6 (
// Equation(s):
// \u1|always4~6_combout  = (!\u1|bit_cnt [10] & (!\u1|bit_cnt [12] & (!\u1|bit_cnt [9] & !\u1|bit_cnt [11])))

	.dataa(\u1|bit_cnt [10]),
	.datab(\u1|bit_cnt [12]),
	.datac(\u1|bit_cnt [9]),
	.datad(\u1|bit_cnt [11]),
	.cin(gnd),
	.combout(\u1|always4~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always4~6 .lut_mask = 16'h0001;
defparam \u1|always4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N26
cycloneive_lcell_comb \u1|always4~7 (
// Equation(s):
// \u1|always4~7_combout  = (!\u1|bit_cnt [6] & (!\u1|bit_cnt [7] & (!\u1|bit_cnt [8] & !\u1|bit_cnt [5])))

	.dataa(\u1|bit_cnt [6]),
	.datab(\u1|bit_cnt [7]),
	.datac(\u1|bit_cnt [8]),
	.datad(\u1|bit_cnt [5]),
	.cin(gnd),
	.combout(\u1|always4~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always4~7 .lut_mask = 16'h0001;
defparam \u1|always4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N20
cycloneive_lcell_comb \u1|always4~8 (
// Equation(s):
// \u1|always4~8_combout  = (\u1|always4~5_combout  & (\u1|always4~6_combout  & (\u1|always4~7_combout  & !\u1|bit_cnt [4])))

	.dataa(\u1|always4~5_combout ),
	.datab(\u1|always4~6_combout ),
	.datac(\u1|always4~7_combout ),
	.datad(\u1|bit_cnt [4]),
	.cin(gnd),
	.combout(\u1|always4~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always4~8 .lut_mask = 16'h0080;
defparam \u1|always4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
cycloneive_lcell_comb \u1|Add1~50 (
// Equation(s):
// \u1|Add1~50_combout  = (\u1|bit_cnt [25] & (!\u1|Add1~49 )) # (!\u1|bit_cnt [25] & ((\u1|Add1~49 ) # (GND)))
// \u1|Add1~51  = CARRY((!\u1|Add1~49 ) # (!\u1|bit_cnt [25]))

	.dataa(gnd),
	.datab(\u1|bit_cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~49 ),
	.combout(\u1|Add1~50_combout ),
	.cout(\u1|Add1~51 ));
// synopsys translate_off
defparam \u1|Add1~50 .lut_mask = 16'h3C3F;
defparam \u1|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N19
dffeas \u1|bit_cnt[25] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~50_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[25] .is_wysiwyg = "true";
defparam \u1|bit_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneive_lcell_comb \u1|Add1~52 (
// Equation(s):
// \u1|Add1~52_combout  = (\u1|bit_cnt [26] & (\u1|Add1~51  $ (GND))) # (!\u1|bit_cnt [26] & (!\u1|Add1~51  & VCC))
// \u1|Add1~53  = CARRY((\u1|bit_cnt [26] & !\u1|Add1~51 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~51 ),
	.combout(\u1|Add1~52_combout ),
	.cout(\u1|Add1~53 ));
// synopsys translate_off
defparam \u1|Add1~52 .lut_mask = 16'hC30C;
defparam \u1|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N21
dffeas \u1|bit_cnt[26] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~52_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[26] .is_wysiwyg = "true";
defparam \u1|bit_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
cycloneive_lcell_comb \u1|Add1~54 (
// Equation(s):
// \u1|Add1~54_combout  = (\u1|bit_cnt [27] & (!\u1|Add1~53 )) # (!\u1|bit_cnt [27] & ((\u1|Add1~53 ) # (GND)))
// \u1|Add1~55  = CARRY((!\u1|Add1~53 ) # (!\u1|bit_cnt [27]))

	.dataa(\u1|bit_cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~53 ),
	.combout(\u1|Add1~54_combout ),
	.cout(\u1|Add1~55 ));
// synopsys translate_off
defparam \u1|Add1~54 .lut_mask = 16'h5A5F;
defparam \u1|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N23
dffeas \u1|bit_cnt[27] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~54_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[27] .is_wysiwyg = "true";
defparam \u1|bit_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
cycloneive_lcell_comb \u1|Add1~56 (
// Equation(s):
// \u1|Add1~56_combout  = (\u1|bit_cnt [28] & (\u1|Add1~55  $ (GND))) # (!\u1|bit_cnt [28] & (!\u1|Add1~55  & VCC))
// \u1|Add1~57  = CARRY((\u1|bit_cnt [28] & !\u1|Add1~55 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~55 ),
	.combout(\u1|Add1~56_combout ),
	.cout(\u1|Add1~57 ));
// synopsys translate_off
defparam \u1|Add1~56 .lut_mask = 16'hC30C;
defparam \u1|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N25
dffeas \u1|bit_cnt[28] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~56_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[28] .is_wysiwyg = "true";
defparam \u1|bit_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
cycloneive_lcell_comb \u1|Add1~58 (
// Equation(s):
// \u1|Add1~58_combout  = (\u1|bit_cnt [29] & (!\u1|Add1~57 )) # (!\u1|bit_cnt [29] & ((\u1|Add1~57 ) # (GND)))
// \u1|Add1~59  = CARRY((!\u1|Add1~57 ) # (!\u1|bit_cnt [29]))

	.dataa(\u1|bit_cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~57 ),
	.combout(\u1|Add1~58_combout ),
	.cout(\u1|Add1~59 ));
// synopsys translate_off
defparam \u1|Add1~58 .lut_mask = 16'h5A5F;
defparam \u1|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N27
dffeas \u1|bit_cnt[29] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~58_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[29] .is_wysiwyg = "true";
defparam \u1|bit_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
cycloneive_lcell_comb \u1|Add1~60 (
// Equation(s):
// \u1|Add1~60_combout  = (\u1|bit_cnt [30] & (\u1|Add1~59  $ (GND))) # (!\u1|bit_cnt [30] & (!\u1|Add1~59  & VCC))
// \u1|Add1~61  = CARRY((\u1|bit_cnt [30] & !\u1|Add1~59 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add1~59 ),
	.combout(\u1|Add1~60_combout ),
	.cout(\u1|Add1~61 ));
// synopsys translate_off
defparam \u1|Add1~60 .lut_mask = 16'hC30C;
defparam \u1|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N29
dffeas \u1|bit_cnt[30] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~60_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[30] .is_wysiwyg = "true";
defparam \u1|bit_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N12
cycloneive_lcell_comb \u1|always4~0 (
// Equation(s):
// \u1|always4~0_combout  = (!\u1|bit_cnt [29] & !\u1|bit_cnt [30])

	.dataa(gnd),
	.datab(\u1|bit_cnt [29]),
	.datac(gnd),
	.datad(\u1|bit_cnt [30]),
	.cin(gnd),
	.combout(\u1|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always4~0 .lut_mask = 16'h0033;
defparam \u1|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N2
cycloneive_lcell_comb \u1|always4~1 (
// Equation(s):
// \u1|always4~1_combout  = (!\u1|bit_cnt [25] & (!\u1|bit_cnt [27] & (!\u1|bit_cnt [26] & !\u1|bit_cnt [28])))

	.dataa(\u1|bit_cnt [25]),
	.datab(\u1|bit_cnt [27]),
	.datac(\u1|bit_cnt [26]),
	.datad(\u1|bit_cnt [28]),
	.cin(gnd),
	.combout(\u1|always4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always4~1 .lut_mask = 16'h0001;
defparam \u1|always4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
cycloneive_lcell_comb \u1|Add1~62 (
// Equation(s):
// \u1|Add1~62_combout  = \u1|bit_cnt [31] $ (\u1|Add1~61 )

	.dataa(\u1|bit_cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|Add1~61 ),
	.combout(\u1|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add1~62 .lut_mask = 16'h5A5A;
defparam \u1|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N31
dffeas \u1|bit_cnt[31] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|Add1~62_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|bit_cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|bit_cnt[31] .is_wysiwyg = "true";
defparam \u1|bit_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N4
cycloneive_lcell_comb \u1|always4~2 (
// Equation(s):
// \u1|always4~2_combout  = (\u1|always4~0_combout  & (\u1|always4~1_combout  & (!\u1|bit_cnt [31] & \u1|bit_flag~q )))

	.dataa(\u1|always4~0_combout ),
	.datab(\u1|always4~1_combout ),
	.datac(\u1|bit_cnt [31]),
	.datad(\u1|bit_flag~q ),
	.cin(gnd),
	.combout(\u1|always4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always4~2 .lut_mask = 16'h0800;
defparam \u1|always4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N0
cycloneive_lcell_comb \u1|always4~4 (
// Equation(s):
// \u1|always4~4_combout  = (!\u1|bit_cnt [17] & (!\u1|bit_cnt [18] & (!\u1|bit_cnt [20] & !\u1|bit_cnt [19])))

	.dataa(\u1|bit_cnt [17]),
	.datab(\u1|bit_cnt [18]),
	.datac(\u1|bit_cnt [20]),
	.datad(\u1|bit_cnt [19]),
	.cin(gnd),
	.combout(\u1|always4~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always4~4 .lut_mask = 16'h0001;
defparam \u1|always4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N10
cycloneive_lcell_comb \u1|always4~9 (
// Equation(s):
// \u1|always4~9_combout  = (\u1|always4~3_combout  & (\u1|always4~8_combout  & (\u1|always4~2_combout  & \u1|always4~4_combout )))

	.dataa(\u1|always4~3_combout ),
	.datab(\u1|always4~8_combout ),
	.datac(\u1|always4~2_combout ),
	.datad(\u1|always4~4_combout ),
	.cin(gnd),
	.combout(\u1|always4~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always4~9 .lut_mask = 16'h8000;
defparam \u1|always4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
cycloneive_lcell_comb \u1|always4~11 (
// Equation(s):
// \u1|always4~11_combout  = (\u1|always4~9_combout  & \u1|always4~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|always4~9_combout ),
	.datad(\u1|always4~10_combout ),
	.cin(gnd),
	.combout(\u1|always4~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always4~11 .lut_mask = 16'hF000;
defparam \u1|always4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N9
dffeas \u1|rx_flag (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|always4~11_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rx_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rx_flag .is_wysiwyg = "true";
defparam \u1|rx_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N9
dffeas \u1|valid_flag (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|rx_flag~q ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|valid_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|valid_flag .is_wysiwyg = "true";
defparam \u1|valid_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb \u2|Add2~0 (
// Equation(s):
// \u2|Add2~0_combout  = (\u1|valid_flag~q  & (\u2|col_cnt [0] $ (VCC))) # (!\u1|valid_flag~q  & (\u2|col_cnt [0] & VCC))
// \u2|Add2~1  = CARRY((\u1|valid_flag~q  & \u2|col_cnt [0]))

	.dataa(\u1|valid_flag~q ),
	.datab(\u2|col_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Add2~0_combout ),
	.cout(\u2|Add2~1 ));
// synopsys translate_off
defparam \u2|Add2~0 .lut_mask = 16'h6688;
defparam \u2|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N15
dffeas \u2|col_cnt[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|Add2~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|col_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|col_cnt[0] .is_wysiwyg = "true";
defparam \u2|col_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb \u2|Add2~2 (
// Equation(s):
// \u2|Add2~2_combout  = (\u2|col_cnt [1] & (!\u2|Add2~1 )) # (!\u2|col_cnt [1] & ((\u2|Add2~1 ) # (GND)))
// \u2|Add2~3  = CARRY((!\u2|Add2~1 ) # (!\u2|col_cnt [1]))

	.dataa(gnd),
	.datab(\u2|col_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add2~1 ),
	.combout(\u2|Add2~2_combout ),
	.cout(\u2|Add2~3 ));
// synopsys translate_off
defparam \u2|Add2~2 .lut_mask = 16'h3C3F;
defparam \u2|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N17
dffeas \u2|col_cnt[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|Add2~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|col_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|col_cnt[1] .is_wysiwyg = "true";
defparam \u2|col_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneive_lcell_comb \u2|Add2~4 (
// Equation(s):
// \u2|Add2~4_combout  = (\u2|col_cnt [2] & (\u2|Add2~3  $ (GND))) # (!\u2|col_cnt [2] & (!\u2|Add2~3  & VCC))
// \u2|Add2~5  = CARRY((\u2|col_cnt [2] & !\u2|Add2~3 ))

	.dataa(\u2|col_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add2~3 ),
	.combout(\u2|Add2~4_combout ),
	.cout(\u2|Add2~5 ));
// synopsys translate_off
defparam \u2|Add2~4 .lut_mask = 16'hA50A;
defparam \u2|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneive_lcell_comb \u2|Add2~6 (
// Equation(s):
// \u2|Add2~6_combout  = (\u2|col_cnt [3] & (!\u2|Add2~5 )) # (!\u2|col_cnt [3] & ((\u2|Add2~5 ) # (GND)))
// \u2|Add2~7  = CARRY((!\u2|Add2~5 ) # (!\u2|col_cnt [3]))

	.dataa(gnd),
	.datab(\u2|col_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add2~5 ),
	.combout(\u2|Add2~6_combout ),
	.cout(\u2|Add2~7 ));
// synopsys translate_off
defparam \u2|Add2~6 .lut_mask = 16'h3C3F;
defparam \u2|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N21
dffeas \u2|col_cnt[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|Add2~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|col_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|col_cnt[3] .is_wysiwyg = "true";
defparam \u2|col_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \u2|Add2~8 (
// Equation(s):
// \u2|Add2~8_combout  = (\u2|col_cnt [4] & (\u2|Add2~7  $ (GND))) # (!\u2|col_cnt [4] & (!\u2|Add2~7  & VCC))
// \u2|Add2~9  = CARRY((\u2|col_cnt [4] & !\u2|Add2~7 ))

	.dataa(\u2|col_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add2~7 ),
	.combout(\u2|Add2~8_combout ),
	.cout(\u2|Add2~9 ));
// synopsys translate_off
defparam \u2|Add2~8 .lut_mask = 16'hA50A;
defparam \u2|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneive_lcell_comb \u2|col_cnt~2 (
// Equation(s):
// \u2|col_cnt~2_combout  = (\u2|Add2~8_combout  & (((!\u2|always1~0_combout ) # (!\u2|col_cnt [0])) # (!\u2|always1~1_combout )))

	.dataa(\u2|always1~1_combout ),
	.datab(\u2|col_cnt [0]),
	.datac(\u2|Add2~8_combout ),
	.datad(\u2|always1~0_combout ),
	.cin(gnd),
	.combout(\u2|col_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|col_cnt~2 .lut_mask = 16'h70F0;
defparam \u2|col_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \u2|col_cnt[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|col_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|col_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|col_cnt[4] .is_wysiwyg = "true";
defparam \u2|col_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb \u2|Add2~10 (
// Equation(s):
// \u2|Add2~10_combout  = (\u2|col_cnt [5] & (!\u2|Add2~9 )) # (!\u2|col_cnt [5] & ((\u2|Add2~9 ) # (GND)))
// \u2|Add2~11  = CARRY((!\u2|Add2~9 ) # (!\u2|col_cnt [5]))

	.dataa(gnd),
	.datab(\u2|col_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add2~9 ),
	.combout(\u2|Add2~10_combout ),
	.cout(\u2|Add2~11 ));
// synopsys translate_off
defparam \u2|Add2~10 .lut_mask = 16'h3C3F;
defparam \u2|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneive_lcell_comb \u2|col_cnt~1 (
// Equation(s):
// \u2|col_cnt~1_combout  = (\u2|Add2~10_combout  & (((!\u2|col_cnt [0]) # (!\u2|always1~0_combout )) # (!\u2|always1~1_combout )))

	.dataa(\u2|always1~1_combout ),
	.datab(\u2|always1~0_combout ),
	.datac(\u2|col_cnt [0]),
	.datad(\u2|Add2~10_combout ),
	.cin(gnd),
	.combout(\u2|col_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|col_cnt~1 .lut_mask = 16'h7F00;
defparam \u2|col_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N3
dffeas \u2|col_cnt[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|col_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|col_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|col_cnt[5] .is_wysiwyg = "true";
defparam \u2|col_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneive_lcell_comb \u2|Add2~12 (
// Equation(s):
// \u2|Add2~12_combout  = (\u2|col_cnt [6] & (\u2|Add2~11  $ (GND))) # (!\u2|col_cnt [6] & (!\u2|Add2~11  & VCC))
// \u2|Add2~13  = CARRY((\u2|col_cnt [6] & !\u2|Add2~11 ))

	.dataa(\u2|col_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add2~11 ),
	.combout(\u2|Add2~12_combout ),
	.cout(\u2|Add2~13 ));
// synopsys translate_off
defparam \u2|Add2~12 .lut_mask = 16'hA50A;
defparam \u2|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N27
dffeas \u2|col_cnt[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|Add2~12_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|col_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|col_cnt[6] .is_wysiwyg = "true";
defparam \u2|col_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \u2|Add2~14 (
// Equation(s):
// \u2|Add2~14_combout  = \u2|col_cnt [7] $ (\u2|Add2~13 )

	.dataa(gnd),
	.datab(\u2|col_cnt [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|Add2~13 ),
	.combout(\u2|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Add2~14 .lut_mask = 16'h3C3C;
defparam \u2|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb \u2|col_cnt~0 (
// Equation(s):
// \u2|col_cnt~0_combout  = (\u2|Add2~14_combout  & (((!\u2|col_cnt [0]) # (!\u2|always1~0_combout )) # (!\u2|always1~1_combout )))

	.dataa(\u2|always1~1_combout ),
	.datab(\u2|always1~0_combout ),
	.datac(\u2|col_cnt [0]),
	.datad(\u2|Add2~14_combout ),
	.cin(gnd),
	.combout(\u2|col_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|col_cnt~0 .lut_mask = 16'h7F00;
defparam \u2|col_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N9
dffeas \u2|col_cnt[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|col_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|col_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|col_cnt[7] .is_wysiwyg = "true";
defparam \u2|col_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \u2|always1~0 (
// Equation(s):
// \u2|always1~0_combout  = (!\u2|col_cnt [6] & (\u1|valid_flag~q  & (\u2|col_cnt [7] & \u2|col_cnt [5])))

	.dataa(\u2|col_cnt [6]),
	.datab(\u1|valid_flag~q ),
	.datac(\u2|col_cnt [7]),
	.datad(\u2|col_cnt [5]),
	.cin(gnd),
	.combout(\u2|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always1~0 .lut_mask = 16'h4000;
defparam \u2|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb \u2|col_cnt~3 (
// Equation(s):
// \u2|col_cnt~3_combout  = (\u2|Add2~4_combout  & (((!\u2|col_cnt [0]) # (!\u2|always1~0_combout )) # (!\u2|always1~1_combout )))

	.dataa(\u2|always1~1_combout ),
	.datab(\u2|always1~0_combout ),
	.datac(\u2|col_cnt [0]),
	.datad(\u2|Add2~4_combout ),
	.cin(gnd),
	.combout(\u2|col_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|col_cnt~3 .lut_mask = 16'h7F00;
defparam \u2|col_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N13
dffeas \u2|col_cnt[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|col_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|col_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|col_cnt[2] .is_wysiwyg = "true";
defparam \u2|col_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneive_lcell_comb \u2|always1~1 (
// Equation(s):
// \u2|always1~1_combout  = (!\u2|col_cnt [2] & (!\u2|col_cnt [3] & (\u2|col_cnt [4] & \u2|col_cnt [1])))

	.dataa(\u2|col_cnt [2]),
	.datab(\u2|col_cnt [3]),
	.datac(\u2|col_cnt [4]),
	.datad(\u2|col_cnt [1]),
	.cin(gnd),
	.combout(\u2|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always1~1 .lut_mask = 16'h1000;
defparam \u2|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneive_lcell_comb \u2|always1~2 (
// Equation(s):
// \u2|always1~2_combout  = (\u2|always1~1_combout  & (\u2|col_cnt [0] & \u2|always1~0_combout ))

	.dataa(\u2|always1~1_combout ),
	.datab(gnd),
	.datac(\u2|col_cnt [0]),
	.datad(\u2|always1~0_combout ),
	.cin(gnd),
	.combout(\u2|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always1~2 .lut_mask = 16'hA000;
defparam \u2|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \u2|Add3~0 (
// Equation(s):
// \u2|Add3~0_combout  = \u2|row_cnt [0] $ (VCC)
// \u2|Add3~1  = CARRY(\u2|row_cnt [0])

	.dataa(\u2|row_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Add3~0_combout ),
	.cout(\u2|Add3~1 ));
// synopsys translate_off
defparam \u2|Add3~0 .lut_mask = 16'h55AA;
defparam \u2|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \u2|row_cnt[0]~8 (
// Equation(s):
// \u2|row_cnt[0]~8_combout  = (\u2|Add3~0_combout  & (((\u2|row_cnt [0] & !\u2|always1~2_combout )) # (!\u2|row_cnt[7]~0_combout ))) # (!\u2|Add3~0_combout  & (((\u2|row_cnt [0] & !\u2|always1~2_combout ))))

	.dataa(\u2|Add3~0_combout ),
	.datab(\u2|row_cnt[7]~0_combout ),
	.datac(\u2|row_cnt [0]),
	.datad(\u2|always1~2_combout ),
	.cin(gnd),
	.combout(\u2|row_cnt[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u2|row_cnt[0]~8 .lut_mask = 16'h22F2;
defparam \u2|row_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \u2|row_cnt[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|row_cnt[0]~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|row_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|row_cnt[0] .is_wysiwyg = "true";
defparam \u2|row_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \u2|Add3~2 (
// Equation(s):
// \u2|Add3~2_combout  = (\u2|row_cnt [1] & (!\u2|Add3~1 )) # (!\u2|row_cnt [1] & ((\u2|Add3~1 ) # (GND)))
// \u2|Add3~3  = CARRY((!\u2|Add3~1 ) # (!\u2|row_cnt [1]))

	.dataa(\u2|row_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add3~1 ),
	.combout(\u2|Add3~2_combout ),
	.cout(\u2|Add3~3 ));
// synopsys translate_off
defparam \u2|Add3~2 .lut_mask = 16'h5A5F;
defparam \u2|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \u2|Add3~4 (
// Equation(s):
// \u2|Add3~4_combout  = (\u2|row_cnt [2] & (\u2|Add3~3  $ (GND))) # (!\u2|row_cnt [2] & (!\u2|Add3~3  & VCC))
// \u2|Add3~5  = CARRY((\u2|row_cnt [2] & !\u2|Add3~3 ))

	.dataa(\u2|row_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add3~3 ),
	.combout(\u2|Add3~4_combout ),
	.cout(\u2|Add3~5 ));
// synopsys translate_off
defparam \u2|Add3~4 .lut_mask = 16'hA50A;
defparam \u2|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \u2|row_cnt[2]~5 (
// Equation(s):
// \u2|row_cnt[2]~5_combout  = (\u2|Add3~4_combout  & (((\u2|row_cnt [2] & !\u2|always1~2_combout )) # (!\u2|row_cnt[7]~0_combout ))) # (!\u2|Add3~4_combout  & (((\u2|row_cnt [2] & !\u2|always1~2_combout ))))

	.dataa(\u2|Add3~4_combout ),
	.datab(\u2|row_cnt[7]~0_combout ),
	.datac(\u2|row_cnt [2]),
	.datad(\u2|always1~2_combout ),
	.cin(gnd),
	.combout(\u2|row_cnt[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u2|row_cnt[2]~5 .lut_mask = 16'h22F2;
defparam \u2|row_cnt[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N13
dffeas \u2|row_cnt[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|row_cnt[2]~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|row_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|row_cnt[2] .is_wysiwyg = "true";
defparam \u2|row_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \u2|Add3~6 (
// Equation(s):
// \u2|Add3~6_combout  = (\u2|row_cnt [3] & (!\u2|Add3~5 )) # (!\u2|row_cnt [3] & ((\u2|Add3~5 ) # (GND)))
// \u2|Add3~7  = CARRY((!\u2|Add3~5 ) # (!\u2|row_cnt [3]))

	.dataa(gnd),
	.datab(\u2|row_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add3~5 ),
	.combout(\u2|Add3~6_combout ),
	.cout(\u2|Add3~7 ));
// synopsys translate_off
defparam \u2|Add3~6 .lut_mask = 16'h3C3F;
defparam \u2|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneive_lcell_comb \u2|row_cnt[3]~4 (
// Equation(s):
// \u2|row_cnt[3]~4_combout  = (\u2|always1~2_combout  & (!\u2|row_cnt[7]~0_combout  & ((\u2|Add3~6_combout )))) # (!\u2|always1~2_combout  & ((\u2|row_cnt [3]) # ((!\u2|row_cnt[7]~0_combout  & \u2|Add3~6_combout ))))

	.dataa(\u2|always1~2_combout ),
	.datab(\u2|row_cnt[7]~0_combout ),
	.datac(\u2|row_cnt [3]),
	.datad(\u2|Add3~6_combout ),
	.cin(gnd),
	.combout(\u2|row_cnt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|row_cnt[3]~4 .lut_mask = 16'h7350;
defparam \u2|row_cnt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N3
dffeas \u2|row_cnt[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|row_cnt[3]~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|row_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|row_cnt[3] .is_wysiwyg = "true";
defparam \u2|row_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \u2|Add3~8 (
// Equation(s):
// \u2|Add3~8_combout  = (\u2|row_cnt [4] & (\u2|Add3~7  $ (GND))) # (!\u2|row_cnt [4] & (!\u2|Add3~7  & VCC))
// \u2|Add3~9  = CARRY((\u2|row_cnt [4] & !\u2|Add3~7 ))

	.dataa(gnd),
	.datab(\u2|row_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add3~7 ),
	.combout(\u2|Add3~8_combout ),
	.cout(\u2|Add3~9 ));
// synopsys translate_off
defparam \u2|Add3~8 .lut_mask = 16'hC30C;
defparam \u2|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \u2|row_cnt[4]~1 (
// Equation(s):
// \u2|row_cnt[4]~1_combout  = (\u2|Add3~8_combout  & (((\u2|row_cnt [4] & !\u2|always1~2_combout )) # (!\u2|row_cnt[7]~0_combout ))) # (!\u2|Add3~8_combout  & (((\u2|row_cnt [4] & !\u2|always1~2_combout ))))

	.dataa(\u2|Add3~8_combout ),
	.datab(\u2|row_cnt[7]~0_combout ),
	.datac(\u2|row_cnt [4]),
	.datad(\u2|always1~2_combout ),
	.cin(gnd),
	.combout(\u2|row_cnt[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|row_cnt[4]~1 .lut_mask = 16'h22F2;
defparam \u2|row_cnt[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N9
dffeas \u2|row_cnt[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|row_cnt[4]~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|row_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|row_cnt[4] .is_wysiwyg = "true";
defparam \u2|row_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \u2|Add3~10 (
// Equation(s):
// \u2|Add3~10_combout  = (\u2|row_cnt [5] & (!\u2|Add3~9 )) # (!\u2|row_cnt [5] & ((\u2|Add3~9 ) # (GND)))
// \u2|Add3~11  = CARRY((!\u2|Add3~9 ) # (!\u2|row_cnt [5]))

	.dataa(gnd),
	.datab(\u2|row_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add3~9 ),
	.combout(\u2|Add3~10_combout ),
	.cout(\u2|Add3~11 ));
// synopsys translate_off
defparam \u2|Add3~10 .lut_mask = 16'h3C3F;
defparam \u2|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \u2|row_cnt[5]~7 (
// Equation(s):
// \u2|row_cnt[5]~7_combout  = (\u2|always1~2_combout  & (!\u2|row_cnt[7]~0_combout  & ((\u2|Add3~10_combout )))) # (!\u2|always1~2_combout  & ((\u2|row_cnt [5]) # ((!\u2|row_cnt[7]~0_combout  & \u2|Add3~10_combout ))))

	.dataa(\u2|always1~2_combout ),
	.datab(\u2|row_cnt[7]~0_combout ),
	.datac(\u2|row_cnt [5]),
	.datad(\u2|Add3~10_combout ),
	.cin(gnd),
	.combout(\u2|row_cnt[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u2|row_cnt[5]~7 .lut_mask = 16'h7350;
defparam \u2|row_cnt[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \u2|row_cnt[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|row_cnt[5]~7_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|row_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|row_cnt[5] .is_wysiwyg = "true";
defparam \u2|row_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \u2|Add3~12 (
// Equation(s):
// \u2|Add3~12_combout  = (\u2|row_cnt [6] & (\u2|Add3~11  $ (GND))) # (!\u2|row_cnt [6] & (!\u2|Add3~11  & VCC))
// \u2|Add3~13  = CARRY((\u2|row_cnt [6] & !\u2|Add3~11 ))

	.dataa(gnd),
	.datab(\u2|row_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add3~11 ),
	.combout(\u2|Add3~12_combout ),
	.cout(\u2|Add3~13 ));
// synopsys translate_off
defparam \u2|Add3~12 .lut_mask = 16'hC30C;
defparam \u2|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \u2|row_cnt[6]~3 (
// Equation(s):
// \u2|row_cnt[6]~3_combout  = (\u2|Add3~12_combout  & (((\u2|row_cnt [6] & !\u2|always1~2_combout )) # (!\u2|row_cnt[7]~0_combout ))) # (!\u2|Add3~12_combout  & (((\u2|row_cnt [6] & !\u2|always1~2_combout ))))

	.dataa(\u2|Add3~12_combout ),
	.datab(\u2|row_cnt[7]~0_combout ),
	.datac(\u2|row_cnt [6]),
	.datad(\u2|always1~2_combout ),
	.cin(gnd),
	.combout(\u2|row_cnt[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|row_cnt[6]~3 .lut_mask = 16'h22F2;
defparam \u2|row_cnt[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \u2|row_cnt[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|row_cnt[6]~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|row_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|row_cnt[6] .is_wysiwyg = "true";
defparam \u2|row_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \u2|always2~0 (
// Equation(s):
// \u2|always2~0_combout  = (!\u2|row_cnt [3] & (!\u2|row_cnt [2] & !\u2|row_cnt [6]))

	.dataa(\u2|row_cnt [3]),
	.datab(\u2|row_cnt [2]),
	.datac(\u2|row_cnt [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always2~0 .lut_mask = 16'h0101;
defparam \u2|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \u2|always2~1 (
// Equation(s):
// \u2|always2~1_combout  = (\u2|row_cnt [5] & (\u2|row_cnt [4] & (\u2|row_cnt [1] & \u2|row_cnt [0])))

	.dataa(\u2|row_cnt [5]),
	.datab(\u2|row_cnt [4]),
	.datac(\u2|row_cnt [1]),
	.datad(\u2|row_cnt [0]),
	.cin(gnd),
	.combout(\u2|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always2~1 .lut_mask = 16'h8000;
defparam \u2|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \u2|Add3~14 (
// Equation(s):
// \u2|Add3~14_combout  = \u2|Add3~13  $ (\u2|row_cnt [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|row_cnt [7]),
	.cin(\u2|Add3~13 ),
	.combout(\u2|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Add3~14 .lut_mask = 16'h0FF0;
defparam \u2|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \u2|row_cnt[7]~6 (
// Equation(s):
// \u2|row_cnt[7]~6_combout  = (\u2|always1~2_combout  & (!\u2|row_cnt[7]~0_combout  & ((\u2|Add3~14_combout )))) # (!\u2|always1~2_combout  & ((\u2|row_cnt [7]) # ((!\u2|row_cnt[7]~0_combout  & \u2|Add3~14_combout ))))

	.dataa(\u2|always1~2_combout ),
	.datab(\u2|row_cnt[7]~0_combout ),
	.datac(\u2|row_cnt [7]),
	.datad(\u2|Add3~14_combout ),
	.cin(gnd),
	.combout(\u2|row_cnt[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u2|row_cnt[7]~6 .lut_mask = 16'h7350;
defparam \u2|row_cnt[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N11
dffeas \u2|row_cnt[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|row_cnt[7]~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|row_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|row_cnt[7] .is_wysiwyg = "true";
defparam \u2|row_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \u2|row_cnt[7]~0 (
// Equation(s):
// \u2|row_cnt[7]~0_combout  = ((\u2|always2~0_combout  & (\u2|always2~1_combout  & \u2|row_cnt [7]))) # (!\u2|always1~2_combout )

	.dataa(\u2|always2~0_combout ),
	.datab(\u2|always2~1_combout ),
	.datac(\u2|row_cnt [7]),
	.datad(\u2|always1~2_combout ),
	.cin(gnd),
	.combout(\u2|row_cnt[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|row_cnt[7]~0 .lut_mask = 16'h80FF;
defparam \u2|row_cnt[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \u2|row_cnt[1]~2 (
// Equation(s):
// \u2|row_cnt[1]~2_combout  = (\u2|always1~2_combout  & (!\u2|row_cnt[7]~0_combout  & ((\u2|Add3~2_combout )))) # (!\u2|always1~2_combout  & ((\u2|row_cnt [1]) # ((!\u2|row_cnt[7]~0_combout  & \u2|Add3~2_combout ))))

	.dataa(\u2|always1~2_combout ),
	.datab(\u2|row_cnt[7]~0_combout ),
	.datac(\u2|row_cnt [1]),
	.datad(\u2|Add3~2_combout ),
	.cin(gnd),
	.combout(\u2|row_cnt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|row_cnt[1]~2 .lut_mask = 16'h7350;
defparam \u2|row_cnt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N31
dffeas \u2|row_cnt[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|row_cnt[1]~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|row_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|row_cnt[1] .is_wysiwyg = "true";
defparam \u2|row_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \u2|always7~0 (
// Equation(s):
// \u2|always7~0_combout  = (!\u2|row_cnt [7] & ((\u2|row_cnt [1]) # ((\u2|row_cnt [4]) # (!\u2|always2~0_combout ))))

	.dataa(\u2|row_cnt [1]),
	.datab(\u2|row_cnt [7]),
	.datac(\u2|row_cnt [4]),
	.datad(\u2|always2~0_combout ),
	.cin(gnd),
	.combout(\u2|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always7~0 .lut_mask = 16'h3233;
defparam \u2|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \u2|always5~0 (
// Equation(s):
// \u2|always5~0_combout  = (!\u2|row_cnt [3] & !\u2|row_cnt [2])

	.dataa(\u2|row_cnt [3]),
	.datab(gnd),
	.datac(\u2|row_cnt [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always5~0 .lut_mask = 16'h0505;
defparam \u2|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \u2|always7~1 (
// Equation(s):
// \u2|always7~1_combout  = (\u2|row_cnt [4] & ((\u2|always5~0_combout ) # ((!\u2|row_cnt [5])))) # (!\u2|row_cnt [4] & ((\u2|row_cnt [7]) # ((\u2|always5~0_combout  & \u2|row_cnt [5]))))

	.dataa(\u2|always5~0_combout ),
	.datab(\u2|row_cnt [4]),
	.datac(\u2|row_cnt [7]),
	.datad(\u2|row_cnt [5]),
	.cin(gnd),
	.combout(\u2|always7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always7~1 .lut_mask = 16'hBAFC;
defparam \u2|always7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \u2|always7~2 (
// Equation(s):
// \u2|always7~2_combout  = (\u1|valid_flag~q  & ((\u2|always7~0_combout ) # ((!\u2|row_cnt [6] & \u2|always7~1_combout ))))

	.dataa(\u1|valid_flag~q ),
	.datab(\u2|always7~0_combout ),
	.datac(\u2|row_cnt [6]),
	.datad(\u2|always7~1_combout ),
	.cin(gnd),
	.combout(\u2|always7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always7~2 .lut_mask = 16'h8A88;
defparam \u2|always7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \u2|rd_en_12 (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|always7~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|rd_en_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|rd_en_12 .is_wysiwyg = "true";
defparam \u2|rd_en_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \u2|Add4~0 (
// Equation(s):
// \u2|Add4~0_combout  = (\u2|rd_en_12~q  & (\u2|rd_num_cnt [0] $ (VCC))) # (!\u2|rd_en_12~q  & (\u2|rd_num_cnt [0] & VCC))
// \u2|Add4~1  = CARRY((\u2|rd_en_12~q  & \u2|rd_num_cnt [0]))

	.dataa(\u2|rd_en_12~q ),
	.datab(\u2|rd_num_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Add4~0_combout ),
	.cout(\u2|Add4~1 ));
// synopsys translate_off
defparam \u2|Add4~0 .lut_mask = 16'h6688;
defparam \u2|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N9
dffeas \u2|rd_num_cnt[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|Add4~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|rd_num_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|rd_num_cnt[0] .is_wysiwyg = "true";
defparam \u2|rd_num_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb \u2|Add4~2 (
// Equation(s):
// \u2|Add4~2_combout  = (\u2|rd_num_cnt [1] & (!\u2|Add4~1 )) # (!\u2|rd_num_cnt [1] & ((\u2|Add4~1 ) # (GND)))
// \u2|Add4~3  = CARRY((!\u2|Add4~1 ) # (!\u2|rd_num_cnt [1]))

	.dataa(\u2|rd_num_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add4~1 ),
	.combout(\u2|Add4~2_combout ),
	.cout(\u2|Add4~3 ));
// synopsys translate_off
defparam \u2|Add4~2 .lut_mask = 16'h5A5F;
defparam \u2|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N11
dffeas \u2|rd_num_cnt[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|Add4~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|rd_num_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|rd_num_cnt[1] .is_wysiwyg = "true";
defparam \u2|rd_num_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \u2|Add4~4 (
// Equation(s):
// \u2|Add4~4_combout  = (\u2|rd_num_cnt [2] & (\u2|Add4~3  $ (GND))) # (!\u2|rd_num_cnt [2] & (!\u2|Add4~3  & VCC))
// \u2|Add4~5  = CARRY((\u2|rd_num_cnt [2] & !\u2|Add4~3 ))

	.dataa(gnd),
	.datab(\u2|rd_num_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add4~3 ),
	.combout(\u2|Add4~4_combout ),
	.cout(\u2|Add4~5 ));
// synopsys translate_off
defparam \u2|Add4~4 .lut_mask = 16'hC30C;
defparam \u2|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \u2|rd_num_cnt~3 (
// Equation(s):
// \u2|rd_num_cnt~3_combout  = (!\u2|always9~2_combout  & \u2|Add4~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|always9~2_combout ),
	.datad(\u2|Add4~4_combout ),
	.cin(gnd),
	.combout(\u2|rd_num_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|rd_num_cnt~3 .lut_mask = 16'h0F00;
defparam \u2|rd_num_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N5
dffeas \u2|rd_num_cnt[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|rd_num_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|rd_num_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|rd_num_cnt[2] .is_wysiwyg = "true";
defparam \u2|rd_num_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \u2|Add4~6 (
// Equation(s):
// \u2|Add4~6_combout  = (\u2|rd_num_cnt [3] & (!\u2|Add4~5 )) # (!\u2|rd_num_cnt [3] & ((\u2|Add4~5 ) # (GND)))
// \u2|Add4~7  = CARRY((!\u2|Add4~5 ) # (!\u2|rd_num_cnt [3]))

	.dataa(gnd),
	.datab(\u2|rd_num_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add4~5 ),
	.combout(\u2|Add4~6_combout ),
	.cout(\u2|Add4~7 ));
// synopsys translate_off
defparam \u2|Add4~6 .lut_mask = 16'h3C3F;
defparam \u2|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N15
dffeas \u2|rd_num_cnt[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|Add4~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|rd_num_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|rd_num_cnt[3] .is_wysiwyg = "true";
defparam \u2|rd_num_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \u2|Add4~8 (
// Equation(s):
// \u2|Add4~8_combout  = (\u2|rd_num_cnt [4] & (\u2|Add4~7  $ (GND))) # (!\u2|rd_num_cnt [4] & (!\u2|Add4~7  & VCC))
// \u2|Add4~9  = CARRY((\u2|rd_num_cnt [4] & !\u2|Add4~7 ))

	.dataa(gnd),
	.datab(\u2|rd_num_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add4~7 ),
	.combout(\u2|Add4~8_combout ),
	.cout(\u2|Add4~9 ));
// synopsys translate_off
defparam \u2|Add4~8 .lut_mask = 16'hC30C;
defparam \u2|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \u2|rd_num_cnt~2 (
// Equation(s):
// \u2|rd_num_cnt~2_combout  = (!\u2|always9~2_combout  & \u2|Add4~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|always9~2_combout ),
	.datad(\u2|Add4~8_combout ),
	.cin(gnd),
	.combout(\u2|rd_num_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|rd_num_cnt~2 .lut_mask = 16'h0F00;
defparam \u2|rd_num_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \u2|rd_num_cnt[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|rd_num_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|rd_num_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|rd_num_cnt[4] .is_wysiwyg = "true";
defparam \u2|rd_num_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \u2|Add4~10 (
// Equation(s):
// \u2|Add4~10_combout  = (\u2|rd_num_cnt [5] & (!\u2|Add4~9 )) # (!\u2|rd_num_cnt [5] & ((\u2|Add4~9 ) # (GND)))
// \u2|Add4~11  = CARRY((!\u2|Add4~9 ) # (!\u2|rd_num_cnt [5]))

	.dataa(\u2|rd_num_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add4~9 ),
	.combout(\u2|Add4~10_combout ),
	.cout(\u2|Add4~11 ));
// synopsys translate_off
defparam \u2|Add4~10 .lut_mask = 16'h5A5F;
defparam \u2|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \u2|Add4~12 (
// Equation(s):
// \u2|Add4~12_combout  = (\u2|rd_num_cnt [6] & (\u2|Add4~11  $ (GND))) # (!\u2|rd_num_cnt [6] & (!\u2|Add4~11  & VCC))
// \u2|Add4~13  = CARRY((\u2|rd_num_cnt [6] & !\u2|Add4~11 ))

	.dataa(gnd),
	.datab(\u2|rd_num_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add4~11 ),
	.combout(\u2|Add4~12_combout ),
	.cout(\u2|Add4~13 ));
// synopsys translate_off
defparam \u2|Add4~12 .lut_mask = 16'hC30C;
defparam \u2|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N21
dffeas \u2|rd_num_cnt[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|Add4~12_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|rd_num_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|rd_num_cnt[6] .is_wysiwyg = "true";
defparam \u2|rd_num_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \u2|always9~0 (
// Equation(s):
// \u2|always9~0_combout  = (!\u2|rd_num_cnt [3] & (!\u2|rd_num_cnt [2] & !\u2|rd_num_cnt [6]))

	.dataa(gnd),
	.datab(\u2|rd_num_cnt [3]),
	.datac(\u2|rd_num_cnt [2]),
	.datad(\u2|rd_num_cnt [6]),
	.cin(gnd),
	.combout(\u2|always9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always9~0 .lut_mask = 16'h0003;
defparam \u2|always9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \u2|Add4~14 (
// Equation(s):
// \u2|Add4~14_combout  = \u2|Add4~13  $ (\u2|rd_num_cnt [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|rd_num_cnt [7]),
	.cin(\u2|Add4~13 ),
	.combout(\u2|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Add4~14 .lut_mask = 16'h0FF0;
defparam \u2|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \u2|rd_num_cnt~0 (
// Equation(s):
// \u2|rd_num_cnt~0_combout  = (!\u2|always9~2_combout  & \u2|Add4~14_combout )

	.dataa(\u2|always9~2_combout ),
	.datab(gnd),
	.datac(\u2|Add4~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2|rd_num_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|rd_num_cnt~0 .lut_mask = 16'h5050;
defparam \u2|rd_num_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N25
dffeas \u2|rd_num_cnt[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|rd_num_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|rd_num_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|rd_num_cnt[7] .is_wysiwyg = "true";
defparam \u2|rd_num_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \u2|always9~1 (
// Equation(s):
// \u2|always9~1_combout  = (\u2|rd_num_cnt [1] & (\u2|rd_num_cnt [0] & (\u2|rd_num_cnt [5] & \u2|rd_num_cnt [7])))

	.dataa(\u2|rd_num_cnt [1]),
	.datab(\u2|rd_num_cnt [0]),
	.datac(\u2|rd_num_cnt [5]),
	.datad(\u2|rd_num_cnt [7]),
	.cin(gnd),
	.combout(\u2|always9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always9~1 .lut_mask = 16'h8000;
defparam \u2|always9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \u2|always9~2 (
// Equation(s):
// \u2|always9~2_combout  = (\u2|always9~0_combout  & (\u2|always9~1_combout  & (\u2|rd_en_12~q  & \u2|rd_num_cnt [4])))

	.dataa(\u2|always9~0_combout ),
	.datab(\u2|always9~1_combout ),
	.datac(\u2|rd_en_12~q ),
	.datad(\u2|rd_num_cnt [4]),
	.cin(gnd),
	.combout(\u2|always9~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always9~2 .lut_mask = 16'h8000;
defparam \u2|always9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb \u2|rd_num_cnt~1 (
// Equation(s):
// \u2|rd_num_cnt~1_combout  = (!\u2|always9~2_combout  & \u2|Add4~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|always9~2_combout ),
	.datad(\u2|Add4~10_combout ),
	.cin(gnd),
	.combout(\u2|rd_num_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|rd_num_cnt~1 .lut_mask = 16'h0F00;
defparam \u2|rd_num_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N27
dffeas \u2|rd_num_cnt[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|rd_num_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|rd_num_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|rd_num_cnt[5] .is_wysiwyg = "true";
defparam \u2|rd_num_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb \u2|always16~0 (
// Equation(s):
// \u2|always16~0_combout  = (\u2|rd_num_cnt [5]) # ((\u2|rd_num_cnt [4]) # (\u2|rd_num_cnt [1] $ (!\u2|rd_num_cnt [0])))

	.dataa(\u2|rd_num_cnt [1]),
	.datab(\u2|rd_num_cnt [0]),
	.datac(\u2|rd_num_cnt [5]),
	.datad(\u2|rd_num_cnt [4]),
	.cin(gnd),
	.combout(\u2|always16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always16~0 .lut_mask = 16'hFFF9;
defparam \u2|always16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \u2|rd_en_reg~feeder (
// Equation(s):
// \u2|rd_en_reg~feeder_combout  = \u2|rd_en_12~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|rd_en_12~q ),
	.cin(gnd),
	.combout(\u2|rd_en_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|rd_en_reg~feeder .lut_mask = 16'hFF00;
defparam \u2|rd_en_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N11
dffeas \u2|rd_en_reg (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|rd_en_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|rd_en_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|rd_en_reg .is_wysiwyg = "true";
defparam \u2|rd_en_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \u2|rd_en_reg1~feeder (
// Equation(s):
// \u2|rd_en_reg1~feeder_combout  = \u2|rd_en_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|rd_en_reg~q ),
	.cin(gnd),
	.combout(\u2|rd_en_reg1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|rd_en_reg1~feeder .lut_mask = 16'hFF00;
defparam \u2|rd_en_reg1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \u2|rd_en_reg1 (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|rd_en_reg1~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|rd_en_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|rd_en_reg1 .is_wysiwyg = "true";
defparam \u2|rd_en_reg1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \u2|always16~1 (
// Equation(s):
// \u2|always16~1_combout  = (\u2|rd_en_reg1~q  & ((\u2|always16~0_combout ) # ((\u2|rd_num_cnt [7]) # (!\u2|always9~0_combout ))))

	.dataa(\u2|always16~0_combout ),
	.datab(\u2|rd_num_cnt [7]),
	.datac(\u2|rd_en_reg1~q ),
	.datad(\u2|always9~0_combout ),
	.cin(gnd),
	.combout(\u2|always16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always16~1 .lut_mask = 16'hE0F0;
defparam \u2|always16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \u2|gx_gy_flag (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|always16~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gx_gy_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gx_gy_flag .is_wysiwyg = "true";
defparam \u2|gx_gy_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \u2|gxy_flag (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|gx_gy_flag~q ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gxy_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gxy_flag .is_wysiwyg = "true";
defparam \u2|gxy_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \u2|compare_flag~feeder (
// Equation(s):
// \u2|compare_flag~feeder_combout  = \u2|gxy_flag~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|gxy_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2|compare_flag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|compare_flag~feeder .lut_mask = 16'hF0F0;
defparam \u2|compare_flag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \u2|compare_flag (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|compare_flag~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|compare_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|compare_flag .is_wysiwyg = "true";
defparam \u2|compare_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \u2|out_flag~feeder (
// Equation(s):
// \u2|out_flag~feeder_combout  = \u2|compare_flag~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|compare_flag~q ),
	.cin(gnd),
	.combout(\u2|out_flag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|out_flag~feeder .lut_mask = 16'hFF00;
defparam \u2|out_flag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \u2|out_flag (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|out_flag~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|out_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|out_flag .is_wysiwyg = "true";
defparam \u2|out_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \u5|bit_cnt[0]~5 (
// Equation(s):
// \u5|bit_cnt[0]~5_combout  = (!\u5|always0~1_combout  & (\u5|bit_cnt [0] $ (((\u5|bit_flag~q  & \u5|work_en~q )))))

	.dataa(\u5|bit_flag~q ),
	.datab(\u5|work_en~q ),
	.datac(\u5|bit_cnt [0]),
	.datad(\u5|always0~1_combout ),
	.cin(gnd),
	.combout(\u5|bit_cnt[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u5|bit_cnt[0]~5 .lut_mask = 16'h0078;
defparam \u5|bit_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \u5|bit_cnt[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|bit_cnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|bit_cnt[0] .is_wysiwyg = "true";
defparam \u5|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \u5|always3~0 (
// Equation(s):
// \u5|always3~0_combout  = (!\u5|work_en~q ) # (!\u5|bit_flag~q )

	.dataa(\u5|bit_flag~q ),
	.datab(gnd),
	.datac(\u5|work_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u5|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|always3~0 .lut_mask = 16'h5F5F;
defparam \u5|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \u5|bit_cnt[1]~4 (
// Equation(s):
// \u5|bit_cnt[1]~4_combout  = (!\u5|always0~1_combout  & (\u5|bit_cnt [1] $ (((!\u5|always3~0_combout  & \u5|bit_cnt [0])))))

	.dataa(\u5|always3~0_combout ),
	.datab(\u5|bit_cnt [0]),
	.datac(\u5|bit_cnt [1]),
	.datad(\u5|always0~1_combout ),
	.cin(gnd),
	.combout(\u5|bit_cnt[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u5|bit_cnt[1]~4 .lut_mask = 16'h00B4;
defparam \u5|bit_cnt[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \u5|bit_cnt[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|bit_cnt[1]~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|bit_cnt[1] .is_wysiwyg = "true";
defparam \u5|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \u5|Add1~1 (
// Equation(s):
// \u5|Add1~1_combout  = \u5|bit_cnt [2] $ (((\u5|bit_cnt [0] & \u5|bit_cnt [1])))

	.dataa(\u5|bit_cnt [2]),
	.datab(\u5|bit_cnt [0]),
	.datac(\u5|bit_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u5|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add1~1 .lut_mask = 16'h6A6A;
defparam \u5|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \u5|bit_cnt[2]~3 (
// Equation(s):
// \u5|bit_cnt[2]~3_combout  = (!\u5|always0~1_combout  & ((\u5|always3~0_combout  & ((\u5|bit_cnt [2]))) # (!\u5|always3~0_combout  & (\u5|Add1~1_combout ))))

	.dataa(\u5|Add1~1_combout ),
	.datab(\u5|always3~0_combout ),
	.datac(\u5|bit_cnt [2]),
	.datad(\u5|always0~1_combout ),
	.cin(gnd),
	.combout(\u5|bit_cnt[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u5|bit_cnt[2]~3 .lut_mask = 16'h00E2;
defparam \u5|bit_cnt[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \u5|bit_cnt[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|bit_cnt[2]~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|bit_cnt[2] .is_wysiwyg = "true";
defparam \u5|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \u5|Add1~0 (
// Equation(s):
// \u5|Add1~0_combout  = \u5|bit_cnt [3] $ (((\u5|bit_cnt [1] & (\u5|bit_cnt [2] & \u5|bit_cnt [0]))))

	.dataa(\u5|bit_cnt [3]),
	.datab(\u5|bit_cnt [1]),
	.datac(\u5|bit_cnt [2]),
	.datad(\u5|bit_cnt [0]),
	.cin(gnd),
	.combout(\u5|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add1~0 .lut_mask = 16'h6AAA;
defparam \u5|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \u5|bit_cnt[3]~2 (
// Equation(s):
// \u5|bit_cnt[3]~2_combout  = (!\u5|always0~1_combout  & ((\u5|always3~0_combout  & ((\u5|bit_cnt [3]))) # (!\u5|always3~0_combout  & (\u5|Add1~0_combout ))))

	.dataa(\u5|Add1~0_combout ),
	.datab(\u5|always3~0_combout ),
	.datac(\u5|bit_cnt [3]),
	.datad(\u5|always0~1_combout ),
	.cin(gnd),
	.combout(\u5|bit_cnt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u5|bit_cnt[3]~2 .lut_mask = 16'h00E2;
defparam \u5|bit_cnt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \u5|bit_cnt[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|bit_cnt[3]~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|bit_cnt[3] .is_wysiwyg = "true";
defparam \u5|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \u5|always0~0 (
// Equation(s):
// \u5|always0~0_combout  = (!\u5|bit_cnt [2] & !\u5|bit_cnt [1])

	.dataa(\u5|bit_cnt [2]),
	.datab(gnd),
	.datac(\u5|bit_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u5|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|always0~0 .lut_mask = 16'h0505;
defparam \u5|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \u5|always0~1 (
// Equation(s):
// \u5|always0~1_combout  = (\u5|bit_flag~q  & (\u5|bit_cnt [0] & (\u5|bit_cnt [3] & \u5|always0~0_combout )))

	.dataa(\u5|bit_flag~q ),
	.datab(\u5|bit_cnt [0]),
	.datac(\u5|bit_cnt [3]),
	.datad(\u5|always0~0_combout ),
	.cin(gnd),
	.combout(\u5|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u5|always0~1 .lut_mask = 16'h8000;
defparam \u5|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \u5|work_en~0 (
// Equation(s):
// \u5|work_en~0_combout  = (\u2|out_flag~q ) # ((\u5|work_en~q  & !\u5|always0~1_combout ))

	.dataa(\u2|out_flag~q ),
	.datab(gnd),
	.datac(\u5|work_en~q ),
	.datad(\u5|always0~1_combout ),
	.cin(gnd),
	.combout(\u5|work_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|work_en~0 .lut_mask = 16'hAAFA;
defparam \u5|work_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N15
dffeas \u5|work_en (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|work_en~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|work_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u5|work_en .is_wysiwyg = "true";
defparam \u5|work_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \u5|baud_cnt[0]~13 (
// Equation(s):
// \u5|baud_cnt[0]~13_combout  = (\u5|work_en~q  & (\u5|baud_cnt [0] $ (VCC))) # (!\u5|work_en~q  & (\u5|baud_cnt [0] & VCC))
// \u5|baud_cnt[0]~14  = CARRY((\u5|work_en~q  & \u5|baud_cnt [0]))

	.dataa(\u5|work_en~q ),
	.datab(\u5|baud_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u5|baud_cnt[0]~13_combout ),
	.cout(\u5|baud_cnt[0]~14 ));
// synopsys translate_off
defparam \u5|baud_cnt[0]~13 .lut_mask = 16'h6688;
defparam \u5|baud_cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \u5|Equal1~2 (
// Equation(s):
// \u5|Equal1~2_combout  = (\u5|baud_cnt [4] & (\u5|baud_cnt [6] & (\u5|baud_cnt [1] & \u5|baud_cnt [2])))

	.dataa(\u5|baud_cnt [4]),
	.datab(\u5|baud_cnt [6]),
	.datac(\u5|baud_cnt [1]),
	.datad(\u5|baud_cnt [2]),
	.cin(gnd),
	.combout(\u5|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Equal1~2 .lut_mask = 16'h8000;
defparam \u5|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \u5|baud_cnt[10]~33 (
// Equation(s):
// \u5|baud_cnt[10]~33_combout  = (\u5|baud_cnt [10] & (\u5|baud_cnt[9]~32  $ (GND))) # (!\u5|baud_cnt [10] & (!\u5|baud_cnt[9]~32  & VCC))
// \u5|baud_cnt[10]~34  = CARRY((\u5|baud_cnt [10] & !\u5|baud_cnt[9]~32 ))

	.dataa(\u5|baud_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|baud_cnt[9]~32 ),
	.combout(\u5|baud_cnt[10]~33_combout ),
	.cout(\u5|baud_cnt[10]~34 ));
// synopsys translate_off
defparam \u5|baud_cnt[10]~33 .lut_mask = 16'hA50A;
defparam \u5|baud_cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \u5|baud_cnt[11]~35 (
// Equation(s):
// \u5|baud_cnt[11]~35_combout  = (\u5|baud_cnt [11] & (!\u5|baud_cnt[10]~34 )) # (!\u5|baud_cnt [11] & ((\u5|baud_cnt[10]~34 ) # (GND)))
// \u5|baud_cnt[11]~36  = CARRY((!\u5|baud_cnt[10]~34 ) # (!\u5|baud_cnt [11]))

	.dataa(gnd),
	.datab(\u5|baud_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|baud_cnt[10]~34 ),
	.combout(\u5|baud_cnt[11]~35_combout ),
	.cout(\u5|baud_cnt[11]~36 ));
// synopsys translate_off
defparam \u5|baud_cnt[11]~35 .lut_mask = 16'h3C3F;
defparam \u5|baud_cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \u5|baud_cnt[11] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|baud_cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u5|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|baud_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|baud_cnt[11] .is_wysiwyg = "true";
defparam \u5|baud_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \u5|baud_cnt[12]~37 (
// Equation(s):
// \u5|baud_cnt[12]~37_combout  = \u5|baud_cnt [12] $ (!\u5|baud_cnt[11]~36 )

	.dataa(\u5|baud_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u5|baud_cnt[11]~36 ),
	.combout(\u5|baud_cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u5|baud_cnt[12]~37 .lut_mask = 16'hA5A5;
defparam \u5|baud_cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N27
dffeas \u5|baud_cnt[12] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|baud_cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u5|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|baud_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|baud_cnt[12] .is_wysiwyg = "true";
defparam \u5|baud_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \u5|Equal1~3 (
// Equation(s):
// \u5|Equal1~3_combout  = (\u5|baud_cnt [12] & \u5|baud_cnt [10])

	.dataa(gnd),
	.datab(\u5|baud_cnt [12]),
	.datac(gnd),
	.datad(\u5|baud_cnt [10]),
	.cin(gnd),
	.combout(\u5|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Equal1~3 .lut_mask = 16'hCC00;
defparam \u5|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \u5|Equal1~0 (
// Equation(s):
// \u5|Equal1~0_combout  = (!\u5|baud_cnt [5] & (!\u5|baud_cnt [7] & (!\u5|baud_cnt [3] & \u5|baud_cnt [0])))

	.dataa(\u5|baud_cnt [5]),
	.datab(\u5|baud_cnt [7]),
	.datac(\u5|baud_cnt [3]),
	.datad(\u5|baud_cnt [0]),
	.cin(gnd),
	.combout(\u5|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Equal1~0 .lut_mask = 16'h0100;
defparam \u5|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \u5|Equal1~1 (
// Equation(s):
// \u5|Equal1~1_combout  = (!\u5|baud_cnt [11] & (!\u5|baud_cnt [9] & (\u5|Equal1~0_combout  & !\u5|baud_cnt [8])))

	.dataa(\u5|baud_cnt [11]),
	.datab(\u5|baud_cnt [9]),
	.datac(\u5|Equal1~0_combout ),
	.datad(\u5|baud_cnt [8]),
	.cin(gnd),
	.combout(\u5|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Equal1~1 .lut_mask = 16'h0010;
defparam \u5|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \u5|always1~0 (
// Equation(s):
// \u5|always1~0_combout  = ((\u5|Equal1~2_combout  & (\u5|Equal1~3_combout  & \u5|Equal1~1_combout ))) # (!\u5|work_en~q )

	.dataa(\u5|Equal1~2_combout ),
	.datab(\u5|work_en~q ),
	.datac(\u5|Equal1~3_combout ),
	.datad(\u5|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u5|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|always1~0 .lut_mask = 16'hB333;
defparam \u5|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \u5|baud_cnt[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|baud_cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u5|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|baud_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|baud_cnt[0] .is_wysiwyg = "true";
defparam \u5|baud_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \u5|baud_cnt[1]~15 (
// Equation(s):
// \u5|baud_cnt[1]~15_combout  = (\u5|baud_cnt [1] & (!\u5|baud_cnt[0]~14 )) # (!\u5|baud_cnt [1] & ((\u5|baud_cnt[0]~14 ) # (GND)))
// \u5|baud_cnt[1]~16  = CARRY((!\u5|baud_cnt[0]~14 ) # (!\u5|baud_cnt [1]))

	.dataa(gnd),
	.datab(\u5|baud_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|baud_cnt[0]~14 ),
	.combout(\u5|baud_cnt[1]~15_combout ),
	.cout(\u5|baud_cnt[1]~16 ));
// synopsys translate_off
defparam \u5|baud_cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \u5|baud_cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \u5|baud_cnt[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|baud_cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u5|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|baud_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|baud_cnt[1] .is_wysiwyg = "true";
defparam \u5|baud_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \u5|baud_cnt[2]~17 (
// Equation(s):
// \u5|baud_cnt[2]~17_combout  = (\u5|baud_cnt [2] & (\u5|baud_cnt[1]~16  $ (GND))) # (!\u5|baud_cnt [2] & (!\u5|baud_cnt[1]~16  & VCC))
// \u5|baud_cnt[2]~18  = CARRY((\u5|baud_cnt [2] & !\u5|baud_cnt[1]~16 ))

	.dataa(\u5|baud_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|baud_cnt[1]~16 ),
	.combout(\u5|baud_cnt[2]~17_combout ),
	.cout(\u5|baud_cnt[2]~18 ));
// synopsys translate_off
defparam \u5|baud_cnt[2]~17 .lut_mask = 16'hA50A;
defparam \u5|baud_cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \u5|baud_cnt[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|baud_cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u5|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|baud_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|baud_cnt[2] .is_wysiwyg = "true";
defparam \u5|baud_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \u5|baud_cnt[3]~19 (
// Equation(s):
// \u5|baud_cnt[3]~19_combout  = (\u5|baud_cnt [3] & (!\u5|baud_cnt[2]~18 )) # (!\u5|baud_cnt [3] & ((\u5|baud_cnt[2]~18 ) # (GND)))
// \u5|baud_cnt[3]~20  = CARRY((!\u5|baud_cnt[2]~18 ) # (!\u5|baud_cnt [3]))

	.dataa(gnd),
	.datab(\u5|baud_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|baud_cnt[2]~18 ),
	.combout(\u5|baud_cnt[3]~19_combout ),
	.cout(\u5|baud_cnt[3]~20 ));
// synopsys translate_off
defparam \u5|baud_cnt[3]~19 .lut_mask = 16'h3C3F;
defparam \u5|baud_cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \u5|baud_cnt[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|baud_cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u5|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|baud_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|baud_cnt[3] .is_wysiwyg = "true";
defparam \u5|baud_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \u5|baud_cnt[4]~21 (
// Equation(s):
// \u5|baud_cnt[4]~21_combout  = (\u5|baud_cnt [4] & (\u5|baud_cnt[3]~20  $ (GND))) # (!\u5|baud_cnt [4] & (!\u5|baud_cnt[3]~20  & VCC))
// \u5|baud_cnt[4]~22  = CARRY((\u5|baud_cnt [4] & !\u5|baud_cnt[3]~20 ))

	.dataa(\u5|baud_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|baud_cnt[3]~20 ),
	.combout(\u5|baud_cnt[4]~21_combout ),
	.cout(\u5|baud_cnt[4]~22 ));
// synopsys translate_off
defparam \u5|baud_cnt[4]~21 .lut_mask = 16'hA50A;
defparam \u5|baud_cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \u5|baud_cnt[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|baud_cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u5|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|baud_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|baud_cnt[4] .is_wysiwyg = "true";
defparam \u5|baud_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \u5|baud_cnt[5]~23 (
// Equation(s):
// \u5|baud_cnt[5]~23_combout  = (\u5|baud_cnt [5] & (!\u5|baud_cnt[4]~22 )) # (!\u5|baud_cnt [5] & ((\u5|baud_cnt[4]~22 ) # (GND)))
// \u5|baud_cnt[5]~24  = CARRY((!\u5|baud_cnt[4]~22 ) # (!\u5|baud_cnt [5]))

	.dataa(\u5|baud_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|baud_cnt[4]~22 ),
	.combout(\u5|baud_cnt[5]~23_combout ),
	.cout(\u5|baud_cnt[5]~24 ));
// synopsys translate_off
defparam \u5|baud_cnt[5]~23 .lut_mask = 16'h5A5F;
defparam \u5|baud_cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \u5|baud_cnt[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|baud_cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u5|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|baud_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|baud_cnt[5] .is_wysiwyg = "true";
defparam \u5|baud_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \u5|baud_cnt[6]~25 (
// Equation(s):
// \u5|baud_cnt[6]~25_combout  = (\u5|baud_cnt [6] & (\u5|baud_cnt[5]~24  $ (GND))) # (!\u5|baud_cnt [6] & (!\u5|baud_cnt[5]~24  & VCC))
// \u5|baud_cnt[6]~26  = CARRY((\u5|baud_cnt [6] & !\u5|baud_cnt[5]~24 ))

	.dataa(gnd),
	.datab(\u5|baud_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|baud_cnt[5]~24 ),
	.combout(\u5|baud_cnt[6]~25_combout ),
	.cout(\u5|baud_cnt[6]~26 ));
// synopsys translate_off
defparam \u5|baud_cnt[6]~25 .lut_mask = 16'hC30C;
defparam \u5|baud_cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N15
dffeas \u5|baud_cnt[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|baud_cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u5|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|baud_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|baud_cnt[6] .is_wysiwyg = "true";
defparam \u5|baud_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \u5|baud_cnt[7]~27 (
// Equation(s):
// \u5|baud_cnt[7]~27_combout  = (\u5|baud_cnt [7] & (!\u5|baud_cnt[6]~26 )) # (!\u5|baud_cnt [7] & ((\u5|baud_cnt[6]~26 ) # (GND)))
// \u5|baud_cnt[7]~28  = CARRY((!\u5|baud_cnt[6]~26 ) # (!\u5|baud_cnt [7]))

	.dataa(gnd),
	.datab(\u5|baud_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|baud_cnt[6]~26 ),
	.combout(\u5|baud_cnt[7]~27_combout ),
	.cout(\u5|baud_cnt[7]~28 ));
// synopsys translate_off
defparam \u5|baud_cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \u5|baud_cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \u5|baud_cnt[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|baud_cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u5|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|baud_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|baud_cnt[7] .is_wysiwyg = "true";
defparam \u5|baud_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \u5|baud_cnt[8]~29 (
// Equation(s):
// \u5|baud_cnt[8]~29_combout  = (\u5|baud_cnt [8] & (\u5|baud_cnt[7]~28  $ (GND))) # (!\u5|baud_cnt [8] & (!\u5|baud_cnt[7]~28  & VCC))
// \u5|baud_cnt[8]~30  = CARRY((\u5|baud_cnt [8] & !\u5|baud_cnt[7]~28 ))

	.dataa(gnd),
	.datab(\u5|baud_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|baud_cnt[7]~28 ),
	.combout(\u5|baud_cnt[8]~29_combout ),
	.cout(\u5|baud_cnt[8]~30 ));
// synopsys translate_off
defparam \u5|baud_cnt[8]~29 .lut_mask = 16'hC30C;
defparam \u5|baud_cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \u5|baud_cnt[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|baud_cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u5|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|baud_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|baud_cnt[8] .is_wysiwyg = "true";
defparam \u5|baud_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \u5|baud_cnt[9]~31 (
// Equation(s):
// \u5|baud_cnt[9]~31_combout  = (\u5|baud_cnt [9] & (!\u5|baud_cnt[8]~30 )) # (!\u5|baud_cnt [9] & ((\u5|baud_cnt[8]~30 ) # (GND)))
// \u5|baud_cnt[9]~32  = CARRY((!\u5|baud_cnt[8]~30 ) # (!\u5|baud_cnt [9]))

	.dataa(gnd),
	.datab(\u5|baud_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|baud_cnt[8]~30 ),
	.combout(\u5|baud_cnt[9]~31_combout ),
	.cout(\u5|baud_cnt[9]~32 ));
// synopsys translate_off
defparam \u5|baud_cnt[9]~31 .lut_mask = 16'h3C3F;
defparam \u5|baud_cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \u5|baud_cnt[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|baud_cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u5|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|baud_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|baud_cnt[9] .is_wysiwyg = "true";
defparam \u5|baud_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \u5|baud_cnt[10] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|baud_cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u5|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|baud_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|baud_cnt[10] .is_wysiwyg = "true";
defparam \u5|baud_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \u5|Equal2~0 (
// Equation(s):
// \u5|Equal2~0_combout  = (!\u5|baud_cnt [2] & (!\u5|baud_cnt [6] & (!\u5|baud_cnt [4] & !\u5|baud_cnt [1])))

	.dataa(\u5|baud_cnt [2]),
	.datab(\u5|baud_cnt [6]),
	.datac(\u5|baud_cnt [4]),
	.datad(\u5|baud_cnt [1]),
	.cin(gnd),
	.combout(\u5|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Equal2~0 .lut_mask = 16'h0001;
defparam \u5|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \u5|Equal2~1 (
// Equation(s):
// \u5|Equal2~1_combout  = (!\u5|baud_cnt [10] & (!\u5|baud_cnt [12] & (\u5|Equal2~0_combout  & \u5|Equal1~1_combout )))

	.dataa(\u5|baud_cnt [10]),
	.datab(\u5|baud_cnt [12]),
	.datac(\u5|Equal2~0_combout ),
	.datad(\u5|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u5|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Equal2~1 .lut_mask = 16'h1000;
defparam \u5|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \u5|bit_flag (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|Equal2~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|bit_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u5|bit_flag .is_wysiwyg = "true";
defparam \u5|bit_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
cycloneive_lcell_comb \u1|Add2~0 (
// Equation(s):
// \u1|Add2~0_combout  = \u1|bit_cnt [0] $ (VCC)
// \u1|Add2~1  = CARRY(\u1|bit_cnt [0])

	.dataa(gnd),
	.datab(\u1|bit_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|Add2~0_combout ),
	.cout(\u1|Add2~1 ));
// synopsys translate_off
defparam \u1|Add2~0 .lut_mask = 16'h33CC;
defparam \u1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
cycloneive_lcell_comb \u1|Add2~2 (
// Equation(s):
// \u1|Add2~2_combout  = (\u1|bit_cnt [1] & (\u1|Add2~1  & VCC)) # (!\u1|bit_cnt [1] & (!\u1|Add2~1 ))
// \u1|Add2~3  = CARRY((!\u1|bit_cnt [1] & !\u1|Add2~1 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~1 ),
	.combout(\u1|Add2~2_combout ),
	.cout(\u1|Add2~3 ));
// synopsys translate_off
defparam \u1|Add2~2 .lut_mask = 16'hC303;
defparam \u1|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
cycloneive_lcell_comb \u1|Add2~4 (
// Equation(s):
// \u1|Add2~4_combout  = (\u1|bit_cnt [2] & ((GND) # (!\u1|Add2~3 ))) # (!\u1|bit_cnt [2] & (\u1|Add2~3  $ (GND)))
// \u1|Add2~5  = CARRY((\u1|bit_cnt [2]) # (!\u1|Add2~3 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~3 ),
	.combout(\u1|Add2~4_combout ),
	.cout(\u1|Add2~5 ));
// synopsys translate_off
defparam \u1|Add2~4 .lut_mask = 16'h3CCF;
defparam \u1|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
cycloneive_lcell_comb \u1|Add2~6 (
// Equation(s):
// \u1|Add2~6_combout  = (\u1|bit_cnt [3] & (\u1|Add2~5  & VCC)) # (!\u1|bit_cnt [3] & (!\u1|Add2~5 ))
// \u1|Add2~7  = CARRY((!\u1|bit_cnt [3] & !\u1|Add2~5 ))

	.dataa(\u1|bit_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~5 ),
	.combout(\u1|Add2~6_combout ),
	.cout(\u1|Add2~7 ));
// synopsys translate_off
defparam \u1|Add2~6 .lut_mask = 16'hA505;
defparam \u1|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
cycloneive_lcell_comb \u1|Add2~8 (
// Equation(s):
// \u1|Add2~8_combout  = (\u1|bit_cnt [4] & ((GND) # (!\u1|Add2~7 ))) # (!\u1|bit_cnt [4] & (\u1|Add2~7  $ (GND)))
// \u1|Add2~9  = CARRY((\u1|bit_cnt [4]) # (!\u1|Add2~7 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~7 ),
	.combout(\u1|Add2~8_combout ),
	.cout(\u1|Add2~9 ));
// synopsys translate_off
defparam \u1|Add2~8 .lut_mask = 16'h3CCF;
defparam \u1|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cycloneive_lcell_comb \u1|Add2~10 (
// Equation(s):
// \u1|Add2~10_combout  = (\u1|bit_cnt [5] & (\u1|Add2~9  & VCC)) # (!\u1|bit_cnt [5] & (!\u1|Add2~9 ))
// \u1|Add2~11  = CARRY((!\u1|bit_cnt [5] & !\u1|Add2~9 ))

	.dataa(\u1|bit_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~9 ),
	.combout(\u1|Add2~10_combout ),
	.cout(\u1|Add2~11 ));
// synopsys translate_off
defparam \u1|Add2~10 .lut_mask = 16'hA505;
defparam \u1|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneive_lcell_comb \u1|Add2~12 (
// Equation(s):
// \u1|Add2~12_combout  = (\u1|bit_cnt [6] & ((GND) # (!\u1|Add2~11 ))) # (!\u1|bit_cnt [6] & (\u1|Add2~11  $ (GND)))
// \u1|Add2~13  = CARRY((\u1|bit_cnt [6]) # (!\u1|Add2~11 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~11 ),
	.combout(\u1|Add2~12_combout ),
	.cout(\u1|Add2~13 ));
// synopsys translate_off
defparam \u1|Add2~12 .lut_mask = 16'h3CCF;
defparam \u1|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cycloneive_lcell_comb \u1|Add2~14 (
// Equation(s):
// \u1|Add2~14_combout  = (\u1|bit_cnt [7] & (\u1|Add2~13  & VCC)) # (!\u1|bit_cnt [7] & (!\u1|Add2~13 ))
// \u1|Add2~15  = CARRY((!\u1|bit_cnt [7] & !\u1|Add2~13 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~13 ),
	.combout(\u1|Add2~14_combout ),
	.cout(\u1|Add2~15 ));
// synopsys translate_off
defparam \u1|Add2~14 .lut_mask = 16'hC303;
defparam \u1|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cycloneive_lcell_comb \u1|Add2~16 (
// Equation(s):
// \u1|Add2~16_combout  = (\u1|bit_cnt [8] & ((GND) # (!\u1|Add2~15 ))) # (!\u1|bit_cnt [8] & (\u1|Add2~15  $ (GND)))
// \u1|Add2~17  = CARRY((\u1|bit_cnt [8]) # (!\u1|Add2~15 ))

	.dataa(\u1|bit_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~15 ),
	.combout(\u1|Add2~16_combout ),
	.cout(\u1|Add2~17 ));
// synopsys translate_off
defparam \u1|Add2~16 .lut_mask = 16'h5AAF;
defparam \u1|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
cycloneive_lcell_comb \u1|Add2~18 (
// Equation(s):
// \u1|Add2~18_combout  = (\u1|bit_cnt [9] & (\u1|Add2~17  & VCC)) # (!\u1|bit_cnt [9] & (!\u1|Add2~17 ))
// \u1|Add2~19  = CARRY((!\u1|bit_cnt [9] & !\u1|Add2~17 ))

	.dataa(\u1|bit_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~17 ),
	.combout(\u1|Add2~18_combout ),
	.cout(\u1|Add2~19 ));
// synopsys translate_off
defparam \u1|Add2~18 .lut_mask = 16'hA505;
defparam \u1|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cycloneive_lcell_comb \u1|Add2~20 (
// Equation(s):
// \u1|Add2~20_combout  = (\u1|bit_cnt [10] & ((GND) # (!\u1|Add2~19 ))) # (!\u1|bit_cnt [10] & (\u1|Add2~19  $ (GND)))
// \u1|Add2~21  = CARRY((\u1|bit_cnt [10]) # (!\u1|Add2~19 ))

	.dataa(\u1|bit_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~19 ),
	.combout(\u1|Add2~20_combout ),
	.cout(\u1|Add2~21 ));
// synopsys translate_off
defparam \u1|Add2~20 .lut_mask = 16'h5AAF;
defparam \u1|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cycloneive_lcell_comb \u1|Add2~22 (
// Equation(s):
// \u1|Add2~22_combout  = (\u1|bit_cnt [11] & (\u1|Add2~21  & VCC)) # (!\u1|bit_cnt [11] & (!\u1|Add2~21 ))
// \u1|Add2~23  = CARRY((!\u1|bit_cnt [11] & !\u1|Add2~21 ))

	.dataa(\u1|bit_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~21 ),
	.combout(\u1|Add2~22_combout ),
	.cout(\u1|Add2~23 ));
// synopsys translate_off
defparam \u1|Add2~22 .lut_mask = 16'hA505;
defparam \u1|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
cycloneive_lcell_comb \u1|Add2~24 (
// Equation(s):
// \u1|Add2~24_combout  = (\u1|bit_cnt [12] & ((GND) # (!\u1|Add2~23 ))) # (!\u1|bit_cnt [12] & (\u1|Add2~23  $ (GND)))
// \u1|Add2~25  = CARRY((\u1|bit_cnt [12]) # (!\u1|Add2~23 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~23 ),
	.combout(\u1|Add2~24_combout ),
	.cout(\u1|Add2~25 ));
// synopsys translate_off
defparam \u1|Add2~24 .lut_mask = 16'h3CCF;
defparam \u1|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
cycloneive_lcell_comb \u1|Add2~26 (
// Equation(s):
// \u1|Add2~26_combout  = (\u1|bit_cnt [13] & (\u1|Add2~25  & VCC)) # (!\u1|bit_cnt [13] & (!\u1|Add2~25 ))
// \u1|Add2~27  = CARRY((!\u1|bit_cnt [13] & !\u1|Add2~25 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~25 ),
	.combout(\u1|Add2~26_combout ),
	.cout(\u1|Add2~27 ));
// synopsys translate_off
defparam \u1|Add2~26 .lut_mask = 16'hC303;
defparam \u1|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cycloneive_lcell_comb \u1|Add2~28 (
// Equation(s):
// \u1|Add2~28_combout  = (\u1|bit_cnt [14] & ((GND) # (!\u1|Add2~27 ))) # (!\u1|bit_cnt [14] & (\u1|Add2~27  $ (GND)))
// \u1|Add2~29  = CARRY((\u1|bit_cnt [14]) # (!\u1|Add2~27 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~27 ),
	.combout(\u1|Add2~28_combout ),
	.cout(\u1|Add2~29 ));
// synopsys translate_off
defparam \u1|Add2~28 .lut_mask = 16'h3CCF;
defparam \u1|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
cycloneive_lcell_comb \u1|Add2~30 (
// Equation(s):
// \u1|Add2~30_combout  = (\u1|bit_cnt [15] & (\u1|Add2~29  & VCC)) # (!\u1|bit_cnt [15] & (!\u1|Add2~29 ))
// \u1|Add2~31  = CARRY((!\u1|bit_cnt [15] & !\u1|Add2~29 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~29 ),
	.combout(\u1|Add2~30_combout ),
	.cout(\u1|Add2~31 ));
// synopsys translate_off
defparam \u1|Add2~30 .lut_mask = 16'hC303;
defparam \u1|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cycloneive_lcell_comb \u1|Decoder0~2 (
// Equation(s):
// \u1|Decoder0~2_combout  = (!\u1|Add2~24_combout  & (!\u1|Add2~28_combout  & (!\u1|Add2~26_combout  & !\u1|Add2~30_combout )))

	.dataa(\u1|Add2~24_combout ),
	.datab(\u1|Add2~28_combout ),
	.datac(\u1|Add2~26_combout ),
	.datad(\u1|Add2~30_combout ),
	.cin(gnd),
	.combout(\u1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~2 .lut_mask = 16'h0001;
defparam \u1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cycloneive_lcell_comb \u1|Decoder0~0 (
// Equation(s):
// \u1|Decoder0~0_combout  = (!\u1|Add2~8_combout  & (!\u1|Add2~10_combout  & (!\u1|Add2~12_combout  & !\u1|Add2~14_combout )))

	.dataa(\u1|Add2~8_combout ),
	.datab(\u1|Add2~10_combout ),
	.datac(\u1|Add2~12_combout ),
	.datad(\u1|Add2~14_combout ),
	.cin(gnd),
	.combout(\u1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~0 .lut_mask = 16'h0001;
defparam \u1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
cycloneive_lcell_comb \u1|Decoder0~1 (
// Equation(s):
// \u1|Decoder0~1_combout  = (!\u1|Add2~20_combout  & (!\u1|Add2~18_combout  & (!\u1|Add2~16_combout  & !\u1|Add2~22_combout )))

	.dataa(\u1|Add2~20_combout ),
	.datab(\u1|Add2~18_combout ),
	.datac(\u1|Add2~16_combout ),
	.datad(\u1|Add2~22_combout ),
	.cin(gnd),
	.combout(\u1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~1 .lut_mask = 16'h0001;
defparam \u1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
cycloneive_lcell_comb \u1|always8~0 (
// Equation(s):
// \u1|always8~0_combout  = \u1|bit_cnt [3] $ (((\u1|bit_cnt [2]) # ((\u1|bit_cnt [1]) # (\u1|bit_cnt [0]))))

	.dataa(\u1|bit_cnt [2]),
	.datab(\u1|bit_cnt [3]),
	.datac(\u1|bit_cnt [1]),
	.datad(\u1|bit_cnt [0]),
	.cin(gnd),
	.combout(\u1|always8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|always8~0 .lut_mask = 16'h3336;
defparam \u1|always8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneive_lcell_comb \u1|Decoder0~3 (
// Equation(s):
// \u1|Decoder0~3_combout  = (\u1|Decoder0~2_combout  & (\u1|Decoder0~0_combout  & (\u1|Decoder0~1_combout  & \u1|always8~0_combout )))

	.dataa(\u1|Decoder0~2_combout ),
	.datab(\u1|Decoder0~0_combout ),
	.datac(\u1|Decoder0~1_combout ),
	.datad(\u1|always8~0_combout ),
	.cin(gnd),
	.combout(\u1|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~3 .lut_mask = 16'h8000;
defparam \u1|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
cycloneive_lcell_comb \u1|Add2~32 (
// Equation(s):
// \u1|Add2~32_combout  = (\u1|bit_cnt [16] & ((GND) # (!\u1|Add2~31 ))) # (!\u1|bit_cnt [16] & (\u1|Add2~31  $ (GND)))
// \u1|Add2~33  = CARRY((\u1|bit_cnt [16]) # (!\u1|Add2~31 ))

	.dataa(\u1|bit_cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~31 ),
	.combout(\u1|Add2~32_combout ),
	.cout(\u1|Add2~33 ));
// synopsys translate_off
defparam \u1|Add2~32 .lut_mask = 16'h5AAF;
defparam \u1|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N2
cycloneive_lcell_comb \u1|Add2~34 (
// Equation(s):
// \u1|Add2~34_combout  = (\u1|bit_cnt [17] & (\u1|Add2~33  & VCC)) # (!\u1|bit_cnt [17] & (!\u1|Add2~33 ))
// \u1|Add2~35  = CARRY((!\u1|bit_cnt [17] & !\u1|Add2~33 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~33 ),
	.combout(\u1|Add2~34_combout ),
	.cout(\u1|Add2~35 ));
// synopsys translate_off
defparam \u1|Add2~34 .lut_mask = 16'hC303;
defparam \u1|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
cycloneive_lcell_comb \u1|Add2~36 (
// Equation(s):
// \u1|Add2~36_combout  = (\u1|bit_cnt [18] & ((GND) # (!\u1|Add2~35 ))) # (!\u1|bit_cnt [18] & (\u1|Add2~35  $ (GND)))
// \u1|Add2~37  = CARRY((\u1|bit_cnt [18]) # (!\u1|Add2~35 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~35 ),
	.combout(\u1|Add2~36_combout ),
	.cout(\u1|Add2~37 ));
// synopsys translate_off
defparam \u1|Add2~36 .lut_mask = 16'h3CCF;
defparam \u1|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
cycloneive_lcell_comb \u1|Add2~38 (
// Equation(s):
// \u1|Add2~38_combout  = (\u1|bit_cnt [19] & (\u1|Add2~37  & VCC)) # (!\u1|bit_cnt [19] & (!\u1|Add2~37 ))
// \u1|Add2~39  = CARRY((!\u1|bit_cnt [19] & !\u1|Add2~37 ))

	.dataa(\u1|bit_cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~37 ),
	.combout(\u1|Add2~38_combout ),
	.cout(\u1|Add2~39 ));
// synopsys translate_off
defparam \u1|Add2~38 .lut_mask = 16'hA505;
defparam \u1|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
cycloneive_lcell_comb \u1|Add2~40 (
// Equation(s):
// \u1|Add2~40_combout  = (\u1|bit_cnt [20] & ((GND) # (!\u1|Add2~39 ))) # (!\u1|bit_cnt [20] & (\u1|Add2~39  $ (GND)))
// \u1|Add2~41  = CARRY((\u1|bit_cnt [20]) # (!\u1|Add2~39 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~39 ),
	.combout(\u1|Add2~40_combout ),
	.cout(\u1|Add2~41 ));
// synopsys translate_off
defparam \u1|Add2~40 .lut_mask = 16'h3CCF;
defparam \u1|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
cycloneive_lcell_comb \u1|Add2~42 (
// Equation(s):
// \u1|Add2~42_combout  = (\u1|bit_cnt [21] & (\u1|Add2~41  & VCC)) # (!\u1|bit_cnt [21] & (!\u1|Add2~41 ))
// \u1|Add2~43  = CARRY((!\u1|bit_cnt [21] & !\u1|Add2~41 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~41 ),
	.combout(\u1|Add2~42_combout ),
	.cout(\u1|Add2~43 ));
// synopsys translate_off
defparam \u1|Add2~42 .lut_mask = 16'hC303;
defparam \u1|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
cycloneive_lcell_comb \u1|Add2~44 (
// Equation(s):
// \u1|Add2~44_combout  = (\u1|bit_cnt [22] & ((GND) # (!\u1|Add2~43 ))) # (!\u1|bit_cnt [22] & (\u1|Add2~43  $ (GND)))
// \u1|Add2~45  = CARRY((\u1|bit_cnt [22]) # (!\u1|Add2~43 ))

	.dataa(\u1|bit_cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~43 ),
	.combout(\u1|Add2~44_combout ),
	.cout(\u1|Add2~45 ));
// synopsys translate_off
defparam \u1|Add2~44 .lut_mask = 16'h5AAF;
defparam \u1|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
cycloneive_lcell_comb \u1|Add2~46 (
// Equation(s):
// \u1|Add2~46_combout  = (\u1|bit_cnt [23] & (\u1|Add2~45  & VCC)) # (!\u1|bit_cnt [23] & (!\u1|Add2~45 ))
// \u1|Add2~47  = CARRY((!\u1|bit_cnt [23] & !\u1|Add2~45 ))

	.dataa(\u1|bit_cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~45 ),
	.combout(\u1|Add2~46_combout ),
	.cout(\u1|Add2~47 ));
// synopsys translate_off
defparam \u1|Add2~46 .lut_mask = 16'hA505;
defparam \u1|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
cycloneive_lcell_comb \u1|Add2~48 (
// Equation(s):
// \u1|Add2~48_combout  = (\u1|bit_cnt [24] & ((GND) # (!\u1|Add2~47 ))) # (!\u1|bit_cnt [24] & (\u1|Add2~47  $ (GND)))
// \u1|Add2~49  = CARRY((\u1|bit_cnt [24]) # (!\u1|Add2~47 ))

	.dataa(\u1|bit_cnt [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~47 ),
	.combout(\u1|Add2~48_combout ),
	.cout(\u1|Add2~49 ));
// synopsys translate_off
defparam \u1|Add2~48 .lut_mask = 16'h5AAF;
defparam \u1|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
cycloneive_lcell_comb \u1|Add2~50 (
// Equation(s):
// \u1|Add2~50_combout  = (\u1|bit_cnt [25] & (\u1|Add2~49  & VCC)) # (!\u1|bit_cnt [25] & (!\u1|Add2~49 ))
// \u1|Add2~51  = CARRY((!\u1|bit_cnt [25] & !\u1|Add2~49 ))

	.dataa(\u1|bit_cnt [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~49 ),
	.combout(\u1|Add2~50_combout ),
	.cout(\u1|Add2~51 ));
// synopsys translate_off
defparam \u1|Add2~50 .lut_mask = 16'hA505;
defparam \u1|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
cycloneive_lcell_comb \u1|Add2~52 (
// Equation(s):
// \u1|Add2~52_combout  = (\u1|bit_cnt [26] & ((GND) # (!\u1|Add2~51 ))) # (!\u1|bit_cnt [26] & (\u1|Add2~51  $ (GND)))
// \u1|Add2~53  = CARRY((\u1|bit_cnt [26]) # (!\u1|Add2~51 ))

	.dataa(\u1|bit_cnt [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~51 ),
	.combout(\u1|Add2~52_combout ),
	.cout(\u1|Add2~53 ));
// synopsys translate_off
defparam \u1|Add2~52 .lut_mask = 16'h5AAF;
defparam \u1|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N22
cycloneive_lcell_comb \u1|Add2~54 (
// Equation(s):
// \u1|Add2~54_combout  = (\u1|bit_cnt [27] & (\u1|Add2~53  & VCC)) # (!\u1|bit_cnt [27] & (!\u1|Add2~53 ))
// \u1|Add2~55  = CARRY((!\u1|bit_cnt [27] & !\u1|Add2~53 ))

	.dataa(\u1|bit_cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~53 ),
	.combout(\u1|Add2~54_combout ),
	.cout(\u1|Add2~55 ));
// synopsys translate_off
defparam \u1|Add2~54 .lut_mask = 16'hA505;
defparam \u1|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
cycloneive_lcell_comb \u1|Decoder0~6 (
// Equation(s):
// \u1|Decoder0~6_combout  = (!\u1|Add2~50_combout  & (!\u1|Add2~54_combout  & (!\u1|Add2~48_combout  & !\u1|Add2~52_combout )))

	.dataa(\u1|Add2~50_combout ),
	.datab(\u1|Add2~54_combout ),
	.datac(\u1|Add2~48_combout ),
	.datad(\u1|Add2~52_combout ),
	.cin(gnd),
	.combout(\u1|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~6 .lut_mask = 16'h0001;
defparam \u1|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneive_lcell_comb \u1|Decoder0~4 (
// Equation(s):
// \u1|Decoder0~4_combout  = (!\u1|Add2~38_combout  & (!\u1|Add2~32_combout  & (!\u1|Add2~36_combout  & !\u1|Add2~34_combout )))

	.dataa(\u1|Add2~38_combout ),
	.datab(\u1|Add2~32_combout ),
	.datac(\u1|Add2~36_combout ),
	.datad(\u1|Add2~34_combout ),
	.cin(gnd),
	.combout(\u1|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~4 .lut_mask = 16'h0001;
defparam \u1|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
cycloneive_lcell_comb \u1|Decoder0~5 (
// Equation(s):
// \u1|Decoder0~5_combout  = (!\u1|Add2~44_combout  & (!\u1|Add2~46_combout  & (!\u1|Add2~42_combout  & !\u1|Add2~40_combout )))

	.dataa(\u1|Add2~44_combout ),
	.datab(\u1|Add2~46_combout ),
	.datac(\u1|Add2~42_combout ),
	.datad(\u1|Add2~40_combout ),
	.cin(gnd),
	.combout(\u1|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~5 .lut_mask = 16'h0001;
defparam \u1|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
cycloneive_lcell_comb \u1|Add2~56 (
// Equation(s):
// \u1|Add2~56_combout  = (\u1|bit_cnt [28] & ((GND) # (!\u1|Add2~55 ))) # (!\u1|bit_cnt [28] & (\u1|Add2~55  $ (GND)))
// \u1|Add2~57  = CARRY((\u1|bit_cnt [28]) # (!\u1|Add2~55 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~55 ),
	.combout(\u1|Add2~56_combout ),
	.cout(\u1|Add2~57 ));
// synopsys translate_off
defparam \u1|Add2~56 .lut_mask = 16'h3CCF;
defparam \u1|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N26
cycloneive_lcell_comb \u1|Add2~58 (
// Equation(s):
// \u1|Add2~58_combout  = (\u1|bit_cnt [29] & (\u1|Add2~57  & VCC)) # (!\u1|bit_cnt [29] & (!\u1|Add2~57 ))
// \u1|Add2~59  = CARRY((!\u1|bit_cnt [29] & !\u1|Add2~57 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~57 ),
	.combout(\u1|Add2~58_combout ),
	.cout(\u1|Add2~59 ));
// synopsys translate_off
defparam \u1|Add2~58 .lut_mask = 16'hC303;
defparam \u1|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
cycloneive_lcell_comb \u1|Add2~60 (
// Equation(s):
// \u1|Add2~60_combout  = (\u1|bit_cnt [30] & ((GND) # (!\u1|Add2~59 ))) # (!\u1|bit_cnt [30] & (\u1|Add2~59  $ (GND)))
// \u1|Add2~61  = CARRY((\u1|bit_cnt [30]) # (!\u1|Add2~59 ))

	.dataa(gnd),
	.datab(\u1|bit_cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|Add2~59 ),
	.combout(\u1|Add2~60_combout ),
	.cout(\u1|Add2~61 ));
// synopsys translate_off
defparam \u1|Add2~60 .lut_mask = 16'h3CCF;
defparam \u1|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N30
cycloneive_lcell_comb \u1|Add2~62 (
// Equation(s):
// \u1|Add2~62_combout  = \u1|Add2~61  $ (!\u1|bit_cnt [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|bit_cnt [31]),
	.cin(\u1|Add2~61 ),
	.combout(\u1|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Add2~62 .lut_mask = 16'hF00F;
defparam \u1|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneive_lcell_comb \u1|Decoder0~7 (
// Equation(s):
// \u1|Decoder0~7_combout  = (!\u1|Add2~56_combout  & (!\u1|Add2~60_combout  & (!\u1|Add2~58_combout  & !\u1|Add2~62_combout )))

	.dataa(\u1|Add2~56_combout ),
	.datab(\u1|Add2~60_combout ),
	.datac(\u1|Add2~58_combout ),
	.datad(\u1|Add2~62_combout ),
	.cin(gnd),
	.combout(\u1|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~7 .lut_mask = 16'h0001;
defparam \u1|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
cycloneive_lcell_comb \u1|Decoder0~8 (
// Equation(s):
// \u1|Decoder0~8_combout  = (\u1|Decoder0~6_combout  & (\u1|Decoder0~4_combout  & (\u1|Decoder0~5_combout  & \u1|Decoder0~7_combout )))

	.dataa(\u1|Decoder0~6_combout ),
	.datab(\u1|Decoder0~4_combout ),
	.datac(\u1|Decoder0~5_combout ),
	.datad(\u1|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\u1|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~8 .lut_mask = 16'h8000;
defparam \u1|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneive_lcell_comb \u1|Decoder0~9 (
// Equation(s):
// \u1|Decoder0~9_combout  = (\u1|always4~9_combout  & (\u1|Decoder0~3_combout  & (!\u1|Add2~6_combout  & \u1|Decoder0~8_combout )))

	.dataa(\u1|always4~9_combout ),
	.datab(\u1|Decoder0~3_combout ),
	.datac(\u1|Add2~6_combout ),
	.datad(\u1|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\u1|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~9 .lut_mask = 16'h0800;
defparam \u1|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \u1|Decoder0~10 (
// Equation(s):
// \u1|Decoder0~10_combout  = (\u1|Add2~0_combout  & \u1|Decoder0~9_combout )

	.dataa(gnd),
	.datab(\u1|Add2~0_combout ),
	.datac(gnd),
	.datad(\u1|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\u1|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~10 .lut_mask = 16'hCC00;
defparam \u1|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \u1|Decoder0~11 (
// Equation(s):
// \u1|Decoder0~11_combout  = (\u1|Add2~4_combout  & \u1|Add2~2_combout )

	.dataa(\u1|Add2~4_combout ),
	.datab(gnd),
	.datac(\u1|Add2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~11 .lut_mask = 16'hA0A0;
defparam \u1|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \u1|rx_data[7]~0 (
// Equation(s):
// \u1|rx_data[7]~0_combout  = (\u1|Decoder0~10_combout  & ((\u1|Decoder0~11_combout  & (!\u1|rx_reg3~q )) # (!\u1|Decoder0~11_combout  & ((\u1|rx_data [7]))))) # (!\u1|Decoder0~10_combout  & (((\u1|rx_data [7]))))

	.dataa(\u1|rx_reg3~q ),
	.datab(\u1|Decoder0~10_combout ),
	.datac(\u1|rx_data [7]),
	.datad(\u1|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\u1|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rx_data[7]~0 .lut_mask = 16'h74F0;
defparam \u1|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N21
dffeas \u1|rx_data[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|rx_data[7]~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rx_data[7] .is_wysiwyg = "true";
defparam \u1|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \u1|para_out[7]~feeder (
// Equation(s):
// \u1|para_out[7]~feeder_combout  = \u1|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rx_data [7]),
	.cin(gnd),
	.combout(\u1|para_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|para_out[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|para_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \u1|para_out[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|para_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|para_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|para_out[7] .is_wysiwyg = "true";
defparam \u1|para_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \u2|data_in_reg[7]~feeder (
// Equation(s):
// \u2|data_in_reg[7]~feeder_combout  = \u1|para_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|para_out [7]),
	.cin(gnd),
	.combout(\u2|data_in_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|data_in_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \u2|data_in_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \u2|data_in_reg[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|data_in_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|data_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|data_in_reg[7] .is_wysiwyg = "true";
defparam \u2|data_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \u2|c_3[7]~feeder (
// Equation(s):
// \u2|c_3[7]~feeder_combout  = \u2|data_in_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|data_in_reg [7]),
	.cin(gnd),
	.combout(\u2|c_3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|c_3[7]~feeder .lut_mask = 16'hFF00;
defparam \u2|c_3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \u2|c_3[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|c_3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_3[7] .is_wysiwyg = "true";
defparam \u2|c_3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \u2|c_2[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|c_3 [7]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_2[7] .is_wysiwyg = "true";
defparam \u2|c_2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \u2|c_1[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|c_2 [7]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_1[7] .is_wysiwyg = "true";
defparam \u2|c_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ (((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & (((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # (GND))))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & VCC)))) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (((VCC) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY((!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]))))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 16'hC309;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ (((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & (((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # (GND))))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7])) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 16'h3C6F;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y8_N15
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & VCC)))) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] $ (((VCC) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  = CARRY((!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]))))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 16'hC309;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout  = \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] $ 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT )

	.dataa(gnd),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .lut_mask = 16'h3C3C;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # 
// ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]) # (!\u2|rd_en_12~q )))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datac(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datad(\u2|rd_en_12~q ),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFEFF;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \u2|always5~2 (
// Equation(s):
// \u2|always5~2_combout  = (\u2|always5~0_combout  & ((\u2|row_cnt [1] & ((!\u2|row_cnt [0]))) # (!\u2|row_cnt [1] & (\u2|row_cnt [4]))))

	.dataa(\u2|always5~0_combout ),
	.datab(\u2|row_cnt [4]),
	.datac(\u2|row_cnt [1]),
	.datad(\u2|row_cnt [0]),
	.cin(gnd),
	.combout(\u2|always5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always5~2 .lut_mask = 16'h08A8;
defparam \u2|always5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \u2|always5~3 (
// Equation(s):
// \u2|always5~3_combout  = (\u2|always5~2_combout ) # ((\u2|row_cnt [5] & ((!\u2|row_cnt [4]))) # (!\u2|row_cnt [5] & (\u2|row_cnt [7])))

	.dataa(\u2|row_cnt [5]),
	.datab(\u2|row_cnt [7]),
	.datac(\u2|row_cnt [4]),
	.datad(\u2|always5~2_combout ),
	.cin(gnd),
	.combout(\u2|always5~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always5~3 .lut_mask = 16'hFF4E;
defparam \u2|always5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \u2|always5~1 (
// Equation(s):
// \u2|always5~1_combout  = (!\u2|row_cnt [7] & ((\u2|row_cnt [5]) # ((\u2|row_cnt [0]) # (!\u2|always2~0_combout ))))

	.dataa(\u2|row_cnt [5]),
	.datab(\u2|row_cnt [7]),
	.datac(\u2|always2~0_combout ),
	.datad(\u2|row_cnt [0]),
	.cin(gnd),
	.combout(\u2|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always5~1 .lut_mask = 16'h3323;
defparam \u2|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \u2|always5~4 (
// Equation(s):
// \u2|always5~4_combout  = (\u1|valid_flag~q  & ((\u2|always5~1_combout ) # ((\u2|always5~3_combout  & !\u2|row_cnt [6]))))

	.dataa(\u1|valid_flag~q ),
	.datab(\u2|always5~3_combout ),
	.datac(\u2|row_cnt [6]),
	.datad(\u2|always5~1_combout ),
	.cin(gnd),
	.combout(\u2|always5~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always5~4 .lut_mask = 16'hAA08;
defparam \u2|always5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \u2|wr_en_2~feeder (
// Equation(s):
// \u2|wr_en_2~feeder_combout  = \u2|always5~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|always5~4_combout ),
	.cin(gnd),
	.combout(\u2|wr_en_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|wr_en_2~feeder .lut_mask = 16'hFF00;
defparam \u2|wr_en_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N27
dffeas \u2|wr_en_2 (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|wr_en_2~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|wr_en_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|wr_en_2 .is_wysiwyg = "true";
defparam \u2|wr_en_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \u2|always8~0 (
// Equation(s):
// \u2|always8~0_combout  = (\u2|rd_en_12~q  & \u2|wr_en_2~q )

	.dataa(gnd),
	.datab(\u2|rd_en_12~q ),
	.datac(\u2|wr_en_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2|always8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always8~0 .lut_mask = 16'hC0C0;
defparam \u2|always8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \u2|dout_flag (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|always8~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|dout_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|dout_flag .is_wysiwyg = "true";
defparam \u2|dout_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \u2|always3~0 (
// Equation(s):
// \u2|always3~0_combout  = (!\u2|row_cnt [1] & (!\u2|row_cnt [7] & (!\u2|row_cnt [4] & \u1|valid_flag~q )))

	.dataa(\u2|row_cnt [1]),
	.datab(\u2|row_cnt [7]),
	.datac(\u2|row_cnt [4]),
	.datad(\u1|valid_flag~q ),
	.cin(gnd),
	.combout(\u2|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always3~0 .lut_mask = 16'h0100;
defparam \u2|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \u2|always3~1 (
// Equation(s):
// \u2|always3~1_combout  = (!\u2|row_cnt [5] & (\u2|always3~0_combout  & (\u2|always2~0_combout  & !\u2|row_cnt [0])))

	.dataa(\u2|row_cnt [5]),
	.datab(\u2|always3~0_combout ),
	.datac(\u2|always2~0_combout ),
	.datad(\u2|row_cnt [0]),
	.cin(gnd),
	.combout(\u2|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always3~1 .lut_mask = 16'h0040;
defparam \u2|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \u2|wr_en_1~0 (
// Equation(s):
// \u2|wr_en_1~0_combout  = (\u2|dout_flag~q ) # (\u2|always3~1_combout )

	.dataa(gnd),
	.datab(\u2|dout_flag~q ),
	.datac(gnd),
	.datad(\u2|always3~1_combout ),
	.cin(gnd),
	.combout(\u2|wr_en_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|wr_en_1~0 .lut_mask = 16'hFFCC;
defparam \u2|wr_en_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \u2|wr_en_1 (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|wr_en_1~0_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|wr_en_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|wr_en_1 .is_wysiwyg = "true";
defparam \u2|wr_en_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # (\u2|wr_en_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u2|wr_en_1~q ),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFF0;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6])))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFFE;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ) # 
// (((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 16'hFFFB;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ))))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .lut_mask = 16'hFCEC;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N27
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\u2|rd_en_12~q  $ (((!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & 
// \u2|wr_en_1~q ))))) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (((!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \u2|wr_en_1~q ))))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\u2|rd_en_12~q ),
	.datac(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u2|wr_en_1~q ),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h8788;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y8_N3
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & VCC)))) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (GND))))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y8_N7
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & VCC)))) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]))))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y8_N9
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h8000;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & 
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datad(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'hF000;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  & \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout 
// )))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datad(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 16'h8000;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & \u2|wr_en_1~q )))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datac(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datad(\u2|wr_en_1~q ),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout  = (!\u2|rd_en_12~q  & ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  & \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u2|rd_en_12~q ),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 16'h00F8;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \u2|wr_en_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u2|wr_en_1~q ),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h0F00;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \u2|rd_en_12~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u2|rd_en_12~q ),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((VCC)))) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ (((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & (((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # (GND))))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N15
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & VCC)))) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (((VCC) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY((!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]))))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 16'hC309;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ (((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & (((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # (GND))))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7])) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 16'h3C6F;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & VCC)))) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] $ (((VCC) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  = CARRY((!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]))))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 16'hC309;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout  = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] $ 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT )

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .lut_mask = 16'h5A5A;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # 
// ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]) # (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]))) # (!\u2|rd_en_12~q )

	.dataa(\u2|rd_en_12~q ),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datac(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFFD;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]) # ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFFE;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ) # 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 16'hFFEF;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\u2|wr_en_2~q ) # (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|wr_en_2~q ),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFF0;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ))))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.datac(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .lut_mask = 16'hFFE0;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\u2|rd_en_12~q  & (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  $ (((\u2|wr_en_2~q  & 
// !\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ))))) # (!\u2|rd_en_12~q  & (((\u2|wr_en_2~q  & !\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ))))

	.dataa(\u2|rd_en_12~q ),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u2|wr_en_2~q ),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h8878;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((GND))))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & VCC)))) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N9
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7])))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\u2|wr_en_2~q  & \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9])))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u2|wr_en_2~q ),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h8000;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  & \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout )))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 16'hFF80;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  & !\u2|rd_en_12~q )

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.datab(gnd),
	.datac(\u2|rd_en_12~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 16'h0A0A;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N17
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\u2|wr_en_2~q  & !\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|wr_en_2~q ),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00F0;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\u2|rd_en_12~q  & \u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|rd_en_12~q ),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \u1|Decoder0~14 (
// Equation(s):
// \u1|Decoder0~14_combout  = (\u1|Decoder0~9_combout  & (!\u1|Add2~2_combout  & !\u1|Add2~0_combout ))

	.dataa(\u1|Decoder0~9_combout ),
	.datab(\u1|Add2~2_combout ),
	.datac(gnd),
	.datad(\u1|Add2~0_combout ),
	.cin(gnd),
	.combout(\u1|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~14 .lut_mask = 16'h0022;
defparam \u1|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \u1|rx_data[0]~7 (
// Equation(s):
// \u1|rx_data[0]~7_combout  = (\u1|Decoder0~14_combout  & ((\u1|Add2~4_combout  & (\u1|rx_data [0])) # (!\u1|Add2~4_combout  & ((!\u1|rx_reg3~q ))))) # (!\u1|Decoder0~14_combout  & (((\u1|rx_data [0]))))

	.dataa(\u1|Decoder0~14_combout ),
	.datab(\u1|Add2~4_combout ),
	.datac(\u1|rx_data [0]),
	.datad(\u1|rx_reg3~q ),
	.cin(gnd),
	.combout(\u1|rx_data[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rx_data[0]~7 .lut_mask = 16'hD0F2;
defparam \u1|rx_data[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \u1|rx_data[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|rx_data[0]~7_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rx_data[0] .is_wysiwyg = "true";
defparam \u1|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \u1|para_out[0]~feeder (
// Equation(s):
// \u1|para_out[0]~feeder_combout  = \u1|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rx_data [0]),
	.cin(gnd),
	.combout(\u1|para_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|para_out[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|para_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \u1|para_out[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|para_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|para_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|para_out[0] .is_wysiwyg = "true";
defparam \u1|para_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \u2|din_2[0]~feeder (
// Equation(s):
// \u2|din_2[0]~feeder_combout  = \u1|para_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|para_out [0]),
	.cin(gnd),
	.combout(\u2|din_2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_2[0]~feeder .lut_mask = 16'hFF00;
defparam \u2|din_2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \u2|din_2[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_2[0] .is_wysiwyg = "true";
defparam \u2|din_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit 
// [1]))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ 
// (GND))) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & !\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N15
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit 
// [3]))

	.dataa(gnd),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N17
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ 
// (GND))) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & !\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit 
// [5]))

	.dataa(gnd),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N21
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ 
// (GND))) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & !\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N23
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit 
// [7]))

	.dataa(gnd),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ 
// (GND))) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & !\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N27
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  $ (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h0FF0;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N29
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y12_N15
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # (GND)))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY((!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  $ (GND))) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  & VCC))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// !\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT )) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # (GND)))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY((!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]))

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y12_N27
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout  = (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  $ (GND))) # (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (!\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  & VCC))
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  = CARRY((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// !\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.cout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y12_N29
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 (
// Equation(s):
// \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout  = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] $ 
// (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT )

	.dataa(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.combout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .lut_mask = 16'h5A5A;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y12_N31
dffeas \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \u1|Decoder0~13 (
// Equation(s):
// \u1|Decoder0~13_combout  = (\u1|Decoder0~9_combout  & (!\u1|Add2~2_combout  & \u1|Add2~0_combout ))

	.dataa(\u1|Decoder0~9_combout ),
	.datab(\u1|Add2~2_combout ),
	.datac(gnd),
	.datad(\u1|Add2~0_combout ),
	.cin(gnd),
	.combout(\u1|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~13 .lut_mask = 16'h2200;
defparam \u1|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \u1|rx_data[1]~6 (
// Equation(s):
// \u1|rx_data[1]~6_combout  = (\u1|Decoder0~13_combout  & ((\u1|Add2~4_combout  & (\u1|rx_data [1])) # (!\u1|Add2~4_combout  & ((!\u1|rx_reg3~q ))))) # (!\u1|Decoder0~13_combout  & (((\u1|rx_data [1]))))

	.dataa(\u1|Decoder0~13_combout ),
	.datab(\u1|Add2~4_combout ),
	.datac(\u1|rx_data [1]),
	.datad(\u1|rx_reg3~q ),
	.cin(gnd),
	.combout(\u1|rx_data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rx_data[1]~6 .lut_mask = 16'hD0F2;
defparam \u1|rx_data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N29
dffeas \u1|rx_data[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|rx_data[1]~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rx_data[1] .is_wysiwyg = "true";
defparam \u1|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \u1|para_out[1]~feeder (
// Equation(s):
// \u1|para_out[1]~feeder_combout  = \u1|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rx_data [1]),
	.cin(gnd),
	.combout(\u1|para_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|para_out[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|para_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \u1|para_out[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|para_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|para_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|para_out[1] .is_wysiwyg = "true";
defparam \u1|para_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \u2|din_2[1]~feeder (
// Equation(s):
// \u2|din_2[1]~feeder_combout  = \u1|para_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|para_out [1]),
	.cin(gnd),
	.combout(\u2|din_2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_2[1]~feeder .lut_mask = 16'hFF00;
defparam \u2|din_2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \u2|din_2[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_2[1] .is_wysiwyg = "true";
defparam \u2|din_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \u1|Decoder0~12 (
// Equation(s):
// \u1|Decoder0~12_combout  = (!\u1|Add2~0_combout  & \u1|Decoder0~9_combout )

	.dataa(gnd),
	.datab(\u1|Add2~0_combout ),
	.datac(gnd),
	.datad(\u1|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\u1|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~12 .lut_mask = 16'h3300;
defparam \u1|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \u1|Decoder0~15 (
// Equation(s):
// \u1|Decoder0~15_combout  = (!\u1|Add2~4_combout  & \u1|Add2~2_combout )

	.dataa(\u1|Add2~4_combout ),
	.datab(gnd),
	.datac(\u1|Add2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Decoder0~15 .lut_mask = 16'h5050;
defparam \u1|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \u1|rx_data[2]~5 (
// Equation(s):
// \u1|rx_data[2]~5_combout  = (\u1|Decoder0~12_combout  & ((\u1|Decoder0~15_combout  & ((!\u1|rx_reg3~q ))) # (!\u1|Decoder0~15_combout  & (\u1|rx_data [2])))) # (!\u1|Decoder0~12_combout  & (((\u1|rx_data [2]))))

	.dataa(\u1|Decoder0~12_combout ),
	.datab(\u1|Decoder0~15_combout ),
	.datac(\u1|rx_data [2]),
	.datad(\u1|rx_reg3~q ),
	.cin(gnd),
	.combout(\u1|rx_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rx_data[2]~5 .lut_mask = 16'h70F8;
defparam \u1|rx_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \u1|rx_data[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|rx_data[2]~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rx_data[2] .is_wysiwyg = "true";
defparam \u1|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \u1|para_out[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|rx_data [2]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|para_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|para_out[2] .is_wysiwyg = "true";
defparam \u1|para_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \u2|din_2[2]~feeder (
// Equation(s):
// \u2|din_2[2]~feeder_combout  = \u1|para_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|para_out [2]),
	.cin(gnd),
	.combout(\u2|din_2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_2[2]~feeder .lut_mask = 16'hFF00;
defparam \u2|din_2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \u2|din_2[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_2[2] .is_wysiwyg = "true";
defparam \u2|din_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \u1|rx_data[3]~4 (
// Equation(s):
// \u1|rx_data[3]~4_combout  = (\u1|Decoder0~10_combout  & ((\u1|Decoder0~15_combout  & (!\u1|rx_reg3~q )) # (!\u1|Decoder0~15_combout  & ((\u1|rx_data [3]))))) # (!\u1|Decoder0~10_combout  & (((\u1|rx_data [3]))))

	.dataa(\u1|rx_reg3~q ),
	.datab(\u1|Decoder0~10_combout ),
	.datac(\u1|rx_data [3]),
	.datad(\u1|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\u1|rx_data[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rx_data[3]~4 .lut_mask = 16'h74F0;
defparam \u1|rx_data[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \u1|rx_data[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|rx_data[3]~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rx_data[3] .is_wysiwyg = "true";
defparam \u1|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \u1|para_out[3]~feeder (
// Equation(s):
// \u1|para_out[3]~feeder_combout  = \u1|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rx_data [3]),
	.cin(gnd),
	.combout(\u1|para_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|para_out[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|para_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \u1|para_out[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|para_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|para_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|para_out[3] .is_wysiwyg = "true";
defparam \u1|para_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \u2|din_2[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|para_out [3]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|always5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_2[3] .is_wysiwyg = "true";
defparam \u2|din_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \u1|rx_data[4]~3 (
// Equation(s):
// \u1|rx_data[4]~3_combout  = (\u1|Decoder0~14_combout  & ((\u1|Add2~4_combout  & ((!\u1|rx_reg3~q ))) # (!\u1|Add2~4_combout  & (\u1|rx_data [4])))) # (!\u1|Decoder0~14_combout  & (((\u1|rx_data [4]))))

	.dataa(\u1|Decoder0~14_combout ),
	.datab(\u1|Add2~4_combout ),
	.datac(\u1|rx_data [4]),
	.datad(\u1|rx_reg3~q ),
	.cin(gnd),
	.combout(\u1|rx_data[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rx_data[4]~3 .lut_mask = 16'h70F8;
defparam \u1|rx_data[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N3
dffeas \u1|rx_data[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|rx_data[4]~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rx_data[4] .is_wysiwyg = "true";
defparam \u1|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \u1|para_out[4]~feeder (
// Equation(s):
// \u1|para_out[4]~feeder_combout  = \u1|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rx_data [4]),
	.cin(gnd),
	.combout(\u1|para_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|para_out[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|para_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \u1|para_out[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|para_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|para_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|para_out[4] .is_wysiwyg = "true";
defparam \u1|para_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \u2|din_2[4]~feeder (
// Equation(s):
// \u2|din_2[4]~feeder_combout  = \u1|para_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|para_out [4]),
	.cin(gnd),
	.combout(\u2|din_2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_2[4]~feeder .lut_mask = 16'hFF00;
defparam \u2|din_2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \u2|din_2[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_2[4] .is_wysiwyg = "true";
defparam \u2|din_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \u1|rx_data[5]~2 (
// Equation(s):
// \u1|rx_data[5]~2_combout  = (\u1|Decoder0~13_combout  & ((\u1|Add2~4_combout  & ((!\u1|rx_reg3~q ))) # (!\u1|Add2~4_combout  & (\u1|rx_data [5])))) # (!\u1|Decoder0~13_combout  & (((\u1|rx_data [5]))))

	.dataa(\u1|Decoder0~13_combout ),
	.datab(\u1|Add2~4_combout ),
	.datac(\u1|rx_data [5]),
	.datad(\u1|rx_reg3~q ),
	.cin(gnd),
	.combout(\u1|rx_data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rx_data[5]~2 .lut_mask = 16'h70F8;
defparam \u1|rx_data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \u1|rx_data[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|rx_data[5]~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rx_data[5] .is_wysiwyg = "true";
defparam \u1|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \u1|para_out[5]~feeder (
// Equation(s):
// \u1|para_out[5]~feeder_combout  = \u1|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rx_data [5]),
	.cin(gnd),
	.combout(\u1|para_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|para_out[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|para_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N5
dffeas \u1|para_out[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|para_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|para_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|para_out[5] .is_wysiwyg = "true";
defparam \u1|para_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \u2|din_2[5]~feeder (
// Equation(s):
// \u2|din_2[5]~feeder_combout  = \u1|para_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|para_out [5]),
	.cin(gnd),
	.combout(\u2|din_2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_2[5]~feeder .lut_mask = 16'hFF00;
defparam \u2|din_2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \u2|din_2[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_2[5] .is_wysiwyg = "true";
defparam \u2|din_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \u1|rx_data[6]~1 (
// Equation(s):
// \u1|rx_data[6]~1_combout  = (\u1|Decoder0~12_combout  & ((\u1|Decoder0~11_combout  & ((!\u1|rx_reg3~q ))) # (!\u1|Decoder0~11_combout  & (\u1|rx_data [6])))) # (!\u1|Decoder0~12_combout  & (((\u1|rx_data [6]))))

	.dataa(\u1|Decoder0~12_combout ),
	.datab(\u1|Decoder0~11_combout ),
	.datac(\u1|rx_data [6]),
	.datad(\u1|rx_reg3~q ),
	.cin(gnd),
	.combout(\u1|rx_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rx_data[6]~1 .lut_mask = 16'h70F8;
defparam \u1|rx_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \u1|rx_data[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|rx_data[6]~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rx_data[6] .is_wysiwyg = "true";
defparam \u1|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \u1|para_out[6]~feeder (
// Equation(s):
// \u1|para_out[6]~feeder_combout  = \u1|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rx_data [6]),
	.cin(gnd),
	.combout(\u1|para_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|para_out[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|para_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \u1|para_out[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u1|para_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|para_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|para_out[6] .is_wysiwyg = "true";
defparam \u1|para_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \u2|din_2[6]~feeder (
// Equation(s):
// \u2|din_2[6]~feeder_combout  = \u1|para_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|para_out [6]),
	.cin(gnd),
	.combout(\u2|din_2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_2[6]~feeder .lut_mask = 16'hFF00;
defparam \u2|din_2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \u2|din_2[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_2[6] .is_wysiwyg = "true";
defparam \u2|din_2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \u2|din_2[7]~feeder (
// Equation(s):
// \u2|din_2[7]~feeder_combout  = \u1|para_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|para_out [7]),
	.cin(gnd),
	.combout(\u2|din_2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_2[7]~feeder .lut_mask = 16'hFF00;
defparam \u2|din_2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \u2|din_2[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_2[7] .is_wysiwyg = "true";
defparam \u2|din_2[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u2|din_2 [7],\u2|din_2 [6],\u2|din_2 [5],\u2|din_2 [4],\u2|din_2 [3],\u2|din_2 [2],\u2|din_2 [1],\u2|din_2 [0]}),
	.portaaddr({\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\u2|fifo_2|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\u2|fifo_2|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ALTSYNCRAM";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 10;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 9;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 1023;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 1024;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 10;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 9;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 1023;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 1024;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \u2|din_1~7 (
// Equation(s):
// \u2|din_1~7_combout  = (\u2|always3~1_combout  & ((\u1|para_out [0]))) # (!\u2|always3~1_combout  & (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]))

	.dataa(gnd),
	.datab(\u2|always3~1_combout ),
	.datac(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.datad(\u1|para_out [0]),
	.cin(gnd),
	.combout(\u2|din_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_1~7 .lut_mask = 16'hFC30;
defparam \u2|din_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \u2|din_1[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_1~7_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_1[0] .is_wysiwyg = "true";
defparam \u2|din_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit 
// [1]))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ 
// (GND))) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & !\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit 
// [3]))

	.dataa(gnd),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N17
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ 
// (GND))) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & !\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N19
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit 
// [5]))

	.dataa(gnd),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N21
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ 
// (GND))) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & !\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N23
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit 
// [7]))

	.dataa(gnd),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ 
// (GND))) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & !\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N27
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  $ (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h0FF0;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N29
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y10_N15
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # (GND)))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY((!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  $ (GND))) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  & VCC))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// !\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT )) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// ((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # (GND)))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY((!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]))

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout  = (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  $ (GND))) # (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (!\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  & VCC))
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  = CARRY((\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// !\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.cout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y10_N29
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 (
// Equation(s):
// \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout  = \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] $ 
// (\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT )

	.dataa(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.combout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .lut_mask = 16'h5A5A;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \u2|din_1~6 (
// Equation(s):
// \u2|din_1~6_combout  = (\u2|always3~1_combout  & ((\u1|para_out [1]))) # (!\u2|always3~1_combout  & (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]))

	.dataa(gnd),
	.datab(\u2|always3~1_combout ),
	.datac(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.datad(\u1|para_out [1]),
	.cin(gnd),
	.combout(\u2|din_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_1~6 .lut_mask = 16'hFC30;
defparam \u2|din_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \u2|din_1[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_1~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_1[1] .is_wysiwyg = "true";
defparam \u2|din_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \u2|din_1~5 (
// Equation(s):
// \u2|din_1~5_combout  = (\u2|always3~1_combout  & (\u1|para_out [2])) # (!\u2|always3~1_combout  & ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2])))

	.dataa(\u1|para_out [2]),
	.datab(gnd),
	.datac(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.datad(\u2|always3~1_combout ),
	.cin(gnd),
	.combout(\u2|din_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_1~5 .lut_mask = 16'hAAF0;
defparam \u2|din_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \u2|din_1[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_1~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_1[2] .is_wysiwyg = "true";
defparam \u2|din_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \u2|din_1~4 (
// Equation(s):
// \u2|din_1~4_combout  = (\u2|always3~1_combout  & ((\u1|para_out [3]))) # (!\u2|always3~1_combout  & (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]))

	.dataa(gnd),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.datac(\u1|para_out [3]),
	.datad(\u2|always3~1_combout ),
	.cin(gnd),
	.combout(\u2|din_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_1~4 .lut_mask = 16'hF0CC;
defparam \u2|din_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N3
dffeas \u2|din_1[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_1~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_1[3] .is_wysiwyg = "true";
defparam \u2|din_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \u2|din_1~3 (
// Equation(s):
// \u2|din_1~3_combout  = (\u2|always3~1_combout  & (\u1|para_out [4])) # (!\u2|always3~1_combout  & ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4])))

	.dataa(\u1|para_out [4]),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.datac(gnd),
	.datad(\u2|always3~1_combout ),
	.cin(gnd),
	.combout(\u2|din_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_1~3 .lut_mask = 16'hAACC;
defparam \u2|din_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \u2|din_1[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_1~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_1[4] .is_wysiwyg = "true";
defparam \u2|din_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \u2|din_1~2 (
// Equation(s):
// \u2|din_1~2_combout  = (\u2|always3~1_combout  & ((\u1|para_out [5]))) # (!\u2|always3~1_combout  & (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]))

	.dataa(gnd),
	.datab(\u2|always3~1_combout ),
	.datac(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.datad(\u1|para_out [5]),
	.cin(gnd),
	.combout(\u2|din_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_1~2 .lut_mask = 16'hFC30;
defparam \u2|din_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \u2|din_1[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_1~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_1[5] .is_wysiwyg = "true";
defparam \u2|din_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \u2|din_1~1 (
// Equation(s):
// \u2|din_1~1_combout  = (\u2|always3~1_combout  & ((\u1|para_out [6]))) # (!\u2|always3~1_combout  & (\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]))

	.dataa(gnd),
	.datab(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.datac(\u1|para_out [6]),
	.datad(\u2|always3~1_combout ),
	.cin(gnd),
	.combout(\u2|din_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_1~1 .lut_mask = 16'hF0CC;
defparam \u2|din_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \u2|din_1[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_1~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_1[6] .is_wysiwyg = "true";
defparam \u2|din_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \u2|din_1~0 (
// Equation(s):
// \u2|din_1~0_combout  = (\u2|always3~1_combout  & (\u1|para_out [7])) # (!\u2|always3~1_combout  & ((\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7])))

	.dataa(\u1|para_out [7]),
	.datab(\u2|always3~1_combout ),
	.datac(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2|din_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|din_1~0 .lut_mask = 16'hB8B8;
defparam \u2|din_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \u2|din_1[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|din_1~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|wr_en_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|din_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|din_1[7] .is_wysiwyg = "true";
defparam \u2|din_1[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\u2|rd_en_reg~q ),
	.ena1(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena3(vcc),
	.clr0(!\sys_rst_n~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,\u2|din_1 [7],\u2|din_1 [6],\u2|din_1 [5],\u2|din_1 [4],\u2|din_1 [3],\u2|din_1 [2],\u2|din_1 [1],\u2|din_1 [0]}),
	.portaaddr({\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\u2|fifo_1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\u2|fifo_1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena2";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_output_clock_enable = "ena0";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ALTSYNCRAM";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 10;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 9;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 1023;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 1024;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 10;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "clear0";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "clock0";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 9;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 1023;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 1024;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \u2|fifo_1|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X16_Y10_N3
dffeas \u2|a_3[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|dout_1_reg [7]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_3[7] .is_wysiwyg = "true";
defparam \u2|a_3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \u2|a_2[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|a_3 [7]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_2[7] .is_wysiwyg = "true";
defparam \u2|a_2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \u2|a_1[7]~feeder (
// Equation(s):
// \u2|a_1[7]~feeder_combout  = \u2|a_2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|a_2 [7]),
	.cin(gnd),
	.combout(\u2|a_1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|a_1[7]~feeder .lut_mask = 16'hFF00;
defparam \u2|a_1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \u2|a_1[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|a_1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_1[7] .is_wysiwyg = "true";
defparam \u2|a_1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \u2|a_3[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|dout_1_reg [6]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_3[6] .is_wysiwyg = "true";
defparam \u2|a_3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \u2|a_2[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|a_3 [6]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_2[6] .is_wysiwyg = "true";
defparam \u2|a_2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \u2|a_1[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|a_2 [6]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_1[6] .is_wysiwyg = "true";
defparam \u2|a_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \u2|data_in_reg[6]~feeder (
// Equation(s):
// \u2|data_in_reg[6]~feeder_combout  = \u1|para_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|para_out [6]),
	.cin(gnd),
	.combout(\u2|data_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|data_in_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \u2|data_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \u2|data_in_reg[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|data_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|data_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|data_in_reg[6] .is_wysiwyg = "true";
defparam \u2|data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \u2|c_3[6]~feeder (
// Equation(s):
// \u2|c_3[6]~feeder_combout  = \u2|data_in_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|data_in_reg [6]),
	.cin(gnd),
	.combout(\u2|c_3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|c_3[6]~feeder .lut_mask = 16'hFF00;
defparam \u2|c_3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \u2|c_3[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|c_3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_3[6] .is_wysiwyg = "true";
defparam \u2|c_3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \u2|c_2[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|c_3 [6]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_2[6] .is_wysiwyg = "true";
defparam \u2|c_2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \u2|c_1[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|c_2 [6]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_1[6] .is_wysiwyg = "true";
defparam \u2|c_1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \u2|a_3[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|dout_1_reg [5]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_3[5] .is_wysiwyg = "true";
defparam \u2|a_3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \u2|a_2[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|a_3 [5]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_2[5] .is_wysiwyg = "true";
defparam \u2|a_2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \u2|a_1[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|a_2 [5]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_1[5] .is_wysiwyg = "true";
defparam \u2|a_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \u2|data_in_reg[5]~feeder (
// Equation(s):
// \u2|data_in_reg[5]~feeder_combout  = \u1|para_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|para_out [5]),
	.cin(gnd),
	.combout(\u2|data_in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|data_in_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \u2|data_in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \u2|data_in_reg[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|data_in_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|data_in_reg[5] .is_wysiwyg = "true";
defparam \u2|data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \u2|c_3[5]~feeder (
// Equation(s):
// \u2|c_3[5]~feeder_combout  = \u2|data_in_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|data_in_reg [5]),
	.cin(gnd),
	.combout(\u2|c_3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|c_3[5]~feeder .lut_mask = 16'hFF00;
defparam \u2|c_3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \u2|c_3[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|c_3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_3[5] .is_wysiwyg = "true";
defparam \u2|c_3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \u2|c_2[5]~feeder (
// Equation(s):
// \u2|c_2[5]~feeder_combout  = \u2|c_3 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|c_3 [5]),
	.cin(gnd),
	.combout(\u2|c_2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|c_2[5]~feeder .lut_mask = 16'hFF00;
defparam \u2|c_2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \u2|c_2[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|c_2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_2[5] .is_wysiwyg = "true";
defparam \u2|c_2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \u2|c_1[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|c_2 [5]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_1[5] .is_wysiwyg = "true";
defparam \u2|c_1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \u2|a_3[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|dout_1_reg [4]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_3[4] .is_wysiwyg = "true";
defparam \u2|a_3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \u2|a_2[4]~feeder (
// Equation(s):
// \u2|a_2[4]~feeder_combout  = \u2|a_3 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|a_3 [4]),
	.cin(gnd),
	.combout(\u2|a_2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|a_2[4]~feeder .lut_mask = 16'hFF00;
defparam \u2|a_2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \u2|a_2[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|a_2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_2[4] .is_wysiwyg = "true";
defparam \u2|a_2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \u2|a_1[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|a_2 [4]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_1[4] .is_wysiwyg = "true";
defparam \u2|a_1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \u2|data_in_reg[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|para_out [4]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|data_in_reg[4] .is_wysiwyg = "true";
defparam \u2|data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \u2|c_3[4]~feeder (
// Equation(s):
// \u2|c_3[4]~feeder_combout  = \u2|data_in_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|data_in_reg [4]),
	.cin(gnd),
	.combout(\u2|c_3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|c_3[4]~feeder .lut_mask = 16'hFF00;
defparam \u2|c_3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \u2|c_3[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|c_3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_3[4] .is_wysiwyg = "true";
defparam \u2|c_3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \u2|c_2[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|c_3 [4]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_2[4] .is_wysiwyg = "true";
defparam \u2|c_2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \u2|c_1[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|c_2 [4]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_1[4] .is_wysiwyg = "true";
defparam \u2|c_1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \u2|a_3[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|dout_1_reg [3]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_3[3] .is_wysiwyg = "true";
defparam \u2|a_3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \u2|a_2[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|a_3 [3]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_2[3] .is_wysiwyg = "true";
defparam \u2|a_2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \u2|a_1[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|a_2 [3]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_1[3] .is_wysiwyg = "true";
defparam \u2|a_1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \u2|data_in_reg[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|para_out [3]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|data_in_reg[3] .is_wysiwyg = "true";
defparam \u2|data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \u2|c_3[3]~feeder (
// Equation(s):
// \u2|c_3[3]~feeder_combout  = \u2|data_in_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|data_in_reg [3]),
	.cin(gnd),
	.combout(\u2|c_3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|c_3[3]~feeder .lut_mask = 16'hFF00;
defparam \u2|c_3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \u2|c_3[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|c_3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_3[3] .is_wysiwyg = "true";
defparam \u2|c_3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \u2|c_2[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|c_3 [3]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_2[3] .is_wysiwyg = "true";
defparam \u2|c_2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \u2|c_1[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|c_2 [3]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_1[3] .is_wysiwyg = "true";
defparam \u2|c_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \u2|data_in_reg[2]~feeder (
// Equation(s):
// \u2|data_in_reg[2]~feeder_combout  = \u1|para_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|para_out [2]),
	.cin(gnd),
	.combout(\u2|data_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|data_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u2|data_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \u2|data_in_reg[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|data_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|data_in_reg[2] .is_wysiwyg = "true";
defparam \u2|data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \u2|c_3[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|data_in_reg [2]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_3[2] .is_wysiwyg = "true";
defparam \u2|c_3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \u2|c_2[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|c_3 [2]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_2[2] .is_wysiwyg = "true";
defparam \u2|c_2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N21
dffeas \u2|c_1[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|c_2 [2]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_1[2] .is_wysiwyg = "true";
defparam \u2|c_1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas \u2|a_3[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|dout_1_reg [2]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_3[2] .is_wysiwyg = "true";
defparam \u2|a_3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \u2|a_2[2]~feeder (
// Equation(s):
// \u2|a_2[2]~feeder_combout  = \u2|a_3 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|a_3 [2]),
	.cin(gnd),
	.combout(\u2|a_2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|a_2[2]~feeder .lut_mask = 16'hFF00;
defparam \u2|a_2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \u2|a_2[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|a_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_2[2] .is_wysiwyg = "true";
defparam \u2|a_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \u2|a_1[2]~feeder (
// Equation(s):
// \u2|a_1[2]~feeder_combout  = \u2|a_2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|a_2 [2]),
	.cin(gnd),
	.combout(\u2|a_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|a_1[2]~feeder .lut_mask = 16'hFF00;
defparam \u2|a_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \u2|a_1[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|a_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_1[2] .is_wysiwyg = "true";
defparam \u2|a_1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \u2|a_3[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|dout_1_reg [1]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_3[1] .is_wysiwyg = "true";
defparam \u2|a_3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \u2|a_2[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|a_3 [1]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_2[1] .is_wysiwyg = "true";
defparam \u2|a_2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N19
dffeas \u2|a_1[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|a_2 [1]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_1[1] .is_wysiwyg = "true";
defparam \u2|a_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \u2|data_in_reg[1]~feeder (
// Equation(s):
// \u2|data_in_reg[1]~feeder_combout  = \u1|para_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|para_out [1]),
	.cin(gnd),
	.combout(\u2|data_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|data_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \u2|data_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \u2|data_in_reg[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|data_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|data_in_reg[1] .is_wysiwyg = "true";
defparam \u2|data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \u2|c_3[1]~feeder (
// Equation(s):
// \u2|c_3[1]~feeder_combout  = \u2|data_in_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|data_in_reg [1]),
	.cin(gnd),
	.combout(\u2|c_3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|c_3[1]~feeder .lut_mask = 16'hFF00;
defparam \u2|c_3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \u2|c_3[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|c_3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_3[1] .is_wysiwyg = "true";
defparam \u2|c_3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \u2|c_2[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|c_3 [1]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_2[1] .is_wysiwyg = "true";
defparam \u2|c_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \u2|c_1[1]~feeder (
// Equation(s):
// \u2|c_1[1]~feeder_combout  = \u2|c_2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|c_2 [1]),
	.cin(gnd),
	.combout(\u2|c_1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|c_1[1]~feeder .lut_mask = 16'hFF00;
defparam \u2|c_1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \u2|c_1[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|c_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_1[1] .is_wysiwyg = "true";
defparam \u2|c_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \u2|a_3[0]~feeder (
// Equation(s):
// \u2|a_3[0]~feeder_combout  = \u2|dout_1_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|dout_1_reg [0]),
	.cin(gnd),
	.combout(\u2|a_3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|a_3[0]~feeder .lut_mask = 16'hFF00;
defparam \u2|a_3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \u2|a_3[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|a_3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_3[0] .is_wysiwyg = "true";
defparam \u2|a_3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N15
dffeas \u2|a_2[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|a_3 [0]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_2[0] .is_wysiwyg = "true";
defparam \u2|a_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \u2|a_1[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|a_2 [0]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|a_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|a_1[0] .is_wysiwyg = "true";
defparam \u2|a_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \u2|data_in_reg[0]~feeder (
// Equation(s):
// \u2|data_in_reg[0]~feeder_combout  = \u1|para_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|para_out [0]),
	.cin(gnd),
	.combout(\u2|data_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|data_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \u2|data_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \u2|data_in_reg[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|data_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|data_in_reg[0] .is_wysiwyg = "true";
defparam \u2|data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \u2|c_3[0]~feeder (
// Equation(s):
// \u2|c_3[0]~feeder_combout  = \u2|data_in_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|data_in_reg [0]),
	.cin(gnd),
	.combout(\u2|c_3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|c_3[0]~feeder .lut_mask = 16'hFF00;
defparam \u2|c_3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N3
dffeas \u2|c_3[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|c_3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_3[0] .is_wysiwyg = "true";
defparam \u2|c_3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \u2|c_2[0]~feeder (
// Equation(s):
// \u2|c_2[0]~feeder_combout  = \u2|c_3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|c_3 [0]),
	.cin(gnd),
	.combout(\u2|c_2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|c_2[0]~feeder .lut_mask = 16'hFF00;
defparam \u2|c_2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \u2|c_2[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|c_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_2[0] .is_wysiwyg = "true";
defparam \u2|c_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \u2|c_1[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|c_2 [0]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|c_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|c_1[0] .is_wysiwyg = "true";
defparam \u2|c_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \u2|Add10~0 (
// Equation(s):
// \u2|Add10~0_combout  = (\u2|a_1 [0] & ((GND) # (!\u2|c_1 [0]))) # (!\u2|a_1 [0] & (\u2|c_1 [0] $ (GND)))
// \u2|Add10~1  = CARRY((\u2|a_1 [0]) # (!\u2|c_1 [0]))

	.dataa(\u2|a_1 [0]),
	.datab(\u2|c_1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Add10~0_combout ),
	.cout(\u2|Add10~1 ));
// synopsys translate_off
defparam \u2|Add10~0 .lut_mask = 16'h66BB;
defparam \u2|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \u2|Add10~2 (
// Equation(s):
// \u2|Add10~2_combout  = (\u2|a_1 [1] & ((\u2|c_1 [1] & (!\u2|Add10~1 )) # (!\u2|c_1 [1] & (\u2|Add10~1  & VCC)))) # (!\u2|a_1 [1] & ((\u2|c_1 [1] & ((\u2|Add10~1 ) # (GND))) # (!\u2|c_1 [1] & (!\u2|Add10~1 ))))
// \u2|Add10~3  = CARRY((\u2|a_1 [1] & (\u2|c_1 [1] & !\u2|Add10~1 )) # (!\u2|a_1 [1] & ((\u2|c_1 [1]) # (!\u2|Add10~1 ))))

	.dataa(\u2|a_1 [1]),
	.datab(\u2|c_1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add10~1 ),
	.combout(\u2|Add10~2_combout ),
	.cout(\u2|Add10~3 ));
// synopsys translate_off
defparam \u2|Add10~2 .lut_mask = 16'h694D;
defparam \u2|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \u2|Add10~4 (
// Equation(s):
// \u2|Add10~4_combout  = ((\u2|c_1 [2] $ (\u2|a_1 [2] $ (\u2|Add10~3 )))) # (GND)
// \u2|Add10~5  = CARRY((\u2|c_1 [2] & (\u2|a_1 [2] & !\u2|Add10~3 )) # (!\u2|c_1 [2] & ((\u2|a_1 [2]) # (!\u2|Add10~3 ))))

	.dataa(\u2|c_1 [2]),
	.datab(\u2|a_1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add10~3 ),
	.combout(\u2|Add10~4_combout ),
	.cout(\u2|Add10~5 ));
// synopsys translate_off
defparam \u2|Add10~4 .lut_mask = 16'h964D;
defparam \u2|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \u2|Add10~6 (
// Equation(s):
// \u2|Add10~6_combout  = (\u2|a_1 [3] & ((\u2|c_1 [3] & (!\u2|Add10~5 )) # (!\u2|c_1 [3] & (\u2|Add10~5  & VCC)))) # (!\u2|a_1 [3] & ((\u2|c_1 [3] & ((\u2|Add10~5 ) # (GND))) # (!\u2|c_1 [3] & (!\u2|Add10~5 ))))
// \u2|Add10~7  = CARRY((\u2|a_1 [3] & (\u2|c_1 [3] & !\u2|Add10~5 )) # (!\u2|a_1 [3] & ((\u2|c_1 [3]) # (!\u2|Add10~5 ))))

	.dataa(\u2|a_1 [3]),
	.datab(\u2|c_1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add10~5 ),
	.combout(\u2|Add10~6_combout ),
	.cout(\u2|Add10~7 ));
// synopsys translate_off
defparam \u2|Add10~6 .lut_mask = 16'h694D;
defparam \u2|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \u2|Add10~8 (
// Equation(s):
// \u2|Add10~8_combout  = ((\u2|a_1 [4] $ (\u2|c_1 [4] $ (\u2|Add10~7 )))) # (GND)
// \u2|Add10~9  = CARRY((\u2|a_1 [4] & ((!\u2|Add10~7 ) # (!\u2|c_1 [4]))) # (!\u2|a_1 [4] & (!\u2|c_1 [4] & !\u2|Add10~7 )))

	.dataa(\u2|a_1 [4]),
	.datab(\u2|c_1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add10~7 ),
	.combout(\u2|Add10~8_combout ),
	.cout(\u2|Add10~9 ));
// synopsys translate_off
defparam \u2|Add10~8 .lut_mask = 16'h962B;
defparam \u2|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \u2|Add10~10 (
// Equation(s):
// \u2|Add10~10_combout  = (\u2|a_1 [5] & ((\u2|c_1 [5] & (!\u2|Add10~9 )) # (!\u2|c_1 [5] & (\u2|Add10~9  & VCC)))) # (!\u2|a_1 [5] & ((\u2|c_1 [5] & ((\u2|Add10~9 ) # (GND))) # (!\u2|c_1 [5] & (!\u2|Add10~9 ))))
// \u2|Add10~11  = CARRY((\u2|a_1 [5] & (\u2|c_1 [5] & !\u2|Add10~9 )) # (!\u2|a_1 [5] & ((\u2|c_1 [5]) # (!\u2|Add10~9 ))))

	.dataa(\u2|a_1 [5]),
	.datab(\u2|c_1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add10~9 ),
	.combout(\u2|Add10~10_combout ),
	.cout(\u2|Add10~11 ));
// synopsys translate_off
defparam \u2|Add10~10 .lut_mask = 16'h694D;
defparam \u2|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \u2|Add10~12 (
// Equation(s):
// \u2|Add10~12_combout  = ((\u2|a_1 [6] $ (\u2|c_1 [6] $ (\u2|Add10~11 )))) # (GND)
// \u2|Add10~13  = CARRY((\u2|a_1 [6] & ((!\u2|Add10~11 ) # (!\u2|c_1 [6]))) # (!\u2|a_1 [6] & (!\u2|c_1 [6] & !\u2|Add10~11 )))

	.dataa(\u2|a_1 [6]),
	.datab(\u2|c_1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add10~11 ),
	.combout(\u2|Add10~12_combout ),
	.cout(\u2|Add10~13 ));
// synopsys translate_off
defparam \u2|Add10~12 .lut_mask = 16'h962B;
defparam \u2|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \u2|Add10~14 (
// Equation(s):
// \u2|Add10~14_combout  = \u2|c_1 [7] $ (\u2|Add10~13  $ (!\u2|a_1 [7]))

	.dataa(\u2|c_1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|a_1 [7]),
	.cin(\u2|Add10~13 ),
	.combout(\u2|Add10~14_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Add10~14 .lut_mask = 16'h5AA5;
defparam \u2|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \u2|Add11~0 (
// Equation(s):
// \u2|Add11~0_combout  = (\u2|c_2 [0] & (\u2|a_2 [0] $ (VCC))) # (!\u2|c_2 [0] & ((\u2|a_2 [0]) # (GND)))
// \u2|Add11~1  = CARRY((\u2|a_2 [0]) # (!\u2|c_2 [0]))

	.dataa(\u2|c_2 [0]),
	.datab(\u2|a_2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Add11~0_combout ),
	.cout(\u2|Add11~1 ));
// synopsys translate_off
defparam \u2|Add11~0 .lut_mask = 16'h66DD;
defparam \u2|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \u2|Add11~2 (
// Equation(s):
// \u2|Add11~2_combout  = (\u2|a_2 [1] & ((\u2|c_2 [1] & (!\u2|Add11~1 )) # (!\u2|c_2 [1] & (\u2|Add11~1  & VCC)))) # (!\u2|a_2 [1] & ((\u2|c_2 [1] & ((\u2|Add11~1 ) # (GND))) # (!\u2|c_2 [1] & (!\u2|Add11~1 ))))
// \u2|Add11~3  = CARRY((\u2|a_2 [1] & (\u2|c_2 [1] & !\u2|Add11~1 )) # (!\u2|a_2 [1] & ((\u2|c_2 [1]) # (!\u2|Add11~1 ))))

	.dataa(\u2|a_2 [1]),
	.datab(\u2|c_2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add11~1 ),
	.combout(\u2|Add11~2_combout ),
	.cout(\u2|Add11~3 ));
// synopsys translate_off
defparam \u2|Add11~2 .lut_mask = 16'h694D;
defparam \u2|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \u2|Add11~4 (
// Equation(s):
// \u2|Add11~4_combout  = ((\u2|a_2 [2] $ (\u2|c_2 [2] $ (\u2|Add11~3 )))) # (GND)
// \u2|Add11~5  = CARRY((\u2|a_2 [2] & ((!\u2|Add11~3 ) # (!\u2|c_2 [2]))) # (!\u2|a_2 [2] & (!\u2|c_2 [2] & !\u2|Add11~3 )))

	.dataa(\u2|a_2 [2]),
	.datab(\u2|c_2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add11~3 ),
	.combout(\u2|Add11~4_combout ),
	.cout(\u2|Add11~5 ));
// synopsys translate_off
defparam \u2|Add11~4 .lut_mask = 16'h962B;
defparam \u2|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \u2|Add11~6 (
// Equation(s):
// \u2|Add11~6_combout  = (\u2|c_2 [3] & ((\u2|a_2 [3] & (!\u2|Add11~5 )) # (!\u2|a_2 [3] & ((\u2|Add11~5 ) # (GND))))) # (!\u2|c_2 [3] & ((\u2|a_2 [3] & (\u2|Add11~5  & VCC)) # (!\u2|a_2 [3] & (!\u2|Add11~5 ))))
// \u2|Add11~7  = CARRY((\u2|c_2 [3] & ((!\u2|Add11~5 ) # (!\u2|a_2 [3]))) # (!\u2|c_2 [3] & (!\u2|a_2 [3] & !\u2|Add11~5 )))

	.dataa(\u2|c_2 [3]),
	.datab(\u2|a_2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add11~5 ),
	.combout(\u2|Add11~6_combout ),
	.cout(\u2|Add11~7 ));
// synopsys translate_off
defparam \u2|Add11~6 .lut_mask = 16'h692B;
defparam \u2|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \u2|Add11~8 (
// Equation(s):
// \u2|Add11~8_combout  = ((\u2|c_2 [4] $ (\u2|a_2 [4] $ (\u2|Add11~7 )))) # (GND)
// \u2|Add11~9  = CARRY((\u2|c_2 [4] & (\u2|a_2 [4] & !\u2|Add11~7 )) # (!\u2|c_2 [4] & ((\u2|a_2 [4]) # (!\u2|Add11~7 ))))

	.dataa(\u2|c_2 [4]),
	.datab(\u2|a_2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add11~7 ),
	.combout(\u2|Add11~8_combout ),
	.cout(\u2|Add11~9 ));
// synopsys translate_off
defparam \u2|Add11~8 .lut_mask = 16'h964D;
defparam \u2|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \u2|Add11~10 (
// Equation(s):
// \u2|Add11~10_combout  = (\u2|c_2 [5] & ((\u2|a_2 [5] & (!\u2|Add11~9 )) # (!\u2|a_2 [5] & ((\u2|Add11~9 ) # (GND))))) # (!\u2|c_2 [5] & ((\u2|a_2 [5] & (\u2|Add11~9  & VCC)) # (!\u2|a_2 [5] & (!\u2|Add11~9 ))))
// \u2|Add11~11  = CARRY((\u2|c_2 [5] & ((!\u2|Add11~9 ) # (!\u2|a_2 [5]))) # (!\u2|c_2 [5] & (!\u2|a_2 [5] & !\u2|Add11~9 )))

	.dataa(\u2|c_2 [5]),
	.datab(\u2|a_2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add11~9 ),
	.combout(\u2|Add11~10_combout ),
	.cout(\u2|Add11~11 ));
// synopsys translate_off
defparam \u2|Add11~10 .lut_mask = 16'h692B;
defparam \u2|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \u2|Add11~12 (
// Equation(s):
// \u2|Add11~12_combout  = \u2|c_2 [6] $ (\u2|Add11~11  $ (\u2|a_2 [6]))

	.dataa(gnd),
	.datab(\u2|c_2 [6]),
	.datac(gnd),
	.datad(\u2|a_2 [6]),
	.cin(\u2|Add11~11 ),
	.combout(\u2|Add11~12_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Add11~12 .lut_mask = 16'hC33C;
defparam \u2|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \u2|Add12~0 (
// Equation(s):
// \u2|Add12~0_combout  = (\u2|Add11~0_combout  & (\u2|Add10~2_combout  $ (VCC))) # (!\u2|Add11~0_combout  & (\u2|Add10~2_combout  & VCC))
// \u2|Add12~1  = CARRY((\u2|Add11~0_combout  & \u2|Add10~2_combout ))

	.dataa(\u2|Add11~0_combout ),
	.datab(\u2|Add10~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Add12~0_combout ),
	.cout(\u2|Add12~1 ));
// synopsys translate_off
defparam \u2|Add12~0 .lut_mask = 16'h6688;
defparam \u2|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \u2|Add12~2 (
// Equation(s):
// \u2|Add12~2_combout  = (\u2|Add11~2_combout  & ((\u2|Add10~4_combout  & (\u2|Add12~1  & VCC)) # (!\u2|Add10~4_combout  & (!\u2|Add12~1 )))) # (!\u2|Add11~2_combout  & ((\u2|Add10~4_combout  & (!\u2|Add12~1 )) # (!\u2|Add10~4_combout  & ((\u2|Add12~1 ) # 
// (GND)))))
// \u2|Add12~3  = CARRY((\u2|Add11~2_combout  & (!\u2|Add10~4_combout  & !\u2|Add12~1 )) # (!\u2|Add11~2_combout  & ((!\u2|Add12~1 ) # (!\u2|Add10~4_combout ))))

	.dataa(\u2|Add11~2_combout ),
	.datab(\u2|Add10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add12~1 ),
	.combout(\u2|Add12~2_combout ),
	.cout(\u2|Add12~3 ));
// synopsys translate_off
defparam \u2|Add12~2 .lut_mask = 16'h9617;
defparam \u2|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \u2|Add12~4 (
// Equation(s):
// \u2|Add12~4_combout  = ((\u2|Add11~4_combout  $ (\u2|Add10~6_combout  $ (!\u2|Add12~3 )))) # (GND)
// \u2|Add12~5  = CARRY((\u2|Add11~4_combout  & ((\u2|Add10~6_combout ) # (!\u2|Add12~3 ))) # (!\u2|Add11~4_combout  & (\u2|Add10~6_combout  & !\u2|Add12~3 )))

	.dataa(\u2|Add11~4_combout ),
	.datab(\u2|Add10~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add12~3 ),
	.combout(\u2|Add12~4_combout ),
	.cout(\u2|Add12~5 ));
// synopsys translate_off
defparam \u2|Add12~4 .lut_mask = 16'h698E;
defparam \u2|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \u2|Add12~6 (
// Equation(s):
// \u2|Add12~6_combout  = (\u2|Add10~8_combout  & ((\u2|Add11~6_combout  & (\u2|Add12~5  & VCC)) # (!\u2|Add11~6_combout  & (!\u2|Add12~5 )))) # (!\u2|Add10~8_combout  & ((\u2|Add11~6_combout  & (!\u2|Add12~5 )) # (!\u2|Add11~6_combout  & ((\u2|Add12~5 ) # 
// (GND)))))
// \u2|Add12~7  = CARRY((\u2|Add10~8_combout  & (!\u2|Add11~6_combout  & !\u2|Add12~5 )) # (!\u2|Add10~8_combout  & ((!\u2|Add12~5 ) # (!\u2|Add11~6_combout ))))

	.dataa(\u2|Add10~8_combout ),
	.datab(\u2|Add11~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add12~5 ),
	.combout(\u2|Add12~6_combout ),
	.cout(\u2|Add12~7 ));
// synopsys translate_off
defparam \u2|Add12~6 .lut_mask = 16'h9617;
defparam \u2|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \u2|Add12~8 (
// Equation(s):
// \u2|Add12~8_combout  = ((\u2|Add11~8_combout  $ (\u2|Add10~10_combout  $ (!\u2|Add12~7 )))) # (GND)
// \u2|Add12~9  = CARRY((\u2|Add11~8_combout  & ((\u2|Add10~10_combout ) # (!\u2|Add12~7 ))) # (!\u2|Add11~8_combout  & (\u2|Add10~10_combout  & !\u2|Add12~7 )))

	.dataa(\u2|Add11~8_combout ),
	.datab(\u2|Add10~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add12~7 ),
	.combout(\u2|Add12~8_combout ),
	.cout(\u2|Add12~9 ));
// synopsys translate_off
defparam \u2|Add12~8 .lut_mask = 16'h698E;
defparam \u2|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \u2|Add12~10 (
// Equation(s):
// \u2|Add12~10_combout  = (\u2|Add11~10_combout  & ((\u2|Add10~12_combout  & (\u2|Add12~9  & VCC)) # (!\u2|Add10~12_combout  & (!\u2|Add12~9 )))) # (!\u2|Add11~10_combout  & ((\u2|Add10~12_combout  & (!\u2|Add12~9 )) # (!\u2|Add10~12_combout  & 
// ((\u2|Add12~9 ) # (GND)))))
// \u2|Add12~11  = CARRY((\u2|Add11~10_combout  & (!\u2|Add10~12_combout  & !\u2|Add12~9 )) # (!\u2|Add11~10_combout  & ((!\u2|Add12~9 ) # (!\u2|Add10~12_combout ))))

	.dataa(\u2|Add11~10_combout ),
	.datab(\u2|Add10~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add12~9 ),
	.combout(\u2|Add12~10_combout ),
	.cout(\u2|Add12~11 ));
// synopsys translate_off
defparam \u2|Add12~10 .lut_mask = 16'h9617;
defparam \u2|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \u2|Add12~12 (
// Equation(s):
// \u2|Add12~12_combout  = \u2|Add10~14_combout  $ (\u2|Add11~12_combout  $ (!\u2|Add12~11 ))

	.dataa(\u2|Add10~14_combout ),
	.datab(\u2|Add11~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|Add12~11 ),
	.combout(\u2|Add12~12_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Add12~12 .lut_mask = 16'h6969;
defparam \u2|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \u2|Add13~0 (
// Equation(s):
// \u2|Add13~0_combout  = (\u2|a_3 [0] & (\u2|Add10~0_combout  $ (VCC))) # (!\u2|a_3 [0] & (\u2|Add10~0_combout  & VCC))
// \u2|Add13~1  = CARRY((\u2|a_3 [0] & \u2|Add10~0_combout ))

	.dataa(\u2|a_3 [0]),
	.datab(\u2|Add10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Add13~0_combout ),
	.cout(\u2|Add13~1 ));
// synopsys translate_off
defparam \u2|Add13~0 .lut_mask = 16'h6688;
defparam \u2|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \u2|Add13~2 (
// Equation(s):
// \u2|Add13~2_combout  = (\u2|a_3 [1] & ((\u2|Add12~0_combout  & (\u2|Add13~1  & VCC)) # (!\u2|Add12~0_combout  & (!\u2|Add13~1 )))) # (!\u2|a_3 [1] & ((\u2|Add12~0_combout  & (!\u2|Add13~1 )) # (!\u2|Add12~0_combout  & ((\u2|Add13~1 ) # (GND)))))
// \u2|Add13~3  = CARRY((\u2|a_3 [1] & (!\u2|Add12~0_combout  & !\u2|Add13~1 )) # (!\u2|a_3 [1] & ((!\u2|Add13~1 ) # (!\u2|Add12~0_combout ))))

	.dataa(\u2|a_3 [1]),
	.datab(\u2|Add12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add13~1 ),
	.combout(\u2|Add13~2_combout ),
	.cout(\u2|Add13~3 ));
// synopsys translate_off
defparam \u2|Add13~2 .lut_mask = 16'h9617;
defparam \u2|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \u2|Add13~4 (
// Equation(s):
// \u2|Add13~4_combout  = ((\u2|a_3 [2] $ (\u2|Add12~2_combout  $ (!\u2|Add13~3 )))) # (GND)
// \u2|Add13~5  = CARRY((\u2|a_3 [2] & ((\u2|Add12~2_combout ) # (!\u2|Add13~3 ))) # (!\u2|a_3 [2] & (\u2|Add12~2_combout  & !\u2|Add13~3 )))

	.dataa(\u2|a_3 [2]),
	.datab(\u2|Add12~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add13~3 ),
	.combout(\u2|Add13~4_combout ),
	.cout(\u2|Add13~5 ));
// synopsys translate_off
defparam \u2|Add13~4 .lut_mask = 16'h698E;
defparam \u2|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \u2|Add13~6 (
// Equation(s):
// \u2|Add13~6_combout  = (\u2|a_3 [3] & ((\u2|Add12~4_combout  & (\u2|Add13~5  & VCC)) # (!\u2|Add12~4_combout  & (!\u2|Add13~5 )))) # (!\u2|a_3 [3] & ((\u2|Add12~4_combout  & (!\u2|Add13~5 )) # (!\u2|Add12~4_combout  & ((\u2|Add13~5 ) # (GND)))))
// \u2|Add13~7  = CARRY((\u2|a_3 [3] & (!\u2|Add12~4_combout  & !\u2|Add13~5 )) # (!\u2|a_3 [3] & ((!\u2|Add13~5 ) # (!\u2|Add12~4_combout ))))

	.dataa(\u2|a_3 [3]),
	.datab(\u2|Add12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add13~5 ),
	.combout(\u2|Add13~6_combout ),
	.cout(\u2|Add13~7 ));
// synopsys translate_off
defparam \u2|Add13~6 .lut_mask = 16'h9617;
defparam \u2|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \u2|Add13~8 (
// Equation(s):
// \u2|Add13~8_combout  = ((\u2|Add12~6_combout  $ (\u2|a_3 [4] $ (!\u2|Add13~7 )))) # (GND)
// \u2|Add13~9  = CARRY((\u2|Add12~6_combout  & ((\u2|a_3 [4]) # (!\u2|Add13~7 ))) # (!\u2|Add12~6_combout  & (\u2|a_3 [4] & !\u2|Add13~7 )))

	.dataa(\u2|Add12~6_combout ),
	.datab(\u2|a_3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add13~7 ),
	.combout(\u2|Add13~8_combout ),
	.cout(\u2|Add13~9 ));
// synopsys translate_off
defparam \u2|Add13~8 .lut_mask = 16'h698E;
defparam \u2|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \u2|Add13~10 (
// Equation(s):
// \u2|Add13~10_combout  = (\u2|a_3 [5] & ((\u2|Add12~8_combout  & (\u2|Add13~9  & VCC)) # (!\u2|Add12~8_combout  & (!\u2|Add13~9 )))) # (!\u2|a_3 [5] & ((\u2|Add12~8_combout  & (!\u2|Add13~9 )) # (!\u2|Add12~8_combout  & ((\u2|Add13~9 ) # (GND)))))
// \u2|Add13~11  = CARRY((\u2|a_3 [5] & (!\u2|Add12~8_combout  & !\u2|Add13~9 )) # (!\u2|a_3 [5] & ((!\u2|Add13~9 ) # (!\u2|Add12~8_combout ))))

	.dataa(\u2|a_3 [5]),
	.datab(\u2|Add12~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add13~9 ),
	.combout(\u2|Add13~10_combout ),
	.cout(\u2|Add13~11 ));
// synopsys translate_off
defparam \u2|Add13~10 .lut_mask = 16'h9617;
defparam \u2|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \u2|Add13~12 (
// Equation(s):
// \u2|Add13~12_combout  = ((\u2|Add12~10_combout  $ (\u2|a_3 [6] $ (!\u2|Add13~11 )))) # (GND)
// \u2|Add13~13  = CARRY((\u2|Add12~10_combout  & ((\u2|a_3 [6]) # (!\u2|Add13~11 ))) # (!\u2|Add12~10_combout  & (\u2|a_3 [6] & !\u2|Add13~11 )))

	.dataa(\u2|Add12~10_combout ),
	.datab(\u2|a_3 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add13~11 ),
	.combout(\u2|Add13~12_combout ),
	.cout(\u2|Add13~13 ));
// synopsys translate_off
defparam \u2|Add13~12 .lut_mask = 16'h698E;
defparam \u2|Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \u2|Add13~14 (
// Equation(s):
// \u2|Add13~14_combout  = \u2|Add12~12_combout  $ (\u2|a_3 [7] $ (\u2|Add13~13 ))

	.dataa(\u2|Add12~12_combout ),
	.datab(\u2|a_3 [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|Add13~13 ),
	.combout(\u2|Add13~14_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Add13~14 .lut_mask = 16'h9696;
defparam \u2|Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \u2|gy[0]~8 (
// Equation(s):
// \u2|gy[0]~8_combout  = (\u2|Add13~0_combout  & ((GND) # (!\u2|c_3 [0]))) # (!\u2|Add13~0_combout  & (\u2|c_3 [0] $ (GND)))
// \u2|gy[0]~9  = CARRY((\u2|Add13~0_combout ) # (!\u2|c_3 [0]))

	.dataa(\u2|Add13~0_combout ),
	.datab(\u2|c_3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|gy[0]~8_combout ),
	.cout(\u2|gy[0]~9 ));
// synopsys translate_off
defparam \u2|gy[0]~8 .lut_mask = 16'h66BB;
defparam \u2|gy[0]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \u2|gy[1]~10 (
// Equation(s):
// \u2|gy[1]~10_combout  = (\u2|c_3 [1] & ((\u2|Add13~2_combout  & (!\u2|gy[0]~9 )) # (!\u2|Add13~2_combout  & ((\u2|gy[0]~9 ) # (GND))))) # (!\u2|c_3 [1] & ((\u2|Add13~2_combout  & (\u2|gy[0]~9  & VCC)) # (!\u2|Add13~2_combout  & (!\u2|gy[0]~9 ))))
// \u2|gy[1]~11  = CARRY((\u2|c_3 [1] & ((!\u2|gy[0]~9 ) # (!\u2|Add13~2_combout ))) # (!\u2|c_3 [1] & (!\u2|Add13~2_combout  & !\u2|gy[0]~9 )))

	.dataa(\u2|c_3 [1]),
	.datab(\u2|Add13~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gy[0]~9 ),
	.combout(\u2|gy[1]~10_combout ),
	.cout(\u2|gy[1]~11 ));
// synopsys translate_off
defparam \u2|gy[1]~10 .lut_mask = 16'h692B;
defparam \u2|gy[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \u2|gy[2]~12 (
// Equation(s):
// \u2|gy[2]~12_combout  = ((\u2|c_3 [2] $ (\u2|Add13~4_combout  $ (\u2|gy[1]~11 )))) # (GND)
// \u2|gy[2]~13  = CARRY((\u2|c_3 [2] & (\u2|Add13~4_combout  & !\u2|gy[1]~11 )) # (!\u2|c_3 [2] & ((\u2|Add13~4_combout ) # (!\u2|gy[1]~11 ))))

	.dataa(\u2|c_3 [2]),
	.datab(\u2|Add13~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gy[1]~11 ),
	.combout(\u2|gy[2]~12_combout ),
	.cout(\u2|gy[2]~13 ));
// synopsys translate_off
defparam \u2|gy[2]~12 .lut_mask = 16'h964D;
defparam \u2|gy[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \u2|gy[3]~14 (
// Equation(s):
// \u2|gy[3]~14_combout  = (\u2|Add13~6_combout  & ((\u2|c_3 [3] & (!\u2|gy[2]~13 )) # (!\u2|c_3 [3] & (\u2|gy[2]~13  & VCC)))) # (!\u2|Add13~6_combout  & ((\u2|c_3 [3] & ((\u2|gy[2]~13 ) # (GND))) # (!\u2|c_3 [3] & (!\u2|gy[2]~13 ))))
// \u2|gy[3]~15  = CARRY((\u2|Add13~6_combout  & (\u2|c_3 [3] & !\u2|gy[2]~13 )) # (!\u2|Add13~6_combout  & ((\u2|c_3 [3]) # (!\u2|gy[2]~13 ))))

	.dataa(\u2|Add13~6_combout ),
	.datab(\u2|c_3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gy[2]~13 ),
	.combout(\u2|gy[3]~14_combout ),
	.cout(\u2|gy[3]~15 ));
// synopsys translate_off
defparam \u2|gy[3]~14 .lut_mask = 16'h694D;
defparam \u2|gy[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \u2|gy[4]~16 (
// Equation(s):
// \u2|gy[4]~16_combout  = ((\u2|c_3 [4] $ (\u2|Add13~8_combout  $ (\u2|gy[3]~15 )))) # (GND)
// \u2|gy[4]~17  = CARRY((\u2|c_3 [4] & (\u2|Add13~8_combout  & !\u2|gy[3]~15 )) # (!\u2|c_3 [4] & ((\u2|Add13~8_combout ) # (!\u2|gy[3]~15 ))))

	.dataa(\u2|c_3 [4]),
	.datab(\u2|Add13~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gy[3]~15 ),
	.combout(\u2|gy[4]~16_combout ),
	.cout(\u2|gy[4]~17 ));
// synopsys translate_off
defparam \u2|gy[4]~16 .lut_mask = 16'h964D;
defparam \u2|gy[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \u2|gy[5]~18 (
// Equation(s):
// \u2|gy[5]~18_combout  = (\u2|c_3 [5] & ((\u2|Add13~10_combout  & (!\u2|gy[4]~17 )) # (!\u2|Add13~10_combout  & ((\u2|gy[4]~17 ) # (GND))))) # (!\u2|c_3 [5] & ((\u2|Add13~10_combout  & (\u2|gy[4]~17  & VCC)) # (!\u2|Add13~10_combout  & (!\u2|gy[4]~17 ))))
// \u2|gy[5]~19  = CARRY((\u2|c_3 [5] & ((!\u2|gy[4]~17 ) # (!\u2|Add13~10_combout ))) # (!\u2|c_3 [5] & (!\u2|Add13~10_combout  & !\u2|gy[4]~17 )))

	.dataa(\u2|c_3 [5]),
	.datab(\u2|Add13~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gy[4]~17 ),
	.combout(\u2|gy[5]~18_combout ),
	.cout(\u2|gy[5]~19 ));
// synopsys translate_off
defparam \u2|gy[5]~18 .lut_mask = 16'h692B;
defparam \u2|gy[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \u2|gy[6]~20 (
// Equation(s):
// \u2|gy[6]~20_combout  = ((\u2|c_3 [6] $ (\u2|Add13~12_combout  $ (\u2|gy[5]~19 )))) # (GND)
// \u2|gy[6]~21  = CARRY((\u2|c_3 [6] & (\u2|Add13~12_combout  & !\u2|gy[5]~19 )) # (!\u2|c_3 [6] & ((\u2|Add13~12_combout ) # (!\u2|gy[5]~19 ))))

	.dataa(\u2|c_3 [6]),
	.datab(\u2|Add13~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gy[5]~19 ),
	.combout(\u2|gy[6]~20_combout ),
	.cout(\u2|gy[6]~21 ));
// synopsys translate_off
defparam \u2|gy[6]~20 .lut_mask = 16'h964D;
defparam \u2|gy[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \u2|gy[7]~22 (
// Equation(s):
// \u2|gy[7]~22_combout  = \u2|c_3 [7] $ (\u2|gy[6]~21  $ (!\u2|Add13~14_combout ))

	.dataa(gnd),
	.datab(\u2|c_3 [7]),
	.datac(gnd),
	.datad(\u2|Add13~14_combout ),
	.cin(\u2|gy[6]~21 ),
	.combout(\u2|gy[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u2|gy[7]~22 .lut_mask = 16'h3CC3;
defparam \u2|gy[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \u2|gy[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gy[7]~22_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gy[7] .is_wysiwyg = "true";
defparam \u2|gy[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \u2|Add5~0 (
// Equation(s):
// \u2|Add5~0_combout  = (\u2|a_3 [0] & ((GND) # (!\u2|a_1 [0]))) # (!\u2|a_3 [0] & (\u2|a_1 [0] $ (GND)))
// \u2|Add5~1  = CARRY((\u2|a_3 [0]) # (!\u2|a_1 [0]))

	.dataa(\u2|a_3 [0]),
	.datab(\u2|a_1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Add5~0_combout ),
	.cout(\u2|Add5~1 ));
// synopsys translate_off
defparam \u2|Add5~0 .lut_mask = 16'h66BB;
defparam \u2|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \u2|Add5~2 (
// Equation(s):
// \u2|Add5~2_combout  = (\u2|a_3 [1] & ((\u2|a_1 [1] & (!\u2|Add5~1 )) # (!\u2|a_1 [1] & (\u2|Add5~1  & VCC)))) # (!\u2|a_3 [1] & ((\u2|a_1 [1] & ((\u2|Add5~1 ) # (GND))) # (!\u2|a_1 [1] & (!\u2|Add5~1 ))))
// \u2|Add5~3  = CARRY((\u2|a_3 [1] & (\u2|a_1 [1] & !\u2|Add5~1 )) # (!\u2|a_3 [1] & ((\u2|a_1 [1]) # (!\u2|Add5~1 ))))

	.dataa(\u2|a_3 [1]),
	.datab(\u2|a_1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add5~1 ),
	.combout(\u2|Add5~2_combout ),
	.cout(\u2|Add5~3 ));
// synopsys translate_off
defparam \u2|Add5~2 .lut_mask = 16'h694D;
defparam \u2|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \u2|Add5~4 (
// Equation(s):
// \u2|Add5~4_combout  = ((\u2|a_1 [2] $ (\u2|a_3 [2] $ (\u2|Add5~3 )))) # (GND)
// \u2|Add5~5  = CARRY((\u2|a_1 [2] & (\u2|a_3 [2] & !\u2|Add5~3 )) # (!\u2|a_1 [2] & ((\u2|a_3 [2]) # (!\u2|Add5~3 ))))

	.dataa(\u2|a_1 [2]),
	.datab(\u2|a_3 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add5~3 ),
	.combout(\u2|Add5~4_combout ),
	.cout(\u2|Add5~5 ));
// synopsys translate_off
defparam \u2|Add5~4 .lut_mask = 16'h964D;
defparam \u2|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \u2|Add5~6 (
// Equation(s):
// \u2|Add5~6_combout  = (\u2|a_3 [3] & ((\u2|a_1 [3] & (!\u2|Add5~5 )) # (!\u2|a_1 [3] & (\u2|Add5~5  & VCC)))) # (!\u2|a_3 [3] & ((\u2|a_1 [3] & ((\u2|Add5~5 ) # (GND))) # (!\u2|a_1 [3] & (!\u2|Add5~5 ))))
// \u2|Add5~7  = CARRY((\u2|a_3 [3] & (\u2|a_1 [3] & !\u2|Add5~5 )) # (!\u2|a_3 [3] & ((\u2|a_1 [3]) # (!\u2|Add5~5 ))))

	.dataa(\u2|a_3 [3]),
	.datab(\u2|a_1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add5~5 ),
	.combout(\u2|Add5~6_combout ),
	.cout(\u2|Add5~7 ));
// synopsys translate_off
defparam \u2|Add5~6 .lut_mask = 16'h694D;
defparam \u2|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \u2|Add5~8 (
// Equation(s):
// \u2|Add5~8_combout  = ((\u2|a_1 [4] $ (\u2|a_3 [4] $ (\u2|Add5~7 )))) # (GND)
// \u2|Add5~9  = CARRY((\u2|a_1 [4] & (\u2|a_3 [4] & !\u2|Add5~7 )) # (!\u2|a_1 [4] & ((\u2|a_3 [4]) # (!\u2|Add5~7 ))))

	.dataa(\u2|a_1 [4]),
	.datab(\u2|a_3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add5~7 ),
	.combout(\u2|Add5~8_combout ),
	.cout(\u2|Add5~9 ));
// synopsys translate_off
defparam \u2|Add5~8 .lut_mask = 16'h964D;
defparam \u2|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \u2|Add5~10 (
// Equation(s):
// \u2|Add5~10_combout  = (\u2|a_1 [5] & ((\u2|a_3 [5] & (!\u2|Add5~9 )) # (!\u2|a_3 [5] & ((\u2|Add5~9 ) # (GND))))) # (!\u2|a_1 [5] & ((\u2|a_3 [5] & (\u2|Add5~9  & VCC)) # (!\u2|a_3 [5] & (!\u2|Add5~9 ))))
// \u2|Add5~11  = CARRY((\u2|a_1 [5] & ((!\u2|Add5~9 ) # (!\u2|a_3 [5]))) # (!\u2|a_1 [5] & (!\u2|a_3 [5] & !\u2|Add5~9 )))

	.dataa(\u2|a_1 [5]),
	.datab(\u2|a_3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add5~9 ),
	.combout(\u2|Add5~10_combout ),
	.cout(\u2|Add5~11 ));
// synopsys translate_off
defparam \u2|Add5~10 .lut_mask = 16'h692B;
defparam \u2|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \u2|Add5~12 (
// Equation(s):
// \u2|Add5~12_combout  = ((\u2|a_1 [6] $ (\u2|a_3 [6] $ (\u2|Add5~11 )))) # (GND)
// \u2|Add5~13  = CARRY((\u2|a_1 [6] & (\u2|a_3 [6] & !\u2|Add5~11 )) # (!\u2|a_1 [6] & ((\u2|a_3 [6]) # (!\u2|Add5~11 ))))

	.dataa(\u2|a_1 [6]),
	.datab(\u2|a_3 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add5~11 ),
	.combout(\u2|Add5~12_combout ),
	.cout(\u2|Add5~13 ));
// synopsys translate_off
defparam \u2|Add5~12 .lut_mask = 16'h964D;
defparam \u2|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \u2|Add5~14 (
// Equation(s):
// \u2|Add5~14_combout  = (\u2|a_1 [7] & ((\u2|a_3 [7] & (!\u2|Add5~13 )) # (!\u2|a_3 [7] & ((\u2|Add5~13 ) # (GND))))) # (!\u2|a_1 [7] & ((\u2|a_3 [7] & (\u2|Add5~13  & VCC)) # (!\u2|a_3 [7] & (!\u2|Add5~13 ))))
// \u2|Add5~15  = CARRY((\u2|a_1 [7] & ((!\u2|Add5~13 ) # (!\u2|a_3 [7]))) # (!\u2|a_1 [7] & (!\u2|a_3 [7] & !\u2|Add5~13 )))

	.dataa(\u2|a_1 [7]),
	.datab(\u2|a_3 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add5~13 ),
	.combout(\u2|Add5~14_combout ),
	.cout(\u2|Add5~15 ));
// synopsys translate_off
defparam \u2|Add5~14 .lut_mask = 16'h692B;
defparam \u2|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y11_N5
dffeas \u2|dout_2_reg[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|dout_2_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|dout_2_reg[6] .is_wysiwyg = "true";
defparam \u2|dout_2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \u2|b_3[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|dout_2_reg [6]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_3[6] .is_wysiwyg = "true";
defparam \u2|b_3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \u2|b_2[6]~feeder (
// Equation(s):
// \u2|b_2[6]~feeder_combout  = \u2|b_3 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|b_3 [6]),
	.cin(gnd),
	.combout(\u2|b_2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|b_2[6]~feeder .lut_mask = 16'hFF00;
defparam \u2|b_2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \u2|b_2[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|b_2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_2[6] .is_wysiwyg = "true";
defparam \u2|b_2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \u2|b_1[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|b_2 [6]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_1[6] .is_wysiwyg = "true";
defparam \u2|b_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \u2|dout_2_reg[5]~feeder (
// Equation(s):
// \u2|dout_2_reg[5]~feeder_combout  = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\u2|dout_2_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|dout_2_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \u2|dout_2_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \u2|dout_2_reg[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|dout_2_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|dout_2_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|dout_2_reg[5] .is_wysiwyg = "true";
defparam \u2|dout_2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \u2|b_3[5]~feeder (
// Equation(s):
// \u2|b_3[5]~feeder_combout  = \u2|dout_2_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|dout_2_reg [5]),
	.cin(gnd),
	.combout(\u2|b_3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|b_3[5]~feeder .lut_mask = 16'hFF00;
defparam \u2|b_3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \u2|b_3[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|b_3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_3[5] .is_wysiwyg = "true";
defparam \u2|b_3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \u2|b_2[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|b_3 [5]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_2[5] .is_wysiwyg = "true";
defparam \u2|b_2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \u2|b_1[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|b_2 [5]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_1[5] .is_wysiwyg = "true";
defparam \u2|b_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \u2|dout_2_reg[4]~feeder (
// Equation(s):
// \u2|dout_2_reg[4]~feeder_combout  = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.cin(gnd),
	.combout(\u2|dout_2_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|dout_2_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \u2|dout_2_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \u2|dout_2_reg[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|dout_2_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|dout_2_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|dout_2_reg[4] .is_wysiwyg = "true";
defparam \u2|dout_2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \u2|b_3[4]~feeder (
// Equation(s):
// \u2|b_3[4]~feeder_combout  = \u2|dout_2_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|dout_2_reg [4]),
	.cin(gnd),
	.combout(\u2|b_3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|b_3[4]~feeder .lut_mask = 16'hFF00;
defparam \u2|b_3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N23
dffeas \u2|b_3[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|b_3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_3[4] .is_wysiwyg = "true";
defparam \u2|b_3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N31
dffeas \u2|b_2[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|b_3 [4]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_2[4] .is_wysiwyg = "true";
defparam \u2|b_2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N13
dffeas \u2|b_1[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|b_2 [4]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_1[4] .is_wysiwyg = "true";
defparam \u2|b_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \u2|dout_2_reg[3]~feeder (
// Equation(s):
// \u2|dout_2_reg[3]~feeder_combout  = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\u2|dout_2_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|dout_2_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \u2|dout_2_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \u2|dout_2_reg[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|dout_2_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|dout_2_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|dout_2_reg[3] .is_wysiwyg = "true";
defparam \u2|dout_2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \u2|b_3[3]~feeder (
// Equation(s):
// \u2|b_3[3]~feeder_combout  = \u2|dout_2_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|dout_2_reg [3]),
	.cin(gnd),
	.combout(\u2|b_3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|b_3[3]~feeder .lut_mask = 16'hFF00;
defparam \u2|b_3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \u2|b_3[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|b_3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_3[3] .is_wysiwyg = "true";
defparam \u2|b_3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \u2|b_2[3]~feeder (
// Equation(s):
// \u2|b_2[3]~feeder_combout  = \u2|b_3 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|b_3 [3]),
	.cin(gnd),
	.combout(\u2|b_2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|b_2[3]~feeder .lut_mask = 16'hFF00;
defparam \u2|b_2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \u2|b_2[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|b_2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_2[3] .is_wysiwyg = "true";
defparam \u2|b_2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \u2|b_1[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|b_2 [3]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_1[3] .is_wysiwyg = "true";
defparam \u2|b_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \u2|dout_2_reg[2]~feeder (
// Equation(s):
// \u2|dout_2_reg[2]~feeder_combout  = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\u2|dout_2_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|dout_2_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u2|dout_2_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \u2|dout_2_reg[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|dout_2_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|dout_2_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|dout_2_reg[2] .is_wysiwyg = "true";
defparam \u2|dout_2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \u2|b_3[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|dout_2_reg [2]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_3[2] .is_wysiwyg = "true";
defparam \u2|b_3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N23
dffeas \u2|b_2[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|b_3 [2]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_2[2] .is_wysiwyg = "true";
defparam \u2|b_2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N5
dffeas \u2|b_1[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|b_2 [2]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_1[2] .is_wysiwyg = "true";
defparam \u2|b_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \u2|dout_2_reg[1]~feeder (
// Equation(s):
// \u2|dout_2_reg[1]~feeder_combout  = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\u2|dout_2_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|dout_2_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \u2|dout_2_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N3
dffeas \u2|dout_2_reg[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|dout_2_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|dout_2_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|dout_2_reg[1] .is_wysiwyg = "true";
defparam \u2|dout_2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \u2|b_3[1]~feeder (
// Equation(s):
// \u2|b_3[1]~feeder_combout  = \u2|dout_2_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|dout_2_reg [1]),
	.cin(gnd),
	.combout(\u2|b_3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|b_3[1]~feeder .lut_mask = 16'hFF00;
defparam \u2|b_3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \u2|b_3[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|b_3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_3[1] .is_wysiwyg = "true";
defparam \u2|b_3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \u2|b_2[1]~feeder (
// Equation(s):
// \u2|b_2[1]~feeder_combout  = \u2|b_3 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|b_3 [1]),
	.cin(gnd),
	.combout(\u2|b_2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|b_2[1]~feeder .lut_mask = 16'hFF00;
defparam \u2|b_2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N27
dffeas \u2|b_2[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|b_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_2[1] .is_wysiwyg = "true";
defparam \u2|b_2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N3
dffeas \u2|b_1[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|b_2 [1]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_1[1] .is_wysiwyg = "true";
defparam \u2|b_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \u2|dout_2_reg[0]~feeder (
// Equation(s):
// \u2|dout_2_reg[0]~feeder_combout  = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2|dout_2_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|dout_2_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \u2|dout_2_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \u2|dout_2_reg[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|dout_2_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|dout_2_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|dout_2_reg[0] .is_wysiwyg = "true";
defparam \u2|dout_2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \u2|b_3[0]~feeder (
// Equation(s):
// \u2|b_3[0]~feeder_combout  = \u2|dout_2_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|dout_2_reg [0]),
	.cin(gnd),
	.combout(\u2|b_3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|b_3[0]~feeder .lut_mask = 16'hFF00;
defparam \u2|b_3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \u2|b_3[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|b_3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_3[0] .is_wysiwyg = "true";
defparam \u2|b_3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \u2|b_2[0]~feeder (
// Equation(s):
// \u2|b_2[0]~feeder_combout  = \u2|b_3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|b_3 [0]),
	.cin(gnd),
	.combout(\u2|b_2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|b_2[0]~feeder .lut_mask = 16'hFF00;
defparam \u2|b_2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \u2|b_2[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|b_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_2[0] .is_wysiwyg = "true";
defparam \u2|b_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \u2|b_1[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|b_2 [0]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_1[0] .is_wysiwyg = "true";
defparam \u2|b_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \u2|Add6~0 (
// Equation(s):
// \u2|Add6~0_combout  = (\u2|b_3 [0] & ((GND) # (!\u2|b_1 [0]))) # (!\u2|b_3 [0] & (\u2|b_1 [0] $ (GND)))
// \u2|Add6~1  = CARRY((\u2|b_3 [0]) # (!\u2|b_1 [0]))

	.dataa(\u2|b_3 [0]),
	.datab(\u2|b_1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Add6~0_combout ),
	.cout(\u2|Add6~1 ));
// synopsys translate_off
defparam \u2|Add6~0 .lut_mask = 16'h66BB;
defparam \u2|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \u2|Add6~2 (
// Equation(s):
// \u2|Add6~2_combout  = (\u2|b_3 [1] & ((\u2|b_1 [1] & (!\u2|Add6~1 )) # (!\u2|b_1 [1] & (\u2|Add6~1  & VCC)))) # (!\u2|b_3 [1] & ((\u2|b_1 [1] & ((\u2|Add6~1 ) # (GND))) # (!\u2|b_1 [1] & (!\u2|Add6~1 ))))
// \u2|Add6~3  = CARRY((\u2|b_3 [1] & (\u2|b_1 [1] & !\u2|Add6~1 )) # (!\u2|b_3 [1] & ((\u2|b_1 [1]) # (!\u2|Add6~1 ))))

	.dataa(\u2|b_3 [1]),
	.datab(\u2|b_1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add6~1 ),
	.combout(\u2|Add6~2_combout ),
	.cout(\u2|Add6~3 ));
// synopsys translate_off
defparam \u2|Add6~2 .lut_mask = 16'h694D;
defparam \u2|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \u2|Add6~4 (
// Equation(s):
// \u2|Add6~4_combout  = ((\u2|b_3 [2] $ (\u2|b_1 [2] $ (\u2|Add6~3 )))) # (GND)
// \u2|Add6~5  = CARRY((\u2|b_3 [2] & ((!\u2|Add6~3 ) # (!\u2|b_1 [2]))) # (!\u2|b_3 [2] & (!\u2|b_1 [2] & !\u2|Add6~3 )))

	.dataa(\u2|b_3 [2]),
	.datab(\u2|b_1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add6~3 ),
	.combout(\u2|Add6~4_combout ),
	.cout(\u2|Add6~5 ));
// synopsys translate_off
defparam \u2|Add6~4 .lut_mask = 16'h962B;
defparam \u2|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \u2|Add6~6 (
// Equation(s):
// \u2|Add6~6_combout  = (\u2|b_1 [3] & ((\u2|b_3 [3] & (!\u2|Add6~5 )) # (!\u2|b_3 [3] & ((\u2|Add6~5 ) # (GND))))) # (!\u2|b_1 [3] & ((\u2|b_3 [3] & (\u2|Add6~5  & VCC)) # (!\u2|b_3 [3] & (!\u2|Add6~5 ))))
// \u2|Add6~7  = CARRY((\u2|b_1 [3] & ((!\u2|Add6~5 ) # (!\u2|b_3 [3]))) # (!\u2|b_1 [3] & (!\u2|b_3 [3] & !\u2|Add6~5 )))

	.dataa(\u2|b_1 [3]),
	.datab(\u2|b_3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add6~5 ),
	.combout(\u2|Add6~6_combout ),
	.cout(\u2|Add6~7 ));
// synopsys translate_off
defparam \u2|Add6~6 .lut_mask = 16'h692B;
defparam \u2|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \u2|Add6~8 (
// Equation(s):
// \u2|Add6~8_combout  = ((\u2|b_3 [4] $ (\u2|b_1 [4] $ (\u2|Add6~7 )))) # (GND)
// \u2|Add6~9  = CARRY((\u2|b_3 [4] & ((!\u2|Add6~7 ) # (!\u2|b_1 [4]))) # (!\u2|b_3 [4] & (!\u2|b_1 [4] & !\u2|Add6~7 )))

	.dataa(\u2|b_3 [4]),
	.datab(\u2|b_1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add6~7 ),
	.combout(\u2|Add6~8_combout ),
	.cout(\u2|Add6~9 ));
// synopsys translate_off
defparam \u2|Add6~8 .lut_mask = 16'h962B;
defparam \u2|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \u2|Add6~10 (
// Equation(s):
// \u2|Add6~10_combout  = (\u2|b_1 [5] & ((\u2|b_3 [5] & (!\u2|Add6~9 )) # (!\u2|b_3 [5] & ((\u2|Add6~9 ) # (GND))))) # (!\u2|b_1 [5] & ((\u2|b_3 [5] & (\u2|Add6~9  & VCC)) # (!\u2|b_3 [5] & (!\u2|Add6~9 ))))
// \u2|Add6~11  = CARRY((\u2|b_1 [5] & ((!\u2|Add6~9 ) # (!\u2|b_3 [5]))) # (!\u2|b_1 [5] & (!\u2|b_3 [5] & !\u2|Add6~9 )))

	.dataa(\u2|b_1 [5]),
	.datab(\u2|b_3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add6~9 ),
	.combout(\u2|Add6~10_combout ),
	.cout(\u2|Add6~11 ));
// synopsys translate_off
defparam \u2|Add6~10 .lut_mask = 16'h692B;
defparam \u2|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \u2|Add6~12 (
// Equation(s):
// \u2|Add6~12_combout  = ((\u2|b_1 [6] $ (\u2|b_3 [6] $ (\u2|Add6~11 )))) # (GND)
// \u2|Add6~13  = CARRY((\u2|b_1 [6] & (\u2|b_3 [6] & !\u2|Add6~11 )) # (!\u2|b_1 [6] & ((\u2|b_3 [6]) # (!\u2|Add6~11 ))))

	.dataa(\u2|b_1 [6]),
	.datab(\u2|b_3 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add6~11 ),
	.combout(\u2|Add6~12_combout ),
	.cout(\u2|Add6~13 ));
// synopsys translate_off
defparam \u2|Add6~12 .lut_mask = 16'h964D;
defparam \u2|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \u2|Add7~0 (
// Equation(s):
// \u2|Add7~0_combout  = (\u2|Add5~2_combout  & (\u2|Add6~0_combout  $ (VCC))) # (!\u2|Add5~2_combout  & (\u2|Add6~0_combout  & VCC))
// \u2|Add7~1  = CARRY((\u2|Add5~2_combout  & \u2|Add6~0_combout ))

	.dataa(\u2|Add5~2_combout ),
	.datab(\u2|Add6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Add7~0_combout ),
	.cout(\u2|Add7~1 ));
// synopsys translate_off
defparam \u2|Add7~0 .lut_mask = 16'h6688;
defparam \u2|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \u2|Add7~2 (
// Equation(s):
// \u2|Add7~2_combout  = (\u2|Add6~2_combout  & ((\u2|Add5~4_combout  & (\u2|Add7~1  & VCC)) # (!\u2|Add5~4_combout  & (!\u2|Add7~1 )))) # (!\u2|Add6~2_combout  & ((\u2|Add5~4_combout  & (!\u2|Add7~1 )) # (!\u2|Add5~4_combout  & ((\u2|Add7~1 ) # (GND)))))
// \u2|Add7~3  = CARRY((\u2|Add6~2_combout  & (!\u2|Add5~4_combout  & !\u2|Add7~1 )) # (!\u2|Add6~2_combout  & ((!\u2|Add7~1 ) # (!\u2|Add5~4_combout ))))

	.dataa(\u2|Add6~2_combout ),
	.datab(\u2|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add7~1 ),
	.combout(\u2|Add7~2_combout ),
	.cout(\u2|Add7~3 ));
// synopsys translate_off
defparam \u2|Add7~2 .lut_mask = 16'h9617;
defparam \u2|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \u2|Add7~4 (
// Equation(s):
// \u2|Add7~4_combout  = ((\u2|Add6~4_combout  $ (\u2|Add5~6_combout  $ (!\u2|Add7~3 )))) # (GND)
// \u2|Add7~5  = CARRY((\u2|Add6~4_combout  & ((\u2|Add5~6_combout ) # (!\u2|Add7~3 ))) # (!\u2|Add6~4_combout  & (\u2|Add5~6_combout  & !\u2|Add7~3 )))

	.dataa(\u2|Add6~4_combout ),
	.datab(\u2|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add7~3 ),
	.combout(\u2|Add7~4_combout ),
	.cout(\u2|Add7~5 ));
// synopsys translate_off
defparam \u2|Add7~4 .lut_mask = 16'h698E;
defparam \u2|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \u2|Add7~6 (
// Equation(s):
// \u2|Add7~6_combout  = (\u2|Add6~6_combout  & ((\u2|Add5~8_combout  & (\u2|Add7~5  & VCC)) # (!\u2|Add5~8_combout  & (!\u2|Add7~5 )))) # (!\u2|Add6~6_combout  & ((\u2|Add5~8_combout  & (!\u2|Add7~5 )) # (!\u2|Add5~8_combout  & ((\u2|Add7~5 ) # (GND)))))
// \u2|Add7~7  = CARRY((\u2|Add6~6_combout  & (!\u2|Add5~8_combout  & !\u2|Add7~5 )) # (!\u2|Add6~6_combout  & ((!\u2|Add7~5 ) # (!\u2|Add5~8_combout ))))

	.dataa(\u2|Add6~6_combout ),
	.datab(\u2|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add7~5 ),
	.combout(\u2|Add7~6_combout ),
	.cout(\u2|Add7~7 ));
// synopsys translate_off
defparam \u2|Add7~6 .lut_mask = 16'h9617;
defparam \u2|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \u2|Add7~8 (
// Equation(s):
// \u2|Add7~8_combout  = ((\u2|Add6~8_combout  $ (\u2|Add5~10_combout  $ (!\u2|Add7~7 )))) # (GND)
// \u2|Add7~9  = CARRY((\u2|Add6~8_combout  & ((\u2|Add5~10_combout ) # (!\u2|Add7~7 ))) # (!\u2|Add6~8_combout  & (\u2|Add5~10_combout  & !\u2|Add7~7 )))

	.dataa(\u2|Add6~8_combout ),
	.datab(\u2|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add7~7 ),
	.combout(\u2|Add7~8_combout ),
	.cout(\u2|Add7~9 ));
// synopsys translate_off
defparam \u2|Add7~8 .lut_mask = 16'h698E;
defparam \u2|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \u2|Add7~10 (
// Equation(s):
// \u2|Add7~10_combout  = (\u2|Add5~12_combout  & ((\u2|Add6~10_combout  & (\u2|Add7~9  & VCC)) # (!\u2|Add6~10_combout  & (!\u2|Add7~9 )))) # (!\u2|Add5~12_combout  & ((\u2|Add6~10_combout  & (!\u2|Add7~9 )) # (!\u2|Add6~10_combout  & ((\u2|Add7~9 ) # 
// (GND)))))
// \u2|Add7~11  = CARRY((\u2|Add5~12_combout  & (!\u2|Add6~10_combout  & !\u2|Add7~9 )) # (!\u2|Add5~12_combout  & ((!\u2|Add7~9 ) # (!\u2|Add6~10_combout ))))

	.dataa(\u2|Add5~12_combout ),
	.datab(\u2|Add6~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add7~9 ),
	.combout(\u2|Add7~10_combout ),
	.cout(\u2|Add7~11 ));
// synopsys translate_off
defparam \u2|Add7~10 .lut_mask = 16'h9617;
defparam \u2|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \u2|Add7~12 (
// Equation(s):
// \u2|Add7~12_combout  = ((\u2|Add5~14_combout  $ (\u2|Add6~12_combout  $ (!\u2|Add7~11 )))) # (GND)
// \u2|Add7~13  = CARRY((\u2|Add5~14_combout  & ((\u2|Add6~12_combout ) # (!\u2|Add7~11 ))) # (!\u2|Add5~14_combout  & (\u2|Add6~12_combout  & !\u2|Add7~11 )))

	.dataa(\u2|Add5~14_combout ),
	.datab(\u2|Add6~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add7~11 ),
	.combout(\u2|Add7~12_combout ),
	.cout(\u2|Add7~13 ));
// synopsys translate_off
defparam \u2|Add7~12 .lut_mask = 16'h698E;
defparam \u2|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \u2|Add8~0 (
// Equation(s):
// \u2|Add8~0_combout  = (\u2|Add5~0_combout  & (\u2|c_3 [0] $ (VCC))) # (!\u2|Add5~0_combout  & (\u2|c_3 [0] & VCC))
// \u2|Add8~1  = CARRY((\u2|Add5~0_combout  & \u2|c_3 [0]))

	.dataa(\u2|Add5~0_combout ),
	.datab(\u2|c_3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Add8~0_combout ),
	.cout(\u2|Add8~1 ));
// synopsys translate_off
defparam \u2|Add8~0 .lut_mask = 16'h6688;
defparam \u2|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \u2|Add8~2 (
// Equation(s):
// \u2|Add8~2_combout  = (\u2|Add7~0_combout  & ((\u2|c_3 [1] & (\u2|Add8~1  & VCC)) # (!\u2|c_3 [1] & (!\u2|Add8~1 )))) # (!\u2|Add7~0_combout  & ((\u2|c_3 [1] & (!\u2|Add8~1 )) # (!\u2|c_3 [1] & ((\u2|Add8~1 ) # (GND)))))
// \u2|Add8~3  = CARRY((\u2|Add7~0_combout  & (!\u2|c_3 [1] & !\u2|Add8~1 )) # (!\u2|Add7~0_combout  & ((!\u2|Add8~1 ) # (!\u2|c_3 [1]))))

	.dataa(\u2|Add7~0_combout ),
	.datab(\u2|c_3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add8~1 ),
	.combout(\u2|Add8~2_combout ),
	.cout(\u2|Add8~3 ));
// synopsys translate_off
defparam \u2|Add8~2 .lut_mask = 16'h9617;
defparam \u2|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \u2|Add8~4 (
// Equation(s):
// \u2|Add8~4_combout  = ((\u2|Add7~2_combout  $ (\u2|c_3 [2] $ (!\u2|Add8~3 )))) # (GND)
// \u2|Add8~5  = CARRY((\u2|Add7~2_combout  & ((\u2|c_3 [2]) # (!\u2|Add8~3 ))) # (!\u2|Add7~2_combout  & (\u2|c_3 [2] & !\u2|Add8~3 )))

	.dataa(\u2|Add7~2_combout ),
	.datab(\u2|c_3 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add8~3 ),
	.combout(\u2|Add8~4_combout ),
	.cout(\u2|Add8~5 ));
// synopsys translate_off
defparam \u2|Add8~4 .lut_mask = 16'h698E;
defparam \u2|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \u2|Add8~6 (
// Equation(s):
// \u2|Add8~6_combout  = (\u2|c_3 [3] & ((\u2|Add7~4_combout  & (\u2|Add8~5  & VCC)) # (!\u2|Add7~4_combout  & (!\u2|Add8~5 )))) # (!\u2|c_3 [3] & ((\u2|Add7~4_combout  & (!\u2|Add8~5 )) # (!\u2|Add7~4_combout  & ((\u2|Add8~5 ) # (GND)))))
// \u2|Add8~7  = CARRY((\u2|c_3 [3] & (!\u2|Add7~4_combout  & !\u2|Add8~5 )) # (!\u2|c_3 [3] & ((!\u2|Add8~5 ) # (!\u2|Add7~4_combout ))))

	.dataa(\u2|c_3 [3]),
	.datab(\u2|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add8~5 ),
	.combout(\u2|Add8~6_combout ),
	.cout(\u2|Add8~7 ));
// synopsys translate_off
defparam \u2|Add8~6 .lut_mask = 16'h9617;
defparam \u2|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \u2|Add8~8 (
// Equation(s):
// \u2|Add8~8_combout  = ((\u2|c_3 [4] $ (\u2|Add7~6_combout  $ (!\u2|Add8~7 )))) # (GND)
// \u2|Add8~9  = CARRY((\u2|c_3 [4] & ((\u2|Add7~6_combout ) # (!\u2|Add8~7 ))) # (!\u2|c_3 [4] & (\u2|Add7~6_combout  & !\u2|Add8~7 )))

	.dataa(\u2|c_3 [4]),
	.datab(\u2|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add8~7 ),
	.combout(\u2|Add8~8_combout ),
	.cout(\u2|Add8~9 ));
// synopsys translate_off
defparam \u2|Add8~8 .lut_mask = 16'h698E;
defparam \u2|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \u2|Add8~10 (
// Equation(s):
// \u2|Add8~10_combout  = (\u2|Add7~8_combout  & ((\u2|c_3 [5] & (\u2|Add8~9  & VCC)) # (!\u2|c_3 [5] & (!\u2|Add8~9 )))) # (!\u2|Add7~8_combout  & ((\u2|c_3 [5] & (!\u2|Add8~9 )) # (!\u2|c_3 [5] & ((\u2|Add8~9 ) # (GND)))))
// \u2|Add8~11  = CARRY((\u2|Add7~8_combout  & (!\u2|c_3 [5] & !\u2|Add8~9 )) # (!\u2|Add7~8_combout  & ((!\u2|Add8~9 ) # (!\u2|c_3 [5]))))

	.dataa(\u2|Add7~8_combout ),
	.datab(\u2|c_3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add8~9 ),
	.combout(\u2|Add8~10_combout ),
	.cout(\u2|Add8~11 ));
// synopsys translate_off
defparam \u2|Add8~10 .lut_mask = 16'h9617;
defparam \u2|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \u2|Add8~12 (
// Equation(s):
// \u2|Add8~12_combout  = ((\u2|Add7~10_combout  $ (\u2|c_3 [6] $ (!\u2|Add8~11 )))) # (GND)
// \u2|Add8~13  = CARRY((\u2|Add7~10_combout  & ((\u2|c_3 [6]) # (!\u2|Add8~11 ))) # (!\u2|Add7~10_combout  & (\u2|c_3 [6] & !\u2|Add8~11 )))

	.dataa(\u2|Add7~10_combout ),
	.datab(\u2|c_3 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add8~11 ),
	.combout(\u2|Add8~12_combout ),
	.cout(\u2|Add8~13 ));
// synopsys translate_off
defparam \u2|Add8~12 .lut_mask = 16'h698E;
defparam \u2|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \u2|Add8~14 (
// Equation(s):
// \u2|Add8~14_combout  = (\u2|c_3 [7] & ((\u2|Add7~12_combout  & (\u2|Add8~13  & VCC)) # (!\u2|Add7~12_combout  & (!\u2|Add8~13 )))) # (!\u2|c_3 [7] & ((\u2|Add7~12_combout  & (!\u2|Add8~13 )) # (!\u2|Add7~12_combout  & ((\u2|Add8~13 ) # (GND)))))
// \u2|Add8~15  = CARRY((\u2|c_3 [7] & (!\u2|Add7~12_combout  & !\u2|Add8~13 )) # (!\u2|c_3 [7] & ((!\u2|Add8~13 ) # (!\u2|Add7~12_combout ))))

	.dataa(\u2|c_3 [7]),
	.datab(\u2|Add7~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add8~13 ),
	.combout(\u2|Add8~14_combout ),
	.cout(\u2|Add8~15 ));
// synopsys translate_off
defparam \u2|Add8~14 .lut_mask = 16'h9617;
defparam \u2|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \u2|gx[0]~9 (
// Equation(s):
// \u2|gx[0]~9_combout  = (\u2|c_1 [0] & (\u2|Add8~0_combout  $ (VCC))) # (!\u2|c_1 [0] & ((\u2|Add8~0_combout ) # (GND)))
// \u2|gx[0]~10  = CARRY((\u2|Add8~0_combout ) # (!\u2|c_1 [0]))

	.dataa(\u2|c_1 [0]),
	.datab(\u2|Add8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|gx[0]~9_combout ),
	.cout(\u2|gx[0]~10 ));
// synopsys translate_off
defparam \u2|gx[0]~9 .lut_mask = 16'h66DD;
defparam \u2|gx[0]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \u2|gx[1]~11 (
// Equation(s):
// \u2|gx[1]~11_combout  = (\u2|Add8~2_combout  & ((\u2|c_1 [1] & (!\u2|gx[0]~10 )) # (!\u2|c_1 [1] & (\u2|gx[0]~10  & VCC)))) # (!\u2|Add8~2_combout  & ((\u2|c_1 [1] & ((\u2|gx[0]~10 ) # (GND))) # (!\u2|c_1 [1] & (!\u2|gx[0]~10 ))))
// \u2|gx[1]~12  = CARRY((\u2|Add8~2_combout  & (\u2|c_1 [1] & !\u2|gx[0]~10 )) # (!\u2|Add8~2_combout  & ((\u2|c_1 [1]) # (!\u2|gx[0]~10 ))))

	.dataa(\u2|Add8~2_combout ),
	.datab(\u2|c_1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gx[0]~10 ),
	.combout(\u2|gx[1]~11_combout ),
	.cout(\u2|gx[1]~12 ));
// synopsys translate_off
defparam \u2|gx[1]~11 .lut_mask = 16'h694D;
defparam \u2|gx[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \u2|gx[2]~13 (
// Equation(s):
// \u2|gx[2]~13_combout  = ((\u2|Add8~4_combout  $ (\u2|c_1 [2] $ (\u2|gx[1]~12 )))) # (GND)
// \u2|gx[2]~14  = CARRY((\u2|Add8~4_combout  & ((!\u2|gx[1]~12 ) # (!\u2|c_1 [2]))) # (!\u2|Add8~4_combout  & (!\u2|c_1 [2] & !\u2|gx[1]~12 )))

	.dataa(\u2|Add8~4_combout ),
	.datab(\u2|c_1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gx[1]~12 ),
	.combout(\u2|gx[2]~13_combout ),
	.cout(\u2|gx[2]~14 ));
// synopsys translate_off
defparam \u2|gx[2]~13 .lut_mask = 16'h962B;
defparam \u2|gx[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \u2|gx[3]~15 (
// Equation(s):
// \u2|gx[3]~15_combout  = (\u2|Add8~6_combout  & ((\u2|c_1 [3] & (!\u2|gx[2]~14 )) # (!\u2|c_1 [3] & (\u2|gx[2]~14  & VCC)))) # (!\u2|Add8~6_combout  & ((\u2|c_1 [3] & ((\u2|gx[2]~14 ) # (GND))) # (!\u2|c_1 [3] & (!\u2|gx[2]~14 ))))
// \u2|gx[3]~16  = CARRY((\u2|Add8~6_combout  & (\u2|c_1 [3] & !\u2|gx[2]~14 )) # (!\u2|Add8~6_combout  & ((\u2|c_1 [3]) # (!\u2|gx[2]~14 ))))

	.dataa(\u2|Add8~6_combout ),
	.datab(\u2|c_1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gx[2]~14 ),
	.combout(\u2|gx[3]~15_combout ),
	.cout(\u2|gx[3]~16 ));
// synopsys translate_off
defparam \u2|gx[3]~15 .lut_mask = 16'h694D;
defparam \u2|gx[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \u2|gx[4]~17 (
// Equation(s):
// \u2|gx[4]~17_combout  = ((\u2|c_1 [4] $ (\u2|Add8~8_combout  $ (\u2|gx[3]~16 )))) # (GND)
// \u2|gx[4]~18  = CARRY((\u2|c_1 [4] & (\u2|Add8~8_combout  & !\u2|gx[3]~16 )) # (!\u2|c_1 [4] & ((\u2|Add8~8_combout ) # (!\u2|gx[3]~16 ))))

	.dataa(\u2|c_1 [4]),
	.datab(\u2|Add8~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gx[3]~16 ),
	.combout(\u2|gx[4]~17_combout ),
	.cout(\u2|gx[4]~18 ));
// synopsys translate_off
defparam \u2|gx[4]~17 .lut_mask = 16'h964D;
defparam \u2|gx[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \u2|gx[5]~19 (
// Equation(s):
// \u2|gx[5]~19_combout  = (\u2|c_1 [5] & ((\u2|Add8~10_combout  & (!\u2|gx[4]~18 )) # (!\u2|Add8~10_combout  & ((\u2|gx[4]~18 ) # (GND))))) # (!\u2|c_1 [5] & ((\u2|Add8~10_combout  & (\u2|gx[4]~18  & VCC)) # (!\u2|Add8~10_combout  & (!\u2|gx[4]~18 ))))
// \u2|gx[5]~20  = CARRY((\u2|c_1 [5] & ((!\u2|gx[4]~18 ) # (!\u2|Add8~10_combout ))) # (!\u2|c_1 [5] & (!\u2|Add8~10_combout  & !\u2|gx[4]~18 )))

	.dataa(\u2|c_1 [5]),
	.datab(\u2|Add8~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gx[4]~18 ),
	.combout(\u2|gx[5]~19_combout ),
	.cout(\u2|gx[5]~20 ));
// synopsys translate_off
defparam \u2|gx[5]~19 .lut_mask = 16'h692B;
defparam \u2|gx[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \u2|gx[6]~21 (
// Equation(s):
// \u2|gx[6]~21_combout  = ((\u2|c_1 [6] $ (\u2|Add8~12_combout  $ (\u2|gx[5]~20 )))) # (GND)
// \u2|gx[6]~22  = CARRY((\u2|c_1 [6] & (\u2|Add8~12_combout  & !\u2|gx[5]~20 )) # (!\u2|c_1 [6] & ((\u2|Add8~12_combout ) # (!\u2|gx[5]~20 ))))

	.dataa(\u2|c_1 [6]),
	.datab(\u2|Add8~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gx[5]~20 ),
	.combout(\u2|gx[6]~21_combout ),
	.cout(\u2|gx[6]~22 ));
// synopsys translate_off
defparam \u2|gx[6]~21 .lut_mask = 16'h964D;
defparam \u2|gx[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \u2|gx[7]~23 (
// Equation(s):
// \u2|gx[7]~23_combout  = (\u2|c_1 [7] & ((\u2|Add8~14_combout  & (!\u2|gx[6]~22 )) # (!\u2|Add8~14_combout  & ((\u2|gx[6]~22 ) # (GND))))) # (!\u2|c_1 [7] & ((\u2|Add8~14_combout  & (\u2|gx[6]~22  & VCC)) # (!\u2|Add8~14_combout  & (!\u2|gx[6]~22 ))))
// \u2|gx[7]~24  = CARRY((\u2|c_1 [7] & ((!\u2|gx[6]~22 ) # (!\u2|Add8~14_combout ))) # (!\u2|c_1 [7] & (!\u2|Add8~14_combout  & !\u2|gx[6]~22 )))

	.dataa(\u2|c_1 [7]),
	.datab(\u2|Add8~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gx[6]~22 ),
	.combout(\u2|gx[7]~23_combout ),
	.cout(\u2|gx[7]~24 ));
// synopsys translate_off
defparam \u2|gx[7]~23 .lut_mask = 16'h692B;
defparam \u2|gx[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \u2|gx[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gx[7]~23_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gx[7] .is_wysiwyg = "true";
defparam \u2|gx[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \u2|gx[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gx[6]~21_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gx[6] .is_wysiwyg = "true";
defparam \u2|gx[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \u2|gy[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gy[6]~20_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gy[6] .is_wysiwyg = "true";
defparam \u2|gy[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \u2|gy[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gy[5]~18_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gy[5] .is_wysiwyg = "true";
defparam \u2|gy[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \u2|gx[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gx[5]~19_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gx[5] .is_wysiwyg = "true";
defparam \u2|gx[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \u2|gy[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gy[4]~16_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gy[4] .is_wysiwyg = "true";
defparam \u2|gy[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \u2|gx[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gx[4]~17_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gx[4] .is_wysiwyg = "true";
defparam \u2|gx[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \u2|gy[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gy[3]~14_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gy[3] .is_wysiwyg = "true";
defparam \u2|gy[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \u2|gx[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gx[3]~15_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gx[3] .is_wysiwyg = "true";
defparam \u2|gx[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \u2|gy[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gy[2]~12_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gy[2] .is_wysiwyg = "true";
defparam \u2|gy[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \u2|gx[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gx[2]~13_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gx[2] .is_wysiwyg = "true";
defparam \u2|gx[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \u2|gx[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gx[1]~11_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gx[1] .is_wysiwyg = "true";
defparam \u2|gx[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \u2|gy[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gy[1]~10_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gy[1] .is_wysiwyg = "true";
defparam \u2|gy[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \u2|gx[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gx[0]~9_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gx[0] .is_wysiwyg = "true";
defparam \u2|gx[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N7
dffeas \u2|gy[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gy[0]~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gy[0] .is_wysiwyg = "true";
defparam \u2|gy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \u2|Add18~0 (
// Equation(s):
// \u2|Add18~0_combout  = (\u2|gx [0] & (!\u2|gy [0] & VCC)) # (!\u2|gx [0] & (\u2|gy [0] $ (GND)))
// \u2|Add18~1  = CARRY((!\u2|gx [0] & !\u2|gy [0]))

	.dataa(\u2|gx [0]),
	.datab(\u2|gy [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Add18~0_combout ),
	.cout(\u2|Add18~1 ));
// synopsys translate_off
defparam \u2|Add18~0 .lut_mask = 16'h6611;
defparam \u2|Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \u2|Add18~2 (
// Equation(s):
// \u2|Add18~2_combout  = (\u2|gx [1] & ((\u2|gy [1] & ((\u2|Add18~1 ) # (GND))) # (!\u2|gy [1] & (!\u2|Add18~1 )))) # (!\u2|gx [1] & ((\u2|gy [1] & (!\u2|Add18~1 )) # (!\u2|gy [1] & (\u2|Add18~1  & VCC))))
// \u2|Add18~3  = CARRY((\u2|gx [1] & ((\u2|gy [1]) # (!\u2|Add18~1 ))) # (!\u2|gx [1] & (\u2|gy [1] & !\u2|Add18~1 )))

	.dataa(\u2|gx [1]),
	.datab(\u2|gy [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add18~1 ),
	.combout(\u2|Add18~2_combout ),
	.cout(\u2|Add18~3 ));
// synopsys translate_off
defparam \u2|Add18~2 .lut_mask = 16'h968E;
defparam \u2|Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \u2|Add18~4 (
// Equation(s):
// \u2|Add18~4_combout  = ((\u2|gy [2] $ (\u2|gx [2] $ (!\u2|Add18~3 )))) # (GND)
// \u2|Add18~5  = CARRY((\u2|gy [2] & (!\u2|gx [2] & !\u2|Add18~3 )) # (!\u2|gy [2] & ((!\u2|Add18~3 ) # (!\u2|gx [2]))))

	.dataa(\u2|gy [2]),
	.datab(\u2|gx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add18~3 ),
	.combout(\u2|Add18~4_combout ),
	.cout(\u2|Add18~5 ));
// synopsys translate_off
defparam \u2|Add18~4 .lut_mask = 16'h6917;
defparam \u2|Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \u2|Add18~6 (
// Equation(s):
// \u2|Add18~6_combout  = (\u2|gy [3] & ((\u2|gx [3] & ((\u2|Add18~5 ) # (GND))) # (!\u2|gx [3] & (!\u2|Add18~5 )))) # (!\u2|gy [3] & ((\u2|gx [3] & (!\u2|Add18~5 )) # (!\u2|gx [3] & (\u2|Add18~5  & VCC))))
// \u2|Add18~7  = CARRY((\u2|gy [3] & ((\u2|gx [3]) # (!\u2|Add18~5 ))) # (!\u2|gy [3] & (\u2|gx [3] & !\u2|Add18~5 )))

	.dataa(\u2|gy [3]),
	.datab(\u2|gx [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add18~5 ),
	.combout(\u2|Add18~6_combout ),
	.cout(\u2|Add18~7 ));
// synopsys translate_off
defparam \u2|Add18~6 .lut_mask = 16'h968E;
defparam \u2|Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \u2|Add18~8 (
// Equation(s):
// \u2|Add18~8_combout  = ((\u2|gy [4] $ (\u2|gx [4] $ (!\u2|Add18~7 )))) # (GND)
// \u2|Add18~9  = CARRY((\u2|gy [4] & (!\u2|gx [4] & !\u2|Add18~7 )) # (!\u2|gy [4] & ((!\u2|Add18~7 ) # (!\u2|gx [4]))))

	.dataa(\u2|gy [4]),
	.datab(\u2|gx [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add18~7 ),
	.combout(\u2|Add18~8_combout ),
	.cout(\u2|Add18~9 ));
// synopsys translate_off
defparam \u2|Add18~8 .lut_mask = 16'h6917;
defparam \u2|Add18~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \u2|Add18~10 (
// Equation(s):
// \u2|Add18~10_combout  = (\u2|gy [5] & ((\u2|gx [5] & ((\u2|Add18~9 ) # (GND))) # (!\u2|gx [5] & (!\u2|Add18~9 )))) # (!\u2|gy [5] & ((\u2|gx [5] & (!\u2|Add18~9 )) # (!\u2|gx [5] & (\u2|Add18~9  & VCC))))
// \u2|Add18~11  = CARRY((\u2|gy [5] & ((\u2|gx [5]) # (!\u2|Add18~9 ))) # (!\u2|gy [5] & (\u2|gx [5] & !\u2|Add18~9 )))

	.dataa(\u2|gy [5]),
	.datab(\u2|gx [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add18~9 ),
	.combout(\u2|Add18~10_combout ),
	.cout(\u2|Add18~11 ));
// synopsys translate_off
defparam \u2|Add18~10 .lut_mask = 16'h968E;
defparam \u2|Add18~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \u2|Add18~12 (
// Equation(s):
// \u2|Add18~12_combout  = ((\u2|gx [6] $ (\u2|gy [6] $ (!\u2|Add18~11 )))) # (GND)
// \u2|Add18~13  = CARRY((\u2|gx [6] & (!\u2|gy [6] & !\u2|Add18~11 )) # (!\u2|gx [6] & ((!\u2|Add18~11 ) # (!\u2|gy [6]))))

	.dataa(\u2|gx [6]),
	.datab(\u2|gy [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add18~11 ),
	.combout(\u2|Add18~12_combout ),
	.cout(\u2|Add18~13 ));
// synopsys translate_off
defparam \u2|Add18~12 .lut_mask = 16'h6917;
defparam \u2|Add18~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \u2|Add18~14 (
// Equation(s):
// \u2|Add18~14_combout  = \u2|gy [7] $ (\u2|Add18~13  $ (\u2|gx [7]))

	.dataa(gnd),
	.datab(\u2|gy [7]),
	.datac(gnd),
	.datad(\u2|gx [7]),
	.cin(\u2|Add18~13 ),
	.combout(\u2|Add18~14_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Add18~14 .lut_mask = 16'hC33C;
defparam \u2|Add18~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \u2|gxy[1]~7 (
// Equation(s):
// \u2|gxy[1]~7_combout  = \u2|Add18~2_combout  $ (VCC)
// \u2|gxy[1]~8  = CARRY(\u2|Add18~2_combout )

	.dataa(gnd),
	.datab(\u2|Add18~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|gxy[1]~7_combout ),
	.cout(\u2|gxy[1]~8 ));
// synopsys translate_off
defparam \u2|gxy[1]~7 .lut_mask = 16'h33CC;
defparam \u2|gxy[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \u2|gxy[2]~9 (
// Equation(s):
// \u2|gxy[2]~9_combout  = (\u2|Add18~4_combout  & (!\u2|gxy[1]~8 )) # (!\u2|Add18~4_combout  & ((\u2|gxy[1]~8 ) # (GND)))
// \u2|gxy[2]~10  = CARRY((!\u2|gxy[1]~8 ) # (!\u2|Add18~4_combout ))

	.dataa(gnd),
	.datab(\u2|Add18~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gxy[1]~8 ),
	.combout(\u2|gxy[2]~9_combout ),
	.cout(\u2|gxy[2]~10 ));
// synopsys translate_off
defparam \u2|gxy[2]~9 .lut_mask = 16'h3C3F;
defparam \u2|gxy[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \u2|gxy[3]~11 (
// Equation(s):
// \u2|gxy[3]~11_combout  = (\u2|Add18~6_combout  & (\u2|gxy[2]~10  $ (GND))) # (!\u2|Add18~6_combout  & (!\u2|gxy[2]~10  & VCC))
// \u2|gxy[3]~12  = CARRY((\u2|Add18~6_combout  & !\u2|gxy[2]~10 ))

	.dataa(gnd),
	.datab(\u2|Add18~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gxy[2]~10 ),
	.combout(\u2|gxy[3]~11_combout ),
	.cout(\u2|gxy[3]~12 ));
// synopsys translate_off
defparam \u2|gxy[3]~11 .lut_mask = 16'hC30C;
defparam \u2|gxy[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \u2|gxy[4]~13 (
// Equation(s):
// \u2|gxy[4]~13_combout  = (\u2|Add18~8_combout  & (!\u2|gxy[3]~12 )) # (!\u2|Add18~8_combout  & ((\u2|gxy[3]~12 ) # (GND)))
// \u2|gxy[4]~14  = CARRY((!\u2|gxy[3]~12 ) # (!\u2|Add18~8_combout ))

	.dataa(gnd),
	.datab(\u2|Add18~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gxy[3]~12 ),
	.combout(\u2|gxy[4]~13_combout ),
	.cout(\u2|gxy[4]~14 ));
// synopsys translate_off
defparam \u2|gxy[4]~13 .lut_mask = 16'h3C3F;
defparam \u2|gxy[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \u2|gxy[5]~15 (
// Equation(s):
// \u2|gxy[5]~15_combout  = (\u2|Add18~10_combout  & (\u2|gxy[4]~14  $ (GND))) # (!\u2|Add18~10_combout  & (!\u2|gxy[4]~14  & VCC))
// \u2|gxy[5]~16  = CARRY((\u2|Add18~10_combout  & !\u2|gxy[4]~14 ))

	.dataa(\u2|Add18~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gxy[4]~14 ),
	.combout(\u2|gxy[5]~15_combout ),
	.cout(\u2|gxy[5]~16 ));
// synopsys translate_off
defparam \u2|gxy[5]~15 .lut_mask = 16'hA50A;
defparam \u2|gxy[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \u2|gxy[6]~17 (
// Equation(s):
// \u2|gxy[6]~17_combout  = (\u2|Add18~12_combout  & (!\u2|gxy[5]~16 )) # (!\u2|Add18~12_combout  & ((\u2|gxy[5]~16 ) # (GND)))
// \u2|gxy[6]~18  = CARRY((!\u2|gxy[5]~16 ) # (!\u2|Add18~12_combout ))

	.dataa(gnd),
	.datab(\u2|Add18~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|gxy[5]~16 ),
	.combout(\u2|gxy[6]~17_combout ),
	.cout(\u2|gxy[6]~18 ));
// synopsys translate_off
defparam \u2|gxy[6]~17 .lut_mask = 16'h3C3F;
defparam \u2|gxy[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \u2|gxy[7]~19 (
// Equation(s):
// \u2|gxy[7]~19_combout  = \u2|gxy[6]~18  $ (!\u2|Add18~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|Add18~14_combout ),
	.cin(\u2|gxy[6]~18 ),
	.combout(\u2|gxy[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u2|gxy[7]~19 .lut_mask = 16'hF00F;
defparam \u2|gxy[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \u2|Add15~0 (
// Equation(s):
// \u2|Add15~0_combout  = (\u2|gx [0] & (\u2|gy [0] $ (VCC))) # (!\u2|gx [0] & (\u2|gy [0] & VCC))
// \u2|Add15~1  = CARRY((\u2|gx [0] & \u2|gy [0]))

	.dataa(\u2|gx [0]),
	.datab(\u2|gy [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Add15~0_combout ),
	.cout(\u2|Add15~1 ));
// synopsys translate_off
defparam \u2|Add15~0 .lut_mask = 16'h6688;
defparam \u2|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \u2|Add15~2 (
// Equation(s):
// \u2|Add15~2_combout  = (\u2|gx [1] & ((\u2|gy [1] & (\u2|Add15~1  & VCC)) # (!\u2|gy [1] & (!\u2|Add15~1 )))) # (!\u2|gx [1] & ((\u2|gy [1] & (!\u2|Add15~1 )) # (!\u2|gy [1] & ((\u2|Add15~1 ) # (GND)))))
// \u2|Add15~3  = CARRY((\u2|gx [1] & (!\u2|gy [1] & !\u2|Add15~1 )) # (!\u2|gx [1] & ((!\u2|Add15~1 ) # (!\u2|gy [1]))))

	.dataa(\u2|gx [1]),
	.datab(\u2|gy [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add15~1 ),
	.combout(\u2|Add15~2_combout ),
	.cout(\u2|Add15~3 ));
// synopsys translate_off
defparam \u2|Add15~2 .lut_mask = 16'h9617;
defparam \u2|Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \u2|Add15~4 (
// Equation(s):
// \u2|Add15~4_combout  = ((\u2|gy [2] $ (\u2|gx [2] $ (!\u2|Add15~3 )))) # (GND)
// \u2|Add15~5  = CARRY((\u2|gy [2] & ((\u2|gx [2]) # (!\u2|Add15~3 ))) # (!\u2|gy [2] & (\u2|gx [2] & !\u2|Add15~3 )))

	.dataa(\u2|gy [2]),
	.datab(\u2|gx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add15~3 ),
	.combout(\u2|Add15~4_combout ),
	.cout(\u2|Add15~5 ));
// synopsys translate_off
defparam \u2|Add15~4 .lut_mask = 16'h698E;
defparam \u2|Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \u2|Add15~6 (
// Equation(s):
// \u2|Add15~6_combout  = (\u2|gy [3] & ((\u2|gx [3] & (\u2|Add15~5  & VCC)) # (!\u2|gx [3] & (!\u2|Add15~5 )))) # (!\u2|gy [3] & ((\u2|gx [3] & (!\u2|Add15~5 )) # (!\u2|gx [3] & ((\u2|Add15~5 ) # (GND)))))
// \u2|Add15~7  = CARRY((\u2|gy [3] & (!\u2|gx [3] & !\u2|Add15~5 )) # (!\u2|gy [3] & ((!\u2|Add15~5 ) # (!\u2|gx [3]))))

	.dataa(\u2|gy [3]),
	.datab(\u2|gx [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add15~5 ),
	.combout(\u2|Add15~6_combout ),
	.cout(\u2|Add15~7 ));
// synopsys translate_off
defparam \u2|Add15~6 .lut_mask = 16'h9617;
defparam \u2|Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \u2|Add15~8 (
// Equation(s):
// \u2|Add15~8_combout  = ((\u2|gy [4] $ (\u2|gx [4] $ (!\u2|Add15~7 )))) # (GND)
// \u2|Add15~9  = CARRY((\u2|gy [4] & ((\u2|gx [4]) # (!\u2|Add15~7 ))) # (!\u2|gy [4] & (\u2|gx [4] & !\u2|Add15~7 )))

	.dataa(\u2|gy [4]),
	.datab(\u2|gx [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add15~7 ),
	.combout(\u2|Add15~8_combout ),
	.cout(\u2|Add15~9 ));
// synopsys translate_off
defparam \u2|Add15~8 .lut_mask = 16'h698E;
defparam \u2|Add15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \u2|Add15~10 (
// Equation(s):
// \u2|Add15~10_combout  = (\u2|gy [5] & ((\u2|gx [5] & (\u2|Add15~9  & VCC)) # (!\u2|gx [5] & (!\u2|Add15~9 )))) # (!\u2|gy [5] & ((\u2|gx [5] & (!\u2|Add15~9 )) # (!\u2|gx [5] & ((\u2|Add15~9 ) # (GND)))))
// \u2|Add15~11  = CARRY((\u2|gy [5] & (!\u2|gx [5] & !\u2|Add15~9 )) # (!\u2|gy [5] & ((!\u2|Add15~9 ) # (!\u2|gx [5]))))

	.dataa(\u2|gy [5]),
	.datab(\u2|gx [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add15~9 ),
	.combout(\u2|Add15~10_combout ),
	.cout(\u2|Add15~11 ));
// synopsys translate_off
defparam \u2|Add15~10 .lut_mask = 16'h9617;
defparam \u2|Add15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \u2|Add15~12 (
// Equation(s):
// \u2|Add15~12_combout  = ((\u2|gx [6] $ (\u2|gy [6] $ (!\u2|Add15~11 )))) # (GND)
// \u2|Add15~13  = CARRY((\u2|gx [6] & ((\u2|gy [6]) # (!\u2|Add15~11 ))) # (!\u2|gx [6] & (\u2|gy [6] & !\u2|Add15~11 )))

	.dataa(\u2|gx [6]),
	.datab(\u2|gy [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|Add15~11 ),
	.combout(\u2|Add15~12_combout ),
	.cout(\u2|Add15~13 ));
// synopsys translate_off
defparam \u2|Add15~12 .lut_mask = 16'h698E;
defparam \u2|Add15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \u2|Add15~14 (
// Equation(s):
// \u2|Add15~14_combout  = \u2|gy [7] $ (\u2|Add15~13  $ (\u2|gx [7]))

	.dataa(gnd),
	.datab(\u2|gy [7]),
	.datac(gnd),
	.datad(\u2|gx [7]),
	.cin(\u2|Add15~13 ),
	.combout(\u2|Add15~14_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Add15~14 .lut_mask = 16'hC33C;
defparam \u2|Add15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \u2|dout_2_reg[7]~feeder (
// Equation(s):
// \u2|dout_2_reg[7]~feeder_combout  = \u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|fifo_2|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\u2|dout_2_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|dout_2_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \u2|dout_2_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \u2|dout_2_reg[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|dout_2_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|rd_en_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|dout_2_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|dout_2_reg[7] .is_wysiwyg = "true";
defparam \u2|dout_2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \u2|b_3[7]~feeder (
// Equation(s):
// \u2|b_3[7]~feeder_combout  = \u2|dout_2_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|dout_2_reg [7]),
	.cin(gnd),
	.combout(\u2|b_3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|b_3[7]~feeder .lut_mask = 16'hFF00;
defparam \u2|b_3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N3
dffeas \u2|b_3[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|b_3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_3[7] .is_wysiwyg = "true";
defparam \u2|b_3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \u2|b_2[7]~feeder (
// Equation(s):
// \u2|b_2[7]~feeder_combout  = \u2|b_3 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|b_3 [7]),
	.cin(gnd),
	.combout(\u2|b_2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|b_2[7]~feeder .lut_mask = 16'hFF00;
defparam \u2|b_2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \u2|b_2[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|b_2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_2[7] .is_wysiwyg = "true";
defparam \u2|b_2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \u2|b_1[7]~feeder (
// Equation(s):
// \u2|b_1[7]~feeder_combout  = \u2|b_2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|b_2 [7]),
	.cin(gnd),
	.combout(\u2|b_1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|b_1[7]~feeder .lut_mask = 16'hFF00;
defparam \u2|b_1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \u2|b_1[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|b_1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|b_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|b_1[7] .is_wysiwyg = "true";
defparam \u2|b_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \u2|Add6~14 (
// Equation(s):
// \u2|Add6~14_combout  = \u2|b_3 [7] $ (\u2|Add6~13  $ (!\u2|b_1 [7]))

	.dataa(gnd),
	.datab(\u2|b_3 [7]),
	.datac(gnd),
	.datad(\u2|b_1 [7]),
	.cin(\u2|Add6~13 ),
	.combout(\u2|Add6~14_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Add6~14 .lut_mask = 16'h3CC3;
defparam \u2|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \u2|Add5~16 (
// Equation(s):
// \u2|Add5~16_combout  = \u2|Add5~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|Add5~15 ),
	.combout(\u2|Add5~16_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Add5~16 .lut_mask = 16'hF0F0;
defparam \u2|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \u2|Add7~14 (
// Equation(s):
// \u2|Add7~14_combout  = \u2|Add6~14_combout  $ (\u2|Add7~13  $ (\u2|Add5~16_combout ))

	.dataa(gnd),
	.datab(\u2|Add6~14_combout ),
	.datac(gnd),
	.datad(\u2|Add5~16_combout ),
	.cin(\u2|Add7~13 ),
	.combout(\u2|Add7~14_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Add7~14 .lut_mask = 16'hC33C;
defparam \u2|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \u2|Add8~16 (
// Equation(s):
// \u2|Add8~16_combout  = \u2|Add8~15  $ (!\u2|Add7~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|Add7~14_combout ),
	.cin(\u2|Add8~15 ),
	.combout(\u2|Add8~16_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Add8~16 .lut_mask = 16'hF00F;
defparam \u2|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \u2|gx[8]~25 (
// Equation(s):
// \u2|gx[8]~25_combout  = \u2|gx[7]~24  $ (\u2|Add8~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|Add8~16_combout ),
	.cin(\u2|gx[7]~24 ),
	.combout(\u2|gx[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u2|gx[8]~25 .lut_mask = 16'h0FF0;
defparam \u2|gx[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \u2|gx[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gx[8]~25_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|gx_gy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gx[8] .is_wysiwyg = "true";
defparam \u2|gx[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \u2|always20~0 (
// Equation(s):
// \u2|always20~0_combout  = (!\u2|gx [8] & \u2|gxy_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|gx [8]),
	.datad(\u2|gxy_flag~q ),
	.cin(gnd),
	.combout(\u2|always20~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always20~0 .lut_mask = 16'h0F00;
defparam \u2|always20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \u2|gxy[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gxy[7]~19_combout ),
	.asdata(\u2|Add15~14_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|always20~0_combout ),
	.ena(\u2|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gxy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gxy[7] .is_wysiwyg = "true";
defparam \u2|gxy[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \u2|key1|cnt_20ms[0]~20 (
// Equation(s):
// \u2|key1|cnt_20ms[0]~20_combout  = \u2|key1|cnt_20ms [0] $ (VCC)
// \u2|key1|cnt_20ms[0]~21  = CARRY(\u2|key1|cnt_20ms [0])

	.dataa(\u2|key1|cnt_20ms [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|key1|cnt_20ms[0]~20_combout ),
	.cout(\u2|key1|cnt_20ms[0]~21 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[0]~20 .lut_mask = 16'h55AA;
defparam \u2|key1|cnt_20ms[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \s_0~input (
	.i(s_0),
	.ibar(gnd),
	.o(\s_0~input_o ));
// synopsys translate_off
defparam \s_0~input .bus_hold = "false";
defparam \s_0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \s_0~_wirecell (
// Equation(s):
// \s_0~_wirecell_combout  = !\s_0~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_0~input_o ),
	.cin(gnd),
	.combout(\s_0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \s_0~_wirecell .lut_mask = 16'h00FF;
defparam \s_0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \u2|key1|cnt_20ms[7]~56 (
// Equation(s):
// \u2|key1|cnt_20ms[7]~56_combout  = (\s_0~input_o ) # ((\u2|key1|cnt_20ms [0] & \u2|key1|Equal1~5_combout ))

	.dataa(\u2|key1|cnt_20ms [0]),
	.datab(\u2|key1|Equal1~5_combout ),
	.datac(gnd),
	.datad(\s_0~input_o ),
	.cin(gnd),
	.combout(\u2|key1|cnt_20ms[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key1|cnt_20ms[7]~56 .lut_mask = 16'hFF88;
defparam \u2|key1|cnt_20ms[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N13
dffeas \u2|key1|cnt_20ms[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[0]~20_combout ),
	.asdata(\s_0~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[0] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \u2|key1|cnt_20ms[1]~22 (
// Equation(s):
// \u2|key1|cnt_20ms[1]~22_combout  = (\u2|key1|cnt_20ms [1] & (!\u2|key1|cnt_20ms[0]~21 )) # (!\u2|key1|cnt_20ms [1] & ((\u2|key1|cnt_20ms[0]~21 ) # (GND)))
// \u2|key1|cnt_20ms[1]~23  = CARRY((!\u2|key1|cnt_20ms[0]~21 ) # (!\u2|key1|cnt_20ms [1]))

	.dataa(gnd),
	.datab(\u2|key1|cnt_20ms [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[0]~21 ),
	.combout(\u2|key1|cnt_20ms[1]~22_combout ),
	.cout(\u2|key1|cnt_20ms[1]~23 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[1]~22 .lut_mask = 16'h3C3F;
defparam \u2|key1|cnt_20ms[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y16_N15
dffeas \u2|key1|cnt_20ms[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[1]~22_combout ),
	.asdata(\s_0~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[1] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \u2|key1|cnt_20ms[2]~24 (
// Equation(s):
// \u2|key1|cnt_20ms[2]~24_combout  = (\u2|key1|cnt_20ms [2] & (\u2|key1|cnt_20ms[1]~23  $ (GND))) # (!\u2|key1|cnt_20ms [2] & (!\u2|key1|cnt_20ms[1]~23  & VCC))
// \u2|key1|cnt_20ms[2]~25  = CARRY((\u2|key1|cnt_20ms [2] & !\u2|key1|cnt_20ms[1]~23 ))

	.dataa(gnd),
	.datab(\u2|key1|cnt_20ms [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[1]~23 ),
	.combout(\u2|key1|cnt_20ms[2]~24_combout ),
	.cout(\u2|key1|cnt_20ms[2]~25 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[2]~24 .lut_mask = 16'hC30C;
defparam \u2|key1|cnt_20ms[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \u2|key1|cnt_20ms[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[2]~24_combout ),
	.asdata(\s_0~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[2] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \u2|key1|cnt_20ms[3]~26 (
// Equation(s):
// \u2|key1|cnt_20ms[3]~26_combout  = (\u2|key1|cnt_20ms [3] & (!\u2|key1|cnt_20ms[2]~25 )) # (!\u2|key1|cnt_20ms [3] & ((\u2|key1|cnt_20ms[2]~25 ) # (GND)))
// \u2|key1|cnt_20ms[3]~27  = CARRY((!\u2|key1|cnt_20ms[2]~25 ) # (!\u2|key1|cnt_20ms [3]))

	.dataa(gnd),
	.datab(\u2|key1|cnt_20ms [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[2]~25 ),
	.combout(\u2|key1|cnt_20ms[3]~26_combout ),
	.cout(\u2|key1|cnt_20ms[3]~27 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[3]~26 .lut_mask = 16'h3C3F;
defparam \u2|key1|cnt_20ms[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \u2|key1|cnt_20ms[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[3]~26_combout ),
	.asdata(\s_0~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[3] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \u2|key1|cnt_20ms[4]~28 (
// Equation(s):
// \u2|key1|cnt_20ms[4]~28_combout  = (\u2|key1|cnt_20ms [4] & (\u2|key1|cnt_20ms[3]~27  $ (GND))) # (!\u2|key1|cnt_20ms [4] & (!\u2|key1|cnt_20ms[3]~27  & VCC))
// \u2|key1|cnt_20ms[4]~29  = CARRY((\u2|key1|cnt_20ms [4] & !\u2|key1|cnt_20ms[3]~27 ))

	.dataa(gnd),
	.datab(\u2|key1|cnt_20ms [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[3]~27 ),
	.combout(\u2|key1|cnt_20ms[4]~28_combout ),
	.cout(\u2|key1|cnt_20ms[4]~29 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[4]~28 .lut_mask = 16'hC30C;
defparam \u2|key1|cnt_20ms[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y16_N21
dffeas \u2|key1|cnt_20ms[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[4]~28_combout ),
	.asdata(\s_0~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[4] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \u2|key1|cnt_20ms[5]~30 (
// Equation(s):
// \u2|key1|cnt_20ms[5]~30_combout  = (\u2|key1|cnt_20ms [5] & (!\u2|key1|cnt_20ms[4]~29 )) # (!\u2|key1|cnt_20ms [5] & ((\u2|key1|cnt_20ms[4]~29 ) # (GND)))
// \u2|key1|cnt_20ms[5]~31  = CARRY((!\u2|key1|cnt_20ms[4]~29 ) # (!\u2|key1|cnt_20ms [5]))

	.dataa(\u2|key1|cnt_20ms [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[4]~29 ),
	.combout(\u2|key1|cnt_20ms[5]~30_combout ),
	.cout(\u2|key1|cnt_20ms[5]~31 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[5]~30 .lut_mask = 16'h5A5F;
defparam \u2|key1|cnt_20ms[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y16_N23
dffeas \u2|key1|cnt_20ms[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[5]~30_combout ),
	.asdata(\s_0~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[5] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \u2|key1|cnt_20ms[6]~32 (
// Equation(s):
// \u2|key1|cnt_20ms[6]~32_combout  = (\u2|key1|cnt_20ms [6] & (\u2|key1|cnt_20ms[5]~31  $ (GND))) # (!\u2|key1|cnt_20ms [6] & (!\u2|key1|cnt_20ms[5]~31  & VCC))
// \u2|key1|cnt_20ms[6]~33  = CARRY((\u2|key1|cnt_20ms [6] & !\u2|key1|cnt_20ms[5]~31 ))

	.dataa(gnd),
	.datab(\u2|key1|cnt_20ms [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[5]~31 ),
	.combout(\u2|key1|cnt_20ms[6]~32_combout ),
	.cout(\u2|key1|cnt_20ms[6]~33 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[6]~32 .lut_mask = 16'hC30C;
defparam \u2|key1|cnt_20ms[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N25
dffeas \u2|key1|cnt_20ms[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[6]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[6] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \u2|key1|cnt_20ms[7]~34 (
// Equation(s):
// \u2|key1|cnt_20ms[7]~34_combout  = (\u2|key1|cnt_20ms [7] & (!\u2|key1|cnt_20ms[6]~33 )) # (!\u2|key1|cnt_20ms [7] & ((\u2|key1|cnt_20ms[6]~33 ) # (GND)))
// \u2|key1|cnt_20ms[7]~35  = CARRY((!\u2|key1|cnt_20ms[6]~33 ) # (!\u2|key1|cnt_20ms [7]))

	.dataa(\u2|key1|cnt_20ms [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[6]~33 ),
	.combout(\u2|key1|cnt_20ms[7]~34_combout ),
	.cout(\u2|key1|cnt_20ms[7]~35 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[7]~34 .lut_mask = 16'h5A5F;
defparam \u2|key1|cnt_20ms[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y16_N27
dffeas \u2|key1|cnt_20ms[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[7]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[7] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \u2|key1|cnt_20ms[8]~36 (
// Equation(s):
// \u2|key1|cnt_20ms[8]~36_combout  = (\u2|key1|cnt_20ms [8] & (\u2|key1|cnt_20ms[7]~35  $ (GND))) # (!\u2|key1|cnt_20ms [8] & (!\u2|key1|cnt_20ms[7]~35  & VCC))
// \u2|key1|cnt_20ms[8]~37  = CARRY((\u2|key1|cnt_20ms [8] & !\u2|key1|cnt_20ms[7]~35 ))

	.dataa(gnd),
	.datab(\u2|key1|cnt_20ms [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[7]~35 ),
	.combout(\u2|key1|cnt_20ms[8]~36_combout ),
	.cout(\u2|key1|cnt_20ms[8]~37 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[8]~36 .lut_mask = 16'hC30C;
defparam \u2|key1|cnt_20ms[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y16_N29
dffeas \u2|key1|cnt_20ms[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[8]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[8] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \u2|key1|cnt_20ms[9]~38 (
// Equation(s):
// \u2|key1|cnt_20ms[9]~38_combout  = (\u2|key1|cnt_20ms [9] & (!\u2|key1|cnt_20ms[8]~37 )) # (!\u2|key1|cnt_20ms [9] & ((\u2|key1|cnt_20ms[8]~37 ) # (GND)))
// \u2|key1|cnt_20ms[9]~39  = CARRY((!\u2|key1|cnt_20ms[8]~37 ) # (!\u2|key1|cnt_20ms [9]))

	.dataa(\u2|key1|cnt_20ms [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[8]~37 ),
	.combout(\u2|key1|cnt_20ms[9]~38_combout ),
	.cout(\u2|key1|cnt_20ms[9]~39 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[9]~38 .lut_mask = 16'h5A5F;
defparam \u2|key1|cnt_20ms[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y16_N31
dffeas \u2|key1|cnt_20ms[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[9]~38_combout ),
	.asdata(\s_0~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[9] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \u2|key1|cnt_20ms[10]~40 (
// Equation(s):
// \u2|key1|cnt_20ms[10]~40_combout  = (\u2|key1|cnt_20ms [10] & (\u2|key1|cnt_20ms[9]~39  $ (GND))) # (!\u2|key1|cnt_20ms [10] & (!\u2|key1|cnt_20ms[9]~39  & VCC))
// \u2|key1|cnt_20ms[10]~41  = CARRY((\u2|key1|cnt_20ms [10] & !\u2|key1|cnt_20ms[9]~39 ))

	.dataa(gnd),
	.datab(\u2|key1|cnt_20ms [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[9]~39 ),
	.combout(\u2|key1|cnt_20ms[10]~40_combout ),
	.cout(\u2|key1|cnt_20ms[10]~41 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[10]~40 .lut_mask = 16'hC30C;
defparam \u2|key1|cnt_20ms[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \u2|key1|cnt_20ms[10] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[10]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[10] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \u2|key1|cnt_20ms[11]~42 (
// Equation(s):
// \u2|key1|cnt_20ms[11]~42_combout  = (\u2|key1|cnt_20ms [11] & (!\u2|key1|cnt_20ms[10]~41 )) # (!\u2|key1|cnt_20ms [11] & ((\u2|key1|cnt_20ms[10]~41 ) # (GND)))
// \u2|key1|cnt_20ms[11]~43  = CARRY((!\u2|key1|cnt_20ms[10]~41 ) # (!\u2|key1|cnt_20ms [11]))

	.dataa(gnd),
	.datab(\u2|key1|cnt_20ms [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[10]~41 ),
	.combout(\u2|key1|cnt_20ms[11]~42_combout ),
	.cout(\u2|key1|cnt_20ms[11]~43 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[11]~42 .lut_mask = 16'h3C3F;
defparam \u2|key1|cnt_20ms[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \u2|key1|cnt_20ms[11] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[11]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[11] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \u2|key1|cnt_20ms[12]~44 (
// Equation(s):
// \u2|key1|cnt_20ms[12]~44_combout  = (\u2|key1|cnt_20ms [12] & (\u2|key1|cnt_20ms[11]~43  $ (GND))) # (!\u2|key1|cnt_20ms [12] & (!\u2|key1|cnt_20ms[11]~43  & VCC))
// \u2|key1|cnt_20ms[12]~45  = CARRY((\u2|key1|cnt_20ms [12] & !\u2|key1|cnt_20ms[11]~43 ))

	.dataa(gnd),
	.datab(\u2|key1|cnt_20ms [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[11]~43 ),
	.combout(\u2|key1|cnt_20ms[12]~44_combout ),
	.cout(\u2|key1|cnt_20ms[12]~45 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[12]~44 .lut_mask = 16'hC30C;
defparam \u2|key1|cnt_20ms[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \u2|key1|cnt_20ms[12] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[12]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[12] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \u2|key1|cnt_20ms[13]~46 (
// Equation(s):
// \u2|key1|cnt_20ms[13]~46_combout  = (\u2|key1|cnt_20ms [13] & (!\u2|key1|cnt_20ms[12]~45 )) # (!\u2|key1|cnt_20ms [13] & ((\u2|key1|cnt_20ms[12]~45 ) # (GND)))
// \u2|key1|cnt_20ms[13]~47  = CARRY((!\u2|key1|cnt_20ms[12]~45 ) # (!\u2|key1|cnt_20ms [13]))

	.dataa(\u2|key1|cnt_20ms [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[12]~45 ),
	.combout(\u2|key1|cnt_20ms[13]~46_combout ),
	.cout(\u2|key1|cnt_20ms[13]~47 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[13]~46 .lut_mask = 16'h5A5F;
defparam \u2|key1|cnt_20ms[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \u2|key1|cnt_20ms[13] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[13]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[13] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \u2|key1|cnt_20ms[14]~48 (
// Equation(s):
// \u2|key1|cnt_20ms[14]~48_combout  = (\u2|key1|cnt_20ms [14] & (\u2|key1|cnt_20ms[13]~47  $ (GND))) # (!\u2|key1|cnt_20ms [14] & (!\u2|key1|cnt_20ms[13]~47  & VCC))
// \u2|key1|cnt_20ms[14]~49  = CARRY((\u2|key1|cnt_20ms [14] & !\u2|key1|cnt_20ms[13]~47 ))

	.dataa(gnd),
	.datab(\u2|key1|cnt_20ms [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[13]~47 ),
	.combout(\u2|key1|cnt_20ms[14]~48_combout ),
	.cout(\u2|key1|cnt_20ms[14]~49 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[14]~48 .lut_mask = 16'hC30C;
defparam \u2|key1|cnt_20ms[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \u2|key1|cnt_20ms[14] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[14]~48_combout ),
	.asdata(\s_0~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[14] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \u2|key1|cnt_20ms[15]~50 (
// Equation(s):
// \u2|key1|cnt_20ms[15]~50_combout  = (\u2|key1|cnt_20ms [15] & (!\u2|key1|cnt_20ms[14]~49 )) # (!\u2|key1|cnt_20ms [15] & ((\u2|key1|cnt_20ms[14]~49 ) # (GND)))
// \u2|key1|cnt_20ms[15]~51  = CARRY((!\u2|key1|cnt_20ms[14]~49 ) # (!\u2|key1|cnt_20ms [15]))

	.dataa(\u2|key1|cnt_20ms [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[14]~49 ),
	.combout(\u2|key1|cnt_20ms[15]~50_combout ),
	.cout(\u2|key1|cnt_20ms[15]~51 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[15]~50 .lut_mask = 16'h5A5F;
defparam \u2|key1|cnt_20ms[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \u2|key1|cnt_20ms[15] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[15]~50_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[15] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \u2|key1|cnt_20ms[16]~52 (
// Equation(s):
// \u2|key1|cnt_20ms[16]~52_combout  = (\u2|key1|cnt_20ms [16] & (\u2|key1|cnt_20ms[15]~51  $ (GND))) # (!\u2|key1|cnt_20ms [16] & (!\u2|key1|cnt_20ms[15]~51  & VCC))
// \u2|key1|cnt_20ms[16]~53  = CARRY((\u2|key1|cnt_20ms [16] & !\u2|key1|cnt_20ms[15]~51 ))

	.dataa(gnd),
	.datab(\u2|key1|cnt_20ms [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[15]~51 ),
	.combout(\u2|key1|cnt_20ms[16]~52_combout ),
	.cout(\u2|key1|cnt_20ms[16]~53 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[16]~52 .lut_mask = 16'hC30C;
defparam \u2|key1|cnt_20ms[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \u2|key1|cnt_20ms[16] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[16]~52_combout ),
	.asdata(\s_0~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[16] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \u2|key1|cnt_20ms[17]~54 (
// Equation(s):
// \u2|key1|cnt_20ms[17]~54_combout  = (\u2|key1|cnt_20ms [17] & (!\u2|key1|cnt_20ms[16]~53 )) # (!\u2|key1|cnt_20ms [17] & ((\u2|key1|cnt_20ms[16]~53 ) # (GND)))
// \u2|key1|cnt_20ms[17]~55  = CARRY((!\u2|key1|cnt_20ms[16]~53 ) # (!\u2|key1|cnt_20ms [17]))

	.dataa(gnd),
	.datab(\u2|key1|cnt_20ms [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[16]~53 ),
	.combout(\u2|key1|cnt_20ms[17]~54_combout ),
	.cout(\u2|key1|cnt_20ms[17]~55 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[17]~54 .lut_mask = 16'h3C3F;
defparam \u2|key1|cnt_20ms[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N15
dffeas \u2|key1|cnt_20ms[17] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[17]~54_combout ),
	.asdata(\s_0~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[17] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \u2|key1|cnt_20ms[18]~57 (
// Equation(s):
// \u2|key1|cnt_20ms[18]~57_combout  = (\u2|key1|cnt_20ms [18] & (\u2|key1|cnt_20ms[17]~55  $ (GND))) # (!\u2|key1|cnt_20ms [18] & (!\u2|key1|cnt_20ms[17]~55  & VCC))
// \u2|key1|cnt_20ms[18]~58  = CARRY((\u2|key1|cnt_20ms [18] & !\u2|key1|cnt_20ms[17]~55 ))

	.dataa(gnd),
	.datab(\u2|key1|cnt_20ms [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key1|cnt_20ms[17]~55 ),
	.combout(\u2|key1|cnt_20ms[18]~57_combout ),
	.cout(\u2|key1|cnt_20ms[18]~58 ));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[18]~57 .lut_mask = 16'hC30C;
defparam \u2|key1|cnt_20ms[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \u2|key1|cnt_20ms[18] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[18]~57_combout ),
	.asdata(\s_0~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[18] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \u2|key1|cnt_20ms[19]~59 (
// Equation(s):
// \u2|key1|cnt_20ms[19]~59_combout  = \u2|key1|cnt_20ms [19] $ (\u2|key1|cnt_20ms[18]~58 )

	.dataa(gnd),
	.datab(\u2|key1|cnt_20ms [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|key1|cnt_20ms[18]~58 ),
	.combout(\u2|key1|cnt_20ms[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key1|cnt_20ms[19]~59 .lut_mask = 16'h3C3C;
defparam \u2|key1|cnt_20ms[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \u2|key1|cnt_20ms[19] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|cnt_20ms[19]~59_combout ),
	.asdata(\s_0~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key1|cnt_20ms[7]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|cnt_20ms [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|cnt_20ms[19] .is_wysiwyg = "true";
defparam \u2|key1|cnt_20ms[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \u2|key1|Equal1~3 (
// Equation(s):
// \u2|key1|Equal1~3_combout  = (!\u2|key1|cnt_20ms [13] & (\u2|key1|cnt_20ms [16] & (\u2|key1|cnt_20ms [14] & !\u2|key1|cnt_20ms [15])))

	.dataa(\u2|key1|cnt_20ms [13]),
	.datab(\u2|key1|cnt_20ms [16]),
	.datac(\u2|key1|cnt_20ms [14]),
	.datad(\u2|key1|cnt_20ms [15]),
	.cin(gnd),
	.combout(\u2|key1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key1|Equal1~3 .lut_mask = 16'h0040;
defparam \u2|key1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \u2|key1|Equal1~2 (
// Equation(s):
// \u2|key1|Equal1~2_combout  = (\u2|key1|cnt_20ms [9] & (!\u2|key1|cnt_20ms [11] & (!\u2|key1|cnt_20ms [12] & !\u2|key1|cnt_20ms [10])))

	.dataa(\u2|key1|cnt_20ms [9]),
	.datab(\u2|key1|cnt_20ms [11]),
	.datac(\u2|key1|cnt_20ms [12]),
	.datad(\u2|key1|cnt_20ms [10]),
	.cin(gnd),
	.combout(\u2|key1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key1|Equal1~2 .lut_mask = 16'h0002;
defparam \u2|key1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \u2|key1|Equal1~1 (
// Equation(s):
// \u2|key1|Equal1~1_combout  = (!\u2|key1|cnt_20ms [7] & (!\u2|key1|cnt_20ms [8] & (\u2|key1|cnt_20ms [5] & !\u2|key1|cnt_20ms [6])))

	.dataa(\u2|key1|cnt_20ms [7]),
	.datab(\u2|key1|cnt_20ms [8]),
	.datac(\u2|key1|cnt_20ms [5]),
	.datad(\u2|key1|cnt_20ms [6]),
	.cin(gnd),
	.combout(\u2|key1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key1|Equal1~1 .lut_mask = 16'h0010;
defparam \u2|key1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \u2|key1|Equal1~0 (
// Equation(s):
// \u2|key1|Equal1~0_combout  = (\u2|key1|cnt_20ms [3] & (\u2|key1|cnt_20ms [4] & (\u2|key1|cnt_20ms [1] & \u2|key1|cnt_20ms [2])))

	.dataa(\u2|key1|cnt_20ms [3]),
	.datab(\u2|key1|cnt_20ms [4]),
	.datac(\u2|key1|cnt_20ms [1]),
	.datad(\u2|key1|cnt_20ms [2]),
	.cin(gnd),
	.combout(\u2|key1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key1|Equal1~0 .lut_mask = 16'h8000;
defparam \u2|key1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \u2|key1|Equal1~4 (
// Equation(s):
// \u2|key1|Equal1~4_combout  = (\u2|key1|Equal1~3_combout  & (\u2|key1|Equal1~2_combout  & (\u2|key1|Equal1~1_combout  & \u2|key1|Equal1~0_combout )))

	.dataa(\u2|key1|Equal1~3_combout ),
	.datab(\u2|key1|Equal1~2_combout ),
	.datac(\u2|key1|Equal1~1_combout ),
	.datad(\u2|key1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u2|key1|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key1|Equal1~4 .lut_mask = 16'h8000;
defparam \u2|key1|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \u2|key1|Equal1~5 (
// Equation(s):
// \u2|key1|Equal1~5_combout  = (\u2|key1|cnt_20ms [19] & (\u2|key1|Equal1~4_combout  & (\u2|key1|cnt_20ms [17] & \u2|key1|cnt_20ms [18])))

	.dataa(\u2|key1|cnt_20ms [19]),
	.datab(\u2|key1|Equal1~4_combout ),
	.datac(\u2|key1|cnt_20ms [17]),
	.datad(\u2|key1|cnt_20ms [18]),
	.cin(gnd),
	.combout(\u2|key1|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key1|Equal1~5 .lut_mask = 16'h8000;
defparam \u2|key1|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \u2|key1|Equal1~6 (
// Equation(s):
// \u2|key1|Equal1~6_combout  = (\u2|key1|Equal1~5_combout  & !\u2|key1|cnt_20ms [0])

	.dataa(gnd),
	.datab(\u2|key1|Equal1~5_combout ),
	.datac(gnd),
	.datad(\u2|key1|cnt_20ms [0]),
	.cin(gnd),
	.combout(\u2|key1|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key1|Equal1~6 .lut_mask = 16'h00CC;
defparam \u2|key1|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N9
dffeas \u2|key1|key_flag (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key1|Equal1~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key1|key_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key1|key_flag .is_wysiwyg = "true";
defparam \u2|key1|key_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \u2|threshold[0]~8 (
// Equation(s):
// \u2|threshold[0]~8_combout  = \u2|threshold [0] $ (VCC)
// \u2|threshold[0]~9  = CARRY(\u2|threshold [0])

	.dataa(gnd),
	.datab(\u2|threshold [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|threshold[0]~8_combout ),
	.cout(\u2|threshold[0]~9 ));
// synopsys translate_off
defparam \u2|threshold[0]~8 .lut_mask = 16'h33CC;
defparam \u2|threshold[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \u2|key2|cnt_20ms[0]~20 (
// Equation(s):
// \u2|key2|cnt_20ms[0]~20_combout  = \u2|key2|cnt_20ms [0] $ (VCC)
// \u2|key2|cnt_20ms[0]~21  = CARRY(\u2|key2|cnt_20ms [0])

	.dataa(\u2|key2|cnt_20ms [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|key2|cnt_20ms[0]~20_combout ),
	.cout(\u2|key2|cnt_20ms[0]~21 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[0]~20 .lut_mask = 16'h55AA;
defparam \u2|key2|cnt_20ms[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \s_1~input (
	.i(s_1),
	.ibar(gnd),
	.o(\s_1~input_o ));
// synopsys translate_off
defparam \s_1~input .bus_hold = "false";
defparam \s_1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \s_1~_wirecell (
// Equation(s):
// \s_1~_wirecell_combout  = !\s_1~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\s_1~input_o ),
	.cin(gnd),
	.combout(\s_1~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \s_1~_wirecell .lut_mask = 16'h00FF;
defparam \s_1~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \u2|key2|cnt_20ms[9]~56 (
// Equation(s):
// \u2|key2|cnt_20ms[9]~56_combout  = (\s_1~input_o ) # ((\u2|key2|cnt_20ms [0] & \u2|key2|Equal1~5_combout ))

	.dataa(\u2|key2|cnt_20ms [0]),
	.datab(\u2|key2|Equal1~5_combout ),
	.datac(gnd),
	.datad(\s_1~input_o ),
	.cin(gnd),
	.combout(\u2|key2|cnt_20ms[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key2|cnt_20ms[9]~56 .lut_mask = 16'hFF88;
defparam \u2|key2|cnt_20ms[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N13
dffeas \u2|key2|cnt_20ms[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[0]~20_combout ),
	.asdata(\s_1~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[0] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \u2|key2|cnt_20ms[1]~22 (
// Equation(s):
// \u2|key2|cnt_20ms[1]~22_combout  = (\u2|key2|cnt_20ms [1] & (!\u2|key2|cnt_20ms[0]~21 )) # (!\u2|key2|cnt_20ms [1] & ((\u2|key2|cnt_20ms[0]~21 ) # (GND)))
// \u2|key2|cnt_20ms[1]~23  = CARRY((!\u2|key2|cnt_20ms[0]~21 ) # (!\u2|key2|cnt_20ms [1]))

	.dataa(gnd),
	.datab(\u2|key2|cnt_20ms [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[0]~21 ),
	.combout(\u2|key2|cnt_20ms[1]~22_combout ),
	.cout(\u2|key2|cnt_20ms[1]~23 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[1]~22 .lut_mask = 16'h3C3F;
defparam \u2|key2|cnt_20ms[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N15
dffeas \u2|key2|cnt_20ms[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[1]~22_combout ),
	.asdata(\s_1~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[1] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \u2|key2|cnt_20ms[2]~24 (
// Equation(s):
// \u2|key2|cnt_20ms[2]~24_combout  = (\u2|key2|cnt_20ms [2] & (\u2|key2|cnt_20ms[1]~23  $ (GND))) # (!\u2|key2|cnt_20ms [2] & (!\u2|key2|cnt_20ms[1]~23  & VCC))
// \u2|key2|cnt_20ms[2]~25  = CARRY((\u2|key2|cnt_20ms [2] & !\u2|key2|cnt_20ms[1]~23 ))

	.dataa(gnd),
	.datab(\u2|key2|cnt_20ms [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[1]~23 ),
	.combout(\u2|key2|cnt_20ms[2]~24_combout ),
	.cout(\u2|key2|cnt_20ms[2]~25 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[2]~24 .lut_mask = 16'hC30C;
defparam \u2|key2|cnt_20ms[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N17
dffeas \u2|key2|cnt_20ms[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[2]~24_combout ),
	.asdata(\s_1~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[2] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \u2|key2|cnt_20ms[3]~26 (
// Equation(s):
// \u2|key2|cnt_20ms[3]~26_combout  = (\u2|key2|cnt_20ms [3] & (!\u2|key2|cnt_20ms[2]~25 )) # (!\u2|key2|cnt_20ms [3] & ((\u2|key2|cnt_20ms[2]~25 ) # (GND)))
// \u2|key2|cnt_20ms[3]~27  = CARRY((!\u2|key2|cnt_20ms[2]~25 ) # (!\u2|key2|cnt_20ms [3]))

	.dataa(gnd),
	.datab(\u2|key2|cnt_20ms [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[2]~25 ),
	.combout(\u2|key2|cnt_20ms[3]~26_combout ),
	.cout(\u2|key2|cnt_20ms[3]~27 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[3]~26 .lut_mask = 16'h3C3F;
defparam \u2|key2|cnt_20ms[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N19
dffeas \u2|key2|cnt_20ms[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[3]~26_combout ),
	.asdata(\s_1~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[3] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \u2|key2|cnt_20ms[4]~28 (
// Equation(s):
// \u2|key2|cnt_20ms[4]~28_combout  = (\u2|key2|cnt_20ms [4] & (\u2|key2|cnt_20ms[3]~27  $ (GND))) # (!\u2|key2|cnt_20ms [4] & (!\u2|key2|cnt_20ms[3]~27  & VCC))
// \u2|key2|cnt_20ms[4]~29  = CARRY((\u2|key2|cnt_20ms [4] & !\u2|key2|cnt_20ms[3]~27 ))

	.dataa(\u2|key2|cnt_20ms [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[3]~27 ),
	.combout(\u2|key2|cnt_20ms[4]~28_combout ),
	.cout(\u2|key2|cnt_20ms[4]~29 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[4]~28 .lut_mask = 16'hA50A;
defparam \u2|key2|cnt_20ms[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N21
dffeas \u2|key2|cnt_20ms[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[4]~28_combout ),
	.asdata(\s_1~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[4] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \u2|key2|cnt_20ms[5]~30 (
// Equation(s):
// \u2|key2|cnt_20ms[5]~30_combout  = (\u2|key2|cnt_20ms [5] & (!\u2|key2|cnt_20ms[4]~29 )) # (!\u2|key2|cnt_20ms [5] & ((\u2|key2|cnt_20ms[4]~29 ) # (GND)))
// \u2|key2|cnt_20ms[5]~31  = CARRY((!\u2|key2|cnt_20ms[4]~29 ) # (!\u2|key2|cnt_20ms [5]))

	.dataa(\u2|key2|cnt_20ms [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[4]~29 ),
	.combout(\u2|key2|cnt_20ms[5]~30_combout ),
	.cout(\u2|key2|cnt_20ms[5]~31 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[5]~30 .lut_mask = 16'h5A5F;
defparam \u2|key2|cnt_20ms[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N23
dffeas \u2|key2|cnt_20ms[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[5]~30_combout ),
	.asdata(\s_1~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[5] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \u2|key2|cnt_20ms[6]~32 (
// Equation(s):
// \u2|key2|cnt_20ms[6]~32_combout  = (\u2|key2|cnt_20ms [6] & (\u2|key2|cnt_20ms[5]~31  $ (GND))) # (!\u2|key2|cnt_20ms [6] & (!\u2|key2|cnt_20ms[5]~31  & VCC))
// \u2|key2|cnt_20ms[6]~33  = CARRY((\u2|key2|cnt_20ms [6] & !\u2|key2|cnt_20ms[5]~31 ))

	.dataa(gnd),
	.datab(\u2|key2|cnt_20ms [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[5]~31 ),
	.combout(\u2|key2|cnt_20ms[6]~32_combout ),
	.cout(\u2|key2|cnt_20ms[6]~33 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[6]~32 .lut_mask = 16'hC30C;
defparam \u2|key2|cnt_20ms[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \u2|key2|cnt_20ms[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[6]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[6] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \u2|key2|cnt_20ms[7]~34 (
// Equation(s):
// \u2|key2|cnt_20ms[7]~34_combout  = (\u2|key2|cnt_20ms [7] & (!\u2|key2|cnt_20ms[6]~33 )) # (!\u2|key2|cnt_20ms [7] & ((\u2|key2|cnt_20ms[6]~33 ) # (GND)))
// \u2|key2|cnt_20ms[7]~35  = CARRY((!\u2|key2|cnt_20ms[6]~33 ) # (!\u2|key2|cnt_20ms [7]))

	.dataa(\u2|key2|cnt_20ms [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[6]~33 ),
	.combout(\u2|key2|cnt_20ms[7]~34_combout ),
	.cout(\u2|key2|cnt_20ms[7]~35 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[7]~34 .lut_mask = 16'h5A5F;
defparam \u2|key2|cnt_20ms[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N27
dffeas \u2|key2|cnt_20ms[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[7]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[7] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \u2|key2|cnt_20ms[8]~36 (
// Equation(s):
// \u2|key2|cnt_20ms[8]~36_combout  = (\u2|key2|cnt_20ms [8] & (\u2|key2|cnt_20ms[7]~35  $ (GND))) # (!\u2|key2|cnt_20ms [8] & (!\u2|key2|cnt_20ms[7]~35  & VCC))
// \u2|key2|cnt_20ms[8]~37  = CARRY((\u2|key2|cnt_20ms [8] & !\u2|key2|cnt_20ms[7]~35 ))

	.dataa(gnd),
	.datab(\u2|key2|cnt_20ms [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[7]~35 ),
	.combout(\u2|key2|cnt_20ms[8]~36_combout ),
	.cout(\u2|key2|cnt_20ms[8]~37 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[8]~36 .lut_mask = 16'hC30C;
defparam \u2|key2|cnt_20ms[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N29
dffeas \u2|key2|cnt_20ms[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[8]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[8] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \u2|key2|cnt_20ms[9]~38 (
// Equation(s):
// \u2|key2|cnt_20ms[9]~38_combout  = (\u2|key2|cnt_20ms [9] & (!\u2|key2|cnt_20ms[8]~37 )) # (!\u2|key2|cnt_20ms [9] & ((\u2|key2|cnt_20ms[8]~37 ) # (GND)))
// \u2|key2|cnt_20ms[9]~39  = CARRY((!\u2|key2|cnt_20ms[8]~37 ) # (!\u2|key2|cnt_20ms [9]))

	.dataa(\u2|key2|cnt_20ms [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[8]~37 ),
	.combout(\u2|key2|cnt_20ms[9]~38_combout ),
	.cout(\u2|key2|cnt_20ms[9]~39 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[9]~38 .lut_mask = 16'h5A5F;
defparam \u2|key2|cnt_20ms[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N31
dffeas \u2|key2|cnt_20ms[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[9]~38_combout ),
	.asdata(\s_1~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[9] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \u2|key2|cnt_20ms[10]~40 (
// Equation(s):
// \u2|key2|cnt_20ms[10]~40_combout  = (\u2|key2|cnt_20ms [10] & (\u2|key2|cnt_20ms[9]~39  $ (GND))) # (!\u2|key2|cnt_20ms [10] & (!\u2|key2|cnt_20ms[9]~39  & VCC))
// \u2|key2|cnt_20ms[10]~41  = CARRY((\u2|key2|cnt_20ms [10] & !\u2|key2|cnt_20ms[9]~39 ))

	.dataa(gnd),
	.datab(\u2|key2|cnt_20ms [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[9]~39 ),
	.combout(\u2|key2|cnt_20ms[10]~40_combout ),
	.cout(\u2|key2|cnt_20ms[10]~41 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[10]~40 .lut_mask = 16'hC30C;
defparam \u2|key2|cnt_20ms[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \u2|key2|cnt_20ms[10] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[10]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[10] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \u2|key2|cnt_20ms[11]~42 (
// Equation(s):
// \u2|key2|cnt_20ms[11]~42_combout  = (\u2|key2|cnt_20ms [11] & (!\u2|key2|cnt_20ms[10]~41 )) # (!\u2|key2|cnt_20ms [11] & ((\u2|key2|cnt_20ms[10]~41 ) # (GND)))
// \u2|key2|cnt_20ms[11]~43  = CARRY((!\u2|key2|cnt_20ms[10]~41 ) # (!\u2|key2|cnt_20ms [11]))

	.dataa(gnd),
	.datab(\u2|key2|cnt_20ms [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[10]~41 ),
	.combout(\u2|key2|cnt_20ms[11]~42_combout ),
	.cout(\u2|key2|cnt_20ms[11]~43 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[11]~42 .lut_mask = 16'h3C3F;
defparam \u2|key2|cnt_20ms[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y15_N3
dffeas \u2|key2|cnt_20ms[11] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[11]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[11] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \u2|key2|cnt_20ms[12]~44 (
// Equation(s):
// \u2|key2|cnt_20ms[12]~44_combout  = (\u2|key2|cnt_20ms [12] & (\u2|key2|cnt_20ms[11]~43  $ (GND))) # (!\u2|key2|cnt_20ms [12] & (!\u2|key2|cnt_20ms[11]~43  & VCC))
// \u2|key2|cnt_20ms[12]~45  = CARRY((\u2|key2|cnt_20ms [12] & !\u2|key2|cnt_20ms[11]~43 ))

	.dataa(gnd),
	.datab(\u2|key2|cnt_20ms [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[11]~43 ),
	.combout(\u2|key2|cnt_20ms[12]~44_combout ),
	.cout(\u2|key2|cnt_20ms[12]~45 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[12]~44 .lut_mask = 16'hC30C;
defparam \u2|key2|cnt_20ms[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y15_N5
dffeas \u2|key2|cnt_20ms[12] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[12]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[12] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \u2|key2|cnt_20ms[13]~46 (
// Equation(s):
// \u2|key2|cnt_20ms[13]~46_combout  = (\u2|key2|cnt_20ms [13] & (!\u2|key2|cnt_20ms[12]~45 )) # (!\u2|key2|cnt_20ms [13] & ((\u2|key2|cnt_20ms[12]~45 ) # (GND)))
// \u2|key2|cnt_20ms[13]~47  = CARRY((!\u2|key2|cnt_20ms[12]~45 ) # (!\u2|key2|cnt_20ms [13]))

	.dataa(\u2|key2|cnt_20ms [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[12]~45 ),
	.combout(\u2|key2|cnt_20ms[13]~46_combout ),
	.cout(\u2|key2|cnt_20ms[13]~47 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[13]~46 .lut_mask = 16'h5A5F;
defparam \u2|key2|cnt_20ms[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y15_N7
dffeas \u2|key2|cnt_20ms[13] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[13]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[13] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \u2|key2|cnt_20ms[14]~48 (
// Equation(s):
// \u2|key2|cnt_20ms[14]~48_combout  = (\u2|key2|cnt_20ms [14] & (\u2|key2|cnt_20ms[13]~47  $ (GND))) # (!\u2|key2|cnt_20ms [14] & (!\u2|key2|cnt_20ms[13]~47  & VCC))
// \u2|key2|cnt_20ms[14]~49  = CARRY((\u2|key2|cnt_20ms [14] & !\u2|key2|cnt_20ms[13]~47 ))

	.dataa(gnd),
	.datab(\u2|key2|cnt_20ms [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[13]~47 ),
	.combout(\u2|key2|cnt_20ms[14]~48_combout ),
	.cout(\u2|key2|cnt_20ms[14]~49 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[14]~48 .lut_mask = 16'hC30C;
defparam \u2|key2|cnt_20ms[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y15_N9
dffeas \u2|key2|cnt_20ms[14] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[14]~48_combout ),
	.asdata(\s_1~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[14] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \u2|key2|cnt_20ms[15]~50 (
// Equation(s):
// \u2|key2|cnt_20ms[15]~50_combout  = (\u2|key2|cnt_20ms [15] & (!\u2|key2|cnt_20ms[14]~49 )) # (!\u2|key2|cnt_20ms [15] & ((\u2|key2|cnt_20ms[14]~49 ) # (GND)))
// \u2|key2|cnt_20ms[15]~51  = CARRY((!\u2|key2|cnt_20ms[14]~49 ) # (!\u2|key2|cnt_20ms [15]))

	.dataa(\u2|key2|cnt_20ms [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[14]~49 ),
	.combout(\u2|key2|cnt_20ms[15]~50_combout ),
	.cout(\u2|key2|cnt_20ms[15]~51 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[15]~50 .lut_mask = 16'h5A5F;
defparam \u2|key2|cnt_20ms[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y15_N11
dffeas \u2|key2|cnt_20ms[15] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[15]~50_combout ),
	.asdata(\~GND~combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[15] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \u2|key2|cnt_20ms[16]~52 (
// Equation(s):
// \u2|key2|cnt_20ms[16]~52_combout  = (\u2|key2|cnt_20ms [16] & (\u2|key2|cnt_20ms[15]~51  $ (GND))) # (!\u2|key2|cnt_20ms [16] & (!\u2|key2|cnt_20ms[15]~51  & VCC))
// \u2|key2|cnt_20ms[16]~53  = CARRY((\u2|key2|cnt_20ms [16] & !\u2|key2|cnt_20ms[15]~51 ))

	.dataa(gnd),
	.datab(\u2|key2|cnt_20ms [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[15]~51 ),
	.combout(\u2|key2|cnt_20ms[16]~52_combout ),
	.cout(\u2|key2|cnt_20ms[16]~53 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[16]~52 .lut_mask = 16'hC30C;
defparam \u2|key2|cnt_20ms[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y15_N13
dffeas \u2|key2|cnt_20ms[16] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[16]~52_combout ),
	.asdata(\s_1~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[16] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \u2|key2|Equal1~3 (
// Equation(s):
// \u2|key2|Equal1~3_combout  = (!\u2|key2|cnt_20ms [13] & (\u2|key2|cnt_20ms [16] & (\u2|key2|cnt_20ms [14] & !\u2|key2|cnt_20ms [15])))

	.dataa(\u2|key2|cnt_20ms [13]),
	.datab(\u2|key2|cnt_20ms [16]),
	.datac(\u2|key2|cnt_20ms [14]),
	.datad(\u2|key2|cnt_20ms [15]),
	.cin(gnd),
	.combout(\u2|key2|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key2|Equal1~3 .lut_mask = 16'h0040;
defparam \u2|key2|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \u2|key2|Equal1~2 (
// Equation(s):
// \u2|key2|Equal1~2_combout  = (\u2|key2|cnt_20ms [9] & (!\u2|key2|cnt_20ms [11] & (!\u2|key2|cnt_20ms [12] & !\u2|key2|cnt_20ms [10])))

	.dataa(\u2|key2|cnt_20ms [9]),
	.datab(\u2|key2|cnt_20ms [11]),
	.datac(\u2|key2|cnt_20ms [12]),
	.datad(\u2|key2|cnt_20ms [10]),
	.cin(gnd),
	.combout(\u2|key2|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key2|Equal1~2 .lut_mask = 16'h0002;
defparam \u2|key2|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \u2|key2|Equal1~0 (
// Equation(s):
// \u2|key2|Equal1~0_combout  = (\u2|key2|cnt_20ms [4] & (\u2|key2|cnt_20ms [3] & (\u2|key2|cnt_20ms [1] & \u2|key2|cnt_20ms [2])))

	.dataa(\u2|key2|cnt_20ms [4]),
	.datab(\u2|key2|cnt_20ms [3]),
	.datac(\u2|key2|cnt_20ms [1]),
	.datad(\u2|key2|cnt_20ms [2]),
	.cin(gnd),
	.combout(\u2|key2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key2|Equal1~0 .lut_mask = 16'h8000;
defparam \u2|key2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \u2|key2|Equal1~1 (
// Equation(s):
// \u2|key2|Equal1~1_combout  = (!\u2|key2|cnt_20ms [7] & (!\u2|key2|cnt_20ms [8] & (\u2|key2|cnt_20ms [5] & !\u2|key2|cnt_20ms [6])))

	.dataa(\u2|key2|cnt_20ms [7]),
	.datab(\u2|key2|cnt_20ms [8]),
	.datac(\u2|key2|cnt_20ms [5]),
	.datad(\u2|key2|cnt_20ms [6]),
	.cin(gnd),
	.combout(\u2|key2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key2|Equal1~1 .lut_mask = 16'h0010;
defparam \u2|key2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \u2|key2|Equal1~4 (
// Equation(s):
// \u2|key2|Equal1~4_combout  = (\u2|key2|Equal1~3_combout  & (\u2|key2|Equal1~2_combout  & (\u2|key2|Equal1~0_combout  & \u2|key2|Equal1~1_combout )))

	.dataa(\u2|key2|Equal1~3_combout ),
	.datab(\u2|key2|Equal1~2_combout ),
	.datac(\u2|key2|Equal1~0_combout ),
	.datad(\u2|key2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u2|key2|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key2|Equal1~4 .lut_mask = 16'h8000;
defparam \u2|key2|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \u2|key2|cnt_20ms[17]~54 (
// Equation(s):
// \u2|key2|cnt_20ms[17]~54_combout  = (\u2|key2|cnt_20ms [17] & (!\u2|key2|cnt_20ms[16]~53 )) # (!\u2|key2|cnt_20ms [17] & ((\u2|key2|cnt_20ms[16]~53 ) # (GND)))
// \u2|key2|cnt_20ms[17]~55  = CARRY((!\u2|key2|cnt_20ms[16]~53 ) # (!\u2|key2|cnt_20ms [17]))

	.dataa(gnd),
	.datab(\u2|key2|cnt_20ms [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[16]~53 ),
	.combout(\u2|key2|cnt_20ms[17]~54_combout ),
	.cout(\u2|key2|cnt_20ms[17]~55 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[17]~54 .lut_mask = 16'h3C3F;
defparam \u2|key2|cnt_20ms[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y15_N15
dffeas \u2|key2|cnt_20ms[17] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[17]~54_combout ),
	.asdata(\s_1~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[17] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \u2|key2|cnt_20ms[18]~57 (
// Equation(s):
// \u2|key2|cnt_20ms[18]~57_combout  = (\u2|key2|cnt_20ms [18] & (\u2|key2|cnt_20ms[17]~55  $ (GND))) # (!\u2|key2|cnt_20ms [18] & (!\u2|key2|cnt_20ms[17]~55  & VCC))
// \u2|key2|cnt_20ms[18]~58  = CARRY((\u2|key2|cnt_20ms [18] & !\u2|key2|cnt_20ms[17]~55 ))

	.dataa(gnd),
	.datab(\u2|key2|cnt_20ms [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|key2|cnt_20ms[17]~55 ),
	.combout(\u2|key2|cnt_20ms[18]~57_combout ),
	.cout(\u2|key2|cnt_20ms[18]~58 ));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[18]~57 .lut_mask = 16'hC30C;
defparam \u2|key2|cnt_20ms[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y15_N17
dffeas \u2|key2|cnt_20ms[18] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[18]~57_combout ),
	.asdata(\s_1~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[18] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \u2|key2|cnt_20ms[19]~59 (
// Equation(s):
// \u2|key2|cnt_20ms[19]~59_combout  = \u2|key2|cnt_20ms [19] $ (\u2|key2|cnt_20ms[18]~58 )

	.dataa(gnd),
	.datab(\u2|key2|cnt_20ms [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|key2|cnt_20ms[18]~58 ),
	.combout(\u2|key2|cnt_20ms[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key2|cnt_20ms[19]~59 .lut_mask = 16'h3C3C;
defparam \u2|key2|cnt_20ms[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y15_N19
dffeas \u2|key2|cnt_20ms[19] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|cnt_20ms[19]~59_combout ),
	.asdata(\s_1~_wirecell_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|key2|cnt_20ms[9]~56_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|cnt_20ms [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|cnt_20ms[19] .is_wysiwyg = "true";
defparam \u2|key2|cnt_20ms[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \u2|key2|Equal1~5 (
// Equation(s):
// \u2|key2|Equal1~5_combout  = (\u2|key2|Equal1~4_combout  & (\u2|key2|cnt_20ms [19] & (\u2|key2|cnt_20ms [17] & \u2|key2|cnt_20ms [18])))

	.dataa(\u2|key2|Equal1~4_combout ),
	.datab(\u2|key2|cnt_20ms [19]),
	.datac(\u2|key2|cnt_20ms [17]),
	.datad(\u2|key2|cnt_20ms [18]),
	.cin(gnd),
	.combout(\u2|key2|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key2|Equal1~5 .lut_mask = 16'h8000;
defparam \u2|key2|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \u2|key2|Equal1~6 (
// Equation(s):
// \u2|key2|Equal1~6_combout  = (\u2|key2|Equal1~5_combout  & !\u2|key2|cnt_20ms [0])

	.dataa(gnd),
	.datab(\u2|key2|Equal1~5_combout ),
	.datac(gnd),
	.datad(\u2|key2|cnt_20ms [0]),
	.cin(gnd),
	.combout(\u2|key2|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u2|key2|Equal1~6 .lut_mask = 16'h00CC;
defparam \u2|key2|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N1
dffeas \u2|key2|key_flag (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|key2|Equal1~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|key2|key_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|key2|key_flag .is_wysiwyg = "true";
defparam \u2|key2|key_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \u2|threshold[7]~24 (
// Equation(s):
// \u2|threshold[7]~24_combout  = (\u2|key2|key_flag~q ) # (\u2|key1|key_flag~q )

	.dataa(gnd),
	.datab(\u2|key2|key_flag~q ),
	.datac(gnd),
	.datad(\u2|key1|key_flag~q ),
	.cin(gnd),
	.combout(\u2|threshold[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u2|threshold[7]~24 .lut_mask = 16'hFFCC;
defparam \u2|threshold[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \u2|threshold[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|threshold[0]~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|threshold[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|threshold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|threshold[0] .is_wysiwyg = "true";
defparam \u2|threshold[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \u2|threshold[1]~10 (
// Equation(s):
// \u2|threshold[1]~10_combout  = (\u2|key1|key_flag~q  & ((\u2|threshold [1] & (!\u2|threshold[0]~9 )) # (!\u2|threshold [1] & ((\u2|threshold[0]~9 ) # (GND))))) # (!\u2|key1|key_flag~q  & ((\u2|threshold [1] & (\u2|threshold[0]~9  & VCC)) # (!\u2|threshold 
// [1] & (!\u2|threshold[0]~9 ))))
// \u2|threshold[1]~11  = CARRY((\u2|key1|key_flag~q  & ((!\u2|threshold[0]~9 ) # (!\u2|threshold [1]))) # (!\u2|key1|key_flag~q  & (!\u2|threshold [1] & !\u2|threshold[0]~9 )))

	.dataa(\u2|key1|key_flag~q ),
	.datab(\u2|threshold [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|threshold[0]~9 ),
	.combout(\u2|threshold[1]~10_combout ),
	.cout(\u2|threshold[1]~11 ));
// synopsys translate_off
defparam \u2|threshold[1]~10 .lut_mask = 16'h692B;
defparam \u2|threshold[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \u2|threshold[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|threshold[1]~10_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|threshold[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|threshold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|threshold[1] .is_wysiwyg = "true";
defparam \u2|threshold[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \u2|threshold[2]~12 (
// Equation(s):
// \u2|threshold[2]~12_combout  = (\u2|key1|key_flag~q  & ((\u2|threshold [2] & (\u2|threshold[1]~11  & VCC)) # (!\u2|threshold [2] & (!\u2|threshold[1]~11 )))) # (!\u2|key1|key_flag~q  & ((\u2|threshold [2] & (!\u2|threshold[1]~11 )) # (!\u2|threshold [2] & 
// ((\u2|threshold[1]~11 ) # (GND)))))
// \u2|threshold[2]~13  = CARRY((\u2|key1|key_flag~q  & (!\u2|threshold [2] & !\u2|threshold[1]~11 )) # (!\u2|key1|key_flag~q  & ((!\u2|threshold[1]~11 ) # (!\u2|threshold [2]))))

	.dataa(\u2|key1|key_flag~q ),
	.datab(\u2|threshold [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|threshold[1]~11 ),
	.combout(\u2|threshold[2]~12_combout ),
	.cout(\u2|threshold[2]~13 ));
// synopsys translate_off
defparam \u2|threshold[2]~12 .lut_mask = 16'h9617;
defparam \u2|threshold[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y19_N19
dffeas \u2|threshold[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|threshold[2]~12_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|threshold[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|threshold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|threshold[2] .is_wysiwyg = "true";
defparam \u2|threshold[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneive_lcell_comb \u2|threshold[3]~14 (
// Equation(s):
// \u2|threshold[3]~14_combout  = ((\u2|key1|key_flag~q  $ (\u2|threshold [3] $ (!\u2|threshold[2]~13 )))) # (GND)
// \u2|threshold[3]~15  = CARRY((\u2|key1|key_flag~q  & ((\u2|threshold [3]) # (!\u2|threshold[2]~13 ))) # (!\u2|key1|key_flag~q  & (\u2|threshold [3] & !\u2|threshold[2]~13 )))

	.dataa(\u2|key1|key_flag~q ),
	.datab(\u2|threshold [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|threshold[2]~13 ),
	.combout(\u2|threshold[3]~14_combout ),
	.cout(\u2|threshold[3]~15 ));
// synopsys translate_off
defparam \u2|threshold[3]~14 .lut_mask = 16'h698E;
defparam \u2|threshold[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y19_N21
dffeas \u2|threshold[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|threshold[3]~14_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|threshold[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|threshold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|threshold[3] .is_wysiwyg = "true";
defparam \u2|threshold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \u2|threshold[4]~16 (
// Equation(s):
// \u2|threshold[4]~16_combout  = ((\u2|threshold [4] $ (\u2|key1|key_flag~q  $ (\u2|threshold[3]~15 )))) # (GND)
// \u2|threshold[4]~17  = CARRY((\u2|threshold [4] & ((!\u2|threshold[3]~15 ) # (!\u2|key1|key_flag~q ))) # (!\u2|threshold [4] & (!\u2|key1|key_flag~q  & !\u2|threshold[3]~15 )))

	.dataa(\u2|threshold [4]),
	.datab(\u2|key1|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|threshold[3]~15 ),
	.combout(\u2|threshold[4]~16_combout ),
	.cout(\u2|threshold[4]~17 ));
// synopsys translate_off
defparam \u2|threshold[4]~16 .lut_mask = 16'h962B;
defparam \u2|threshold[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \u2|threshold[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|threshold[4]~16_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|threshold[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|threshold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|threshold[4] .is_wysiwyg = "true";
defparam \u2|threshold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \u2|threshold[5]~18 (
// Equation(s):
// \u2|threshold[5]~18_combout  = (\u2|key1|key_flag~q  & ((\u2|threshold [5] & (!\u2|threshold[4]~17 )) # (!\u2|threshold [5] & ((\u2|threshold[4]~17 ) # (GND))))) # (!\u2|key1|key_flag~q  & ((\u2|threshold [5] & (\u2|threshold[4]~17  & VCC)) # 
// (!\u2|threshold [5] & (!\u2|threshold[4]~17 ))))
// \u2|threshold[5]~19  = CARRY((\u2|key1|key_flag~q  & ((!\u2|threshold[4]~17 ) # (!\u2|threshold [5]))) # (!\u2|key1|key_flag~q  & (!\u2|threshold [5] & !\u2|threshold[4]~17 )))

	.dataa(\u2|key1|key_flag~q ),
	.datab(\u2|threshold [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|threshold[4]~17 ),
	.combout(\u2|threshold[5]~18_combout ),
	.cout(\u2|threshold[5]~19 ));
// synopsys translate_off
defparam \u2|threshold[5]~18 .lut_mask = 16'h692B;
defparam \u2|threshold[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \u2|threshold[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|threshold[5]~18_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|threshold[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|threshold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|threshold[5] .is_wysiwyg = "true";
defparam \u2|threshold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \u2|threshold[6]~20 (
// Equation(s):
// \u2|threshold[6]~20_combout  = ((\u2|threshold [6] $ (\u2|key1|key_flag~q  $ (\u2|threshold[5]~19 )))) # (GND)
// \u2|threshold[6]~21  = CARRY((\u2|threshold [6] & ((!\u2|threshold[5]~19 ) # (!\u2|key1|key_flag~q ))) # (!\u2|threshold [6] & (!\u2|key1|key_flag~q  & !\u2|threshold[5]~19 )))

	.dataa(\u2|threshold [6]),
	.datab(\u2|key1|key_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|threshold[5]~19 ),
	.combout(\u2|threshold[6]~20_combout ),
	.cout(\u2|threshold[6]~21 ));
// synopsys translate_off
defparam \u2|threshold[6]~20 .lut_mask = 16'h962B;
defparam \u2|threshold[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \u2|threshold[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|threshold[6]~20_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|threshold[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|threshold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|threshold[6] .is_wysiwyg = "true";
defparam \u2|threshold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \u2|threshold[7]~22 (
// Equation(s):
// \u2|threshold[7]~22_combout  = \u2|threshold [7] $ (\u2|threshold[6]~21  $ (!\u2|key1|key_flag~q ))

	.dataa(gnd),
	.datab(\u2|threshold [7]),
	.datac(gnd),
	.datad(\u2|key1|key_flag~q ),
	.cin(\u2|threshold[6]~21 ),
	.combout(\u2|threshold[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u2|threshold[7]~22 .lut_mask = 16'h3CC3;
defparam \u2|threshold[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \u2|threshold[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|threshold[7]~22_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|threshold[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|threshold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|threshold[7] .is_wysiwyg = "true";
defparam \u2|threshold[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \u2|gxy[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gxy[6]~17_combout ),
	.asdata(\u2|Add15~12_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|always20~0_combout ),
	.ena(\u2|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gxy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gxy[6] .is_wysiwyg = "true";
defparam \u2|gxy[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \u2|gxy[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gxy[5]~15_combout ),
	.asdata(\u2|Add15~10_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|always20~0_combout ),
	.ena(\u2|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gxy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gxy[5] .is_wysiwyg = "true";
defparam \u2|gxy[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \u2|gxy[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gxy[4]~13_combout ),
	.asdata(\u2|Add15~8_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|always20~0_combout ),
	.ena(\u2|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gxy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gxy[4] .is_wysiwyg = "true";
defparam \u2|gxy[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \u2|gxy[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gxy[3]~11_combout ),
	.asdata(\u2|Add15~6_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|always20~0_combout ),
	.ena(\u2|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gxy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gxy[3] .is_wysiwyg = "true";
defparam \u2|gxy[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \u2|gxy[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gxy[2]~9_combout ),
	.asdata(\u2|Add15~4_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|always20~0_combout ),
	.ena(\u2|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gxy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gxy[2] .is_wysiwyg = "true";
defparam \u2|gxy[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \u2|gxy[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gxy[1]~7_combout ),
	.asdata(\u2|Add15~2_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u2|always20~0_combout ),
	.ena(\u2|gxy_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gxy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gxy[1] .is_wysiwyg = "true";
defparam \u2|gxy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \u2|gxy[0]~21 (
// Equation(s):
// \u2|gxy[0]~21_combout  = (\u2|gxy_flag~q  & ((\u2|gx [8] & ((\u2|Add18~0_combout ))) # (!\u2|gx [8] & (\u2|Add15~0_combout ))))

	.dataa(\u2|gxy_flag~q ),
	.datab(\u2|Add15~0_combout ),
	.datac(\u2|Add18~0_combout ),
	.datad(\u2|gx [8]),
	.cin(gnd),
	.combout(\u2|gxy[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u2|gxy[0]~21 .lut_mask = 16'hA088;
defparam \u2|gxy[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \u2|gxy[0]~22 (
// Equation(s):
// \u2|gxy[0]~22_combout  = (\u2|gxy[0]~21_combout ) # ((!\u2|gxy_flag~q  & \u2|gxy [0]))

	.dataa(gnd),
	.datab(\u2|gxy_flag~q ),
	.datac(\u2|gxy [0]),
	.datad(\u2|gxy[0]~21_combout ),
	.cin(gnd),
	.combout(\u2|gxy[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u2|gxy[0]~22 .lut_mask = 16'hFF30;
defparam \u2|gxy[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \u2|gxy[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|gxy[0]~22_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|gxy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|gxy[0] .is_wysiwyg = "true";
defparam \u2|gxy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \u2|LessThan6~1 (
// Equation(s):
// \u2|LessThan6~1_cout  = CARRY((\u2|threshold [0] & !\u2|gxy [0]))

	.dataa(\u2|threshold [0]),
	.datab(\u2|gxy [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u2|LessThan6~1_cout ));
// synopsys translate_off
defparam \u2|LessThan6~1 .lut_mask = 16'h0022;
defparam \u2|LessThan6~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \u2|LessThan6~3 (
// Equation(s):
// \u2|LessThan6~3_cout  = CARRY((\u2|threshold [1] & (\u2|gxy [1] & !\u2|LessThan6~1_cout )) # (!\u2|threshold [1] & ((\u2|gxy [1]) # (!\u2|LessThan6~1_cout ))))

	.dataa(\u2|threshold [1]),
	.datab(\u2|gxy [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|LessThan6~1_cout ),
	.combout(),
	.cout(\u2|LessThan6~3_cout ));
// synopsys translate_off
defparam \u2|LessThan6~3 .lut_mask = 16'h004D;
defparam \u2|LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \u2|LessThan6~5 (
// Equation(s):
// \u2|LessThan6~5_cout  = CARRY((\u2|threshold [2] & (!\u2|gxy [2] & !\u2|LessThan6~3_cout )) # (!\u2|threshold [2] & ((!\u2|LessThan6~3_cout ) # (!\u2|gxy [2]))))

	.dataa(\u2|threshold [2]),
	.datab(\u2|gxy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|LessThan6~3_cout ),
	.combout(),
	.cout(\u2|LessThan6~5_cout ));
// synopsys translate_off
defparam \u2|LessThan6~5 .lut_mask = 16'h0017;
defparam \u2|LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \u2|LessThan6~7 (
// Equation(s):
// \u2|LessThan6~7_cout  = CARRY((\u2|threshold [3] & ((\u2|gxy [3]) # (!\u2|LessThan6~5_cout ))) # (!\u2|threshold [3] & (\u2|gxy [3] & !\u2|LessThan6~5_cout )))

	.dataa(\u2|threshold [3]),
	.datab(\u2|gxy [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|LessThan6~5_cout ),
	.combout(),
	.cout(\u2|LessThan6~7_cout ));
// synopsys translate_off
defparam \u2|LessThan6~7 .lut_mask = 16'h008E;
defparam \u2|LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \u2|LessThan6~9 (
// Equation(s):
// \u2|LessThan6~9_cout  = CARRY((\u2|gxy [4] & (\u2|threshold [4] & !\u2|LessThan6~7_cout )) # (!\u2|gxy [4] & ((\u2|threshold [4]) # (!\u2|LessThan6~7_cout ))))

	.dataa(\u2|gxy [4]),
	.datab(\u2|threshold [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|LessThan6~7_cout ),
	.combout(),
	.cout(\u2|LessThan6~9_cout ));
// synopsys translate_off
defparam \u2|LessThan6~9 .lut_mask = 16'h004D;
defparam \u2|LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \u2|LessThan6~11 (
// Equation(s):
// \u2|LessThan6~11_cout  = CARRY((\u2|threshold [5] & (\u2|gxy [5] & !\u2|LessThan6~9_cout )) # (!\u2|threshold [5] & ((\u2|gxy [5]) # (!\u2|LessThan6~9_cout ))))

	.dataa(\u2|threshold [5]),
	.datab(\u2|gxy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|LessThan6~9_cout ),
	.combout(),
	.cout(\u2|LessThan6~11_cout ));
// synopsys translate_off
defparam \u2|LessThan6~11 .lut_mask = 16'h004D;
defparam \u2|LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \u2|LessThan6~13 (
// Equation(s):
// \u2|LessThan6~13_cout  = CARRY((\u2|gxy [6] & (\u2|threshold [6] & !\u2|LessThan6~11_cout )) # (!\u2|gxy [6] & ((\u2|threshold [6]) # (!\u2|LessThan6~11_cout ))))

	.dataa(\u2|gxy [6]),
	.datab(\u2|threshold [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|LessThan6~11_cout ),
	.combout(),
	.cout(\u2|LessThan6~13_cout ));
// synopsys translate_off
defparam \u2|LessThan6~13 .lut_mask = 16'h004D;
defparam \u2|LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \u2|LessThan6~14 (
// Equation(s):
// \u2|LessThan6~14_combout  = (\u2|gxy [7] & (\u2|LessThan6~13_cout  & \u2|threshold [7])) # (!\u2|gxy [7] & ((\u2|LessThan6~13_cout ) # (\u2|threshold [7])))

	.dataa(gnd),
	.datab(\u2|gxy [7]),
	.datac(gnd),
	.datad(\u2|threshold [7]),
	.cin(\u2|LessThan6~13_cout ),
	.combout(\u2|LessThan6~14_combout ),
	.cout());
// synopsys translate_off
defparam \u2|LessThan6~14 .lut_mask = 16'hF330;
defparam \u2|LessThan6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \u2|data_out[7]~0 (
// Equation(s):
// \u2|data_out[7]~0_combout  = (\u2|compare_flag~q  & (\u2|LessThan6~14_combout )) # (!\u2|compare_flag~q  & ((\u2|data_out [7])))

	.dataa(\u2|LessThan6~14_combout ),
	.datab(\u2|compare_flag~q ),
	.datac(\u2|data_out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2|data_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|data_out[7]~0 .lut_mask = 16'hB8B8;
defparam \u2|data_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \u2|data_out[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u2|data_out[7]~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|data_out[7] .is_wysiwyg = "true";
defparam \u2|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \u5|tx~0 (
// Equation(s):
// \u5|tx~0_combout  = (\u5|bit_cnt [3] & ((\u5|bit_cnt [0]) # ((\u2|data_out [7]) # (!\u5|always0~0_combout )))) # (!\u5|bit_cnt [3] & (\u2|data_out [7] & ((\u5|bit_cnt [0]) # (!\u5|always0~0_combout ))))

	.dataa(\u5|bit_cnt [3]),
	.datab(\u5|bit_cnt [0]),
	.datac(\u2|data_out [7]),
	.datad(\u5|always0~0_combout ),
	.cin(gnd),
	.combout(\u5|tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|tx~0 .lut_mask = 16'hE8FA;
defparam \u5|tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \u5|tx~1 (
// Equation(s):
// \u5|tx~1_combout  = (\u5|bit_flag~q  & ((!\u5|tx~0_combout ))) # (!\u5|bit_flag~q  & (\u5|tx~q ))

	.dataa(\u5|bit_flag~q ),
	.datab(gnd),
	.datac(\u5|tx~q ),
	.datad(\u5|tx~0_combout ),
	.cin(gnd),
	.combout(\u5|tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \u5|tx~1 .lut_mask = 16'h50FA;
defparam \u5|tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \u5|tx (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u5|tx~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u5|tx .is_wysiwyg = "true";
defparam \u5|tx .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \u3|Add0~0 (
// Equation(s):
// \u3|Add0~0_combout  = \u3|h_cnt [0] $ (VCC)
// \u3|Add0~1  = CARRY(\u3|h_cnt [0])

	.dataa(\u3|h_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|Add0~0_combout ),
	.cout(\u3|Add0~1 ));
// synopsys translate_off
defparam \u3|Add0~0 .lut_mask = 16'h55AA;
defparam \u3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \u3|h_cnt[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u3|Add0~0_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|h_cnt[0] .is_wysiwyg = "true";
defparam \u3|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \u3|Add0~2 (
// Equation(s):
// \u3|Add0~2_combout  = (\u3|h_cnt [1] & (!\u3|Add0~1 )) # (!\u3|h_cnt [1] & ((\u3|Add0~1 ) # (GND)))
// \u3|Add0~3  = CARRY((!\u3|Add0~1 ) # (!\u3|h_cnt [1]))

	.dataa(\u3|h_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add0~1 ),
	.combout(\u3|Add0~2_combout ),
	.cout(\u3|Add0~3 ));
// synopsys translate_off
defparam \u3|Add0~2 .lut_mask = 16'h5A5F;
defparam \u3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \u3|h_cnt[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u3|Add0~2_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|h_cnt[1] .is_wysiwyg = "true";
defparam \u3|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \u3|Add0~4 (
// Equation(s):
// \u3|Add0~4_combout  = (\u3|h_cnt [2] & (\u3|Add0~3  $ (GND))) # (!\u3|h_cnt [2] & (!\u3|Add0~3  & VCC))
// \u3|Add0~5  = CARRY((\u3|h_cnt [2] & !\u3|Add0~3 ))

	.dataa(\u3|h_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add0~3 ),
	.combout(\u3|Add0~4_combout ),
	.cout(\u3|Add0~5 ));
// synopsys translate_off
defparam \u3|Add0~4 .lut_mask = 16'hA50A;
defparam \u3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \u3|h_cnt[2]~feeder (
// Equation(s):
// \u3|h_cnt[2]~feeder_combout  = \u3|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u3|Add0~4_combout ),
	.cin(gnd),
	.combout(\u3|h_cnt[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|h_cnt[2]~feeder .lut_mask = 16'hFF00;
defparam \u3|h_cnt[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \u3|h_cnt[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|h_cnt[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|h_cnt[2] .is_wysiwyg = "true";
defparam \u3|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \u3|Add0~6 (
// Equation(s):
// \u3|Add0~6_combout  = (\u3|h_cnt [3] & (!\u3|Add0~5 )) # (!\u3|h_cnt [3] & ((\u3|Add0~5 ) # (GND)))
// \u3|Add0~7  = CARRY((!\u3|Add0~5 ) # (!\u3|h_cnt [3]))

	.dataa(gnd),
	.datab(\u3|h_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add0~5 ),
	.combout(\u3|Add0~6_combout ),
	.cout(\u3|Add0~7 ));
// synopsys translate_off
defparam \u3|Add0~6 .lut_mask = 16'h3C3F;
defparam \u3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \u3|h_cnt[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u3|Add0~6_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|h_cnt[3] .is_wysiwyg = "true";
defparam \u3|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \u3|Add0~14 (
// Equation(s):
// \u3|Add0~14_combout  = (\u3|h_cnt [7] & (!\u3|Add0~13 )) # (!\u3|h_cnt [7] & ((\u3|Add0~13 ) # (GND)))
// \u3|Add0~15  = CARRY((!\u3|Add0~13 ) # (!\u3|h_cnt [7]))

	.dataa(\u3|h_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add0~13 ),
	.combout(\u3|Add0~14_combout ),
	.cout(\u3|Add0~15 ));
// synopsys translate_off
defparam \u3|Add0~14 .lut_mask = 16'h5A5F;
defparam \u3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \u3|Add0~16 (
// Equation(s):
// \u3|Add0~16_combout  = (\u3|h_cnt [8] & (\u3|Add0~15  $ (GND))) # (!\u3|h_cnt [8] & (!\u3|Add0~15  & VCC))
// \u3|Add0~17  = CARRY((\u3|h_cnt [8] & !\u3|Add0~15 ))

	.dataa(\u3|h_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add0~15 ),
	.combout(\u3|Add0~16_combout ),
	.cout(\u3|Add0~17 ));
// synopsys translate_off
defparam \u3|Add0~16 .lut_mask = 16'hA50A;
defparam \u3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \u3|h_cnt~2 (
// Equation(s):
// \u3|h_cnt~2_combout  = (!\u3|Equal0~2_combout  & \u3|Add0~16_combout )

	.dataa(gnd),
	.datab(\u3|Equal0~2_combout ),
	.datac(\u3|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|h_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|h_cnt~2 .lut_mask = 16'h3030;
defparam \u3|h_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \u3|h_cnt[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|h_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|h_cnt[8] .is_wysiwyg = "true";
defparam \u3|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \u3|Add0~18 (
// Equation(s):
// \u3|Add0~18_combout  = \u3|Add0~17  $ (\u3|h_cnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u3|h_cnt [9]),
	.cin(\u3|Add0~17 ),
	.combout(\u3|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Add0~18 .lut_mask = 16'h0FF0;
defparam \u3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \u3|h_cnt~1 (
// Equation(s):
// \u3|h_cnt~1_combout  = (!\u3|Equal0~2_combout  & \u3|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u3|Equal0~2_combout ),
	.datad(\u3|Add0~18_combout ),
	.cin(gnd),
	.combout(\u3|h_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|h_cnt~1 .lut_mask = 16'h0F00;
defparam \u3|h_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \u3|h_cnt[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|h_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|h_cnt[9] .is_wysiwyg = "true";
defparam \u3|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \u3|Equal0~1 (
// Equation(s):
// \u3|Equal0~1_combout  = (\u3|h_cnt [3] & (\u3|h_cnt [2] & (\u3|h_cnt [9] & \u3|h_cnt [8])))

	.dataa(\u3|h_cnt [3]),
	.datab(\u3|h_cnt [2]),
	.datac(\u3|h_cnt [9]),
	.datad(\u3|h_cnt [8]),
	.cin(gnd),
	.combout(\u3|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal0~1 .lut_mask = 16'h8000;
defparam \u3|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \u3|Add0~8 (
// Equation(s):
// \u3|Add0~8_combout  = (\u3|h_cnt [4] & (\u3|Add0~7  $ (GND))) # (!\u3|h_cnt [4] & (!\u3|Add0~7  & VCC))
// \u3|Add0~9  = CARRY((\u3|h_cnt [4] & !\u3|Add0~7 ))

	.dataa(gnd),
	.datab(\u3|h_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add0~7 ),
	.combout(\u3|Add0~8_combout ),
	.cout(\u3|Add0~9 ));
// synopsys translate_off
defparam \u3|Add0~8 .lut_mask = 16'hC30C;
defparam \u3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \u3|h_cnt[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|h_cnt[4] .is_wysiwyg = "true";
defparam \u3|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \u3|Equal0~0 (
// Equation(s):
// \u3|Equal0~0_combout  = (!\u3|h_cnt [6] & (!\u3|h_cnt [7] & (!\u3|h_cnt [5] & \u3|h_cnt [4])))

	.dataa(\u3|h_cnt [6]),
	.datab(\u3|h_cnt [7]),
	.datac(\u3|h_cnt [5]),
	.datad(\u3|h_cnt [4]),
	.cin(gnd),
	.combout(\u3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal0~0 .lut_mask = 16'h0100;
defparam \u3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \u3|Equal0~2 (
// Equation(s):
// \u3|Equal0~2_combout  = (\u3|h_cnt [1] & (\u3|h_cnt [0] & (\u3|Equal0~1_combout  & \u3|Equal0~0_combout )))

	.dataa(\u3|h_cnt [1]),
	.datab(\u3|h_cnt [0]),
	.datac(\u3|Equal0~1_combout ),
	.datad(\u3|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u3|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal0~2 .lut_mask = 16'h8000;
defparam \u3|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \u3|Add0~10 (
// Equation(s):
// \u3|Add0~10_combout  = (\u3|h_cnt [5] & (!\u3|Add0~9 )) # (!\u3|h_cnt [5] & ((\u3|Add0~9 ) # (GND)))
// \u3|Add0~11  = CARRY((!\u3|Add0~9 ) # (!\u3|h_cnt [5]))

	.dataa(gnd),
	.datab(\u3|h_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add0~9 ),
	.combout(\u3|Add0~10_combout ),
	.cout(\u3|Add0~11 ));
// synopsys translate_off
defparam \u3|Add0~10 .lut_mask = 16'h3C3F;
defparam \u3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \u3|h_cnt~0 (
// Equation(s):
// \u3|h_cnt~0_combout  = (!\u3|Equal0~2_combout  & \u3|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u3|Equal0~2_combout ),
	.datad(\u3|Add0~10_combout ),
	.cin(gnd),
	.combout(\u3|h_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|h_cnt~0 .lut_mask = 16'h0F00;
defparam \u3|h_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \u3|h_cnt[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|h_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|h_cnt[5] .is_wysiwyg = "true";
defparam \u3|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \u3|Add0~12 (
// Equation(s):
// \u3|Add0~12_combout  = (\u3|h_cnt [6] & (\u3|Add0~11  $ (GND))) # (!\u3|h_cnt [6] & (!\u3|Add0~11  & VCC))
// \u3|Add0~13  = CARRY((\u3|h_cnt [6] & !\u3|Add0~11 ))

	.dataa(\u3|h_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add0~11 ),
	.combout(\u3|Add0~12_combout ),
	.cout(\u3|Add0~13 ));
// synopsys translate_off
defparam \u3|Add0~12 .lut_mask = 16'hA50A;
defparam \u3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \u3|h_cnt[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|h_cnt[6] .is_wysiwyg = "true";
defparam \u3|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \u3|h_cnt[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|h_cnt[7] .is_wysiwyg = "true";
defparam \u3|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \u3|LessThan5~0 (
// Equation(s):
// \u3|LessThan5~0_combout  = (!\u3|h_cnt [9] & (!\u3|h_cnt [8] & ((!\u3|h_cnt [6]) # (!\u3|h_cnt [5]))))

	.dataa(\u3|h_cnt [9]),
	.datab(\u3|h_cnt [8]),
	.datac(\u3|h_cnt [5]),
	.datad(\u3|h_cnt [6]),
	.cin(gnd),
	.combout(\u3|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan5~0 .lut_mask = 16'h0111;
defparam \u3|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \u3|LessThan5~1 (
// Equation(s):
// \u3|LessThan5~1_combout  = (!\u3|h_cnt [7] & \u3|LessThan5~0_combout )

	.dataa(\u3|h_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u3|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\u3|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan5~1 .lut_mask = 16'h5500;
defparam \u3|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \u3|Add1~12 (
// Equation(s):
// \u3|Add1~12_combout  = (\u3|v_cnt [6] & (\u3|Add1~11  $ (GND))) # (!\u3|v_cnt [6] & (!\u3|Add1~11  & VCC))
// \u3|Add1~13  = CARRY((\u3|v_cnt [6] & !\u3|Add1~11 ))

	.dataa(\u3|v_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add1~11 ),
	.combout(\u3|Add1~12_combout ),
	.cout(\u3|Add1~13 ));
// synopsys translate_off
defparam \u3|Add1~12 .lut_mask = 16'hA50A;
defparam \u3|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \u3|Add1~14 (
// Equation(s):
// \u3|Add1~14_combout  = (\u3|v_cnt [7] & (!\u3|Add1~13 )) # (!\u3|v_cnt [7] & ((\u3|Add1~13 ) # (GND)))
// \u3|Add1~15  = CARRY((!\u3|Add1~13 ) # (!\u3|v_cnt [7]))

	.dataa(gnd),
	.datab(\u3|v_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add1~13 ),
	.combout(\u3|Add1~14_combout ),
	.cout(\u3|Add1~15 ));
// synopsys translate_off
defparam \u3|Add1~14 .lut_mask = 16'h3C3F;
defparam \u3|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \u3|v_cnt[7]~4 (
// Equation(s):
// \u3|v_cnt[7]~4_combout  = (\u3|Equal0~2_combout  & (\u3|Add1~14_combout  & (!\u3|always1~2_combout ))) # (!\u3|Equal0~2_combout  & (((\u3|v_cnt [7]))))

	.dataa(\u3|Add1~14_combout ),
	.datab(\u3|always1~2_combout ),
	.datac(\u3|v_cnt [7]),
	.datad(\u3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u3|v_cnt[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u3|v_cnt[7]~4 .lut_mask = 16'h22F0;
defparam \u3|v_cnt[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \u3|v_cnt[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|v_cnt[7]~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|v_cnt[7] .is_wysiwyg = "true";
defparam \u3|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \u3|Add1~16 (
// Equation(s):
// \u3|Add1~16_combout  = (\u3|v_cnt [8] & (\u3|Add1~15  $ (GND))) # (!\u3|v_cnt [8] & (!\u3|Add1~15  & VCC))
// \u3|Add1~17  = CARRY((\u3|v_cnt [8] & !\u3|Add1~15 ))

	.dataa(gnd),
	.datab(\u3|v_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add1~15 ),
	.combout(\u3|Add1~16_combout ),
	.cout(\u3|Add1~17 ));
// synopsys translate_off
defparam \u3|Add1~16 .lut_mask = 16'hC30C;
defparam \u3|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \u3|v_cnt[8]~3 (
// Equation(s):
// \u3|v_cnt[8]~3_combout  = (\u3|Equal0~2_combout  & (!\u3|always1~2_combout  & (\u3|Add1~16_combout ))) # (!\u3|Equal0~2_combout  & (((\u3|v_cnt [8]))))

	.dataa(\u3|always1~2_combout ),
	.datab(\u3|Add1~16_combout ),
	.datac(\u3|v_cnt [8]),
	.datad(\u3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u3|v_cnt[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|v_cnt[8]~3 .lut_mask = 16'h44F0;
defparam \u3|v_cnt[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \u3|v_cnt[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|v_cnt[8]~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|v_cnt[8] .is_wysiwyg = "true";
defparam \u3|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \u3|Add1~18 (
// Equation(s):
// \u3|Add1~18_combout  = \u3|Add1~17  $ (\u3|v_cnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u3|v_cnt [9]),
	.cin(\u3|Add1~17 ),
	.combout(\u3|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Add1~18 .lut_mask = 16'h0FF0;
defparam \u3|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \u3|v_cnt[9]~1 (
// Equation(s):
// \u3|v_cnt[9]~1_combout  = (\u3|Equal0~2_combout  & (\u3|Add1~18_combout  & (!\u3|always1~2_combout ))) # (!\u3|Equal0~2_combout  & (((\u3|v_cnt [9]))))

	.dataa(\u3|Add1~18_combout ),
	.datab(\u3|always1~2_combout ),
	.datac(\u3|v_cnt [9]),
	.datad(\u3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u3|v_cnt[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|v_cnt[9]~1 .lut_mask = 16'h22F0;
defparam \u3|v_cnt[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas \u3|v_cnt[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|v_cnt[9]~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|v_cnt[9] .is_wysiwyg = "true";
defparam \u3|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \u3|always1~1 (
// Equation(s):
// \u3|always1~1_combout  = (!\u3|v_cnt [4] & (\u3|v_cnt [3] & (\u3|v_cnt [9] & \u3|v_cnt [2])))

	.dataa(\u3|v_cnt [4]),
	.datab(\u3|v_cnt [3]),
	.datac(\u3|v_cnt [9]),
	.datad(\u3|v_cnt [2]),
	.cin(gnd),
	.combout(\u3|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|always1~1 .lut_mask = 16'h4000;
defparam \u3|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \u3|Add1~0 (
// Equation(s):
// \u3|Add1~0_combout  = \u3|v_cnt [0] $ (VCC)
// \u3|Add1~1  = CARRY(\u3|v_cnt [0])

	.dataa(\u3|v_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|Add1~0_combout ),
	.cout(\u3|Add1~1 ));
// synopsys translate_off
defparam \u3|Add1~0 .lut_mask = 16'h55AA;
defparam \u3|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \u3|v_cnt[0]~9 (
// Equation(s):
// \u3|v_cnt[0]~9_combout  = (\u3|Equal0~2_combout  & (\u3|Add1~0_combout  & (!\u3|always1~2_combout ))) # (!\u3|Equal0~2_combout  & (((\u3|v_cnt [0]))))

	.dataa(\u3|Add1~0_combout ),
	.datab(\u3|always1~2_combout ),
	.datac(\u3|v_cnt [0]),
	.datad(\u3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u3|v_cnt[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u3|v_cnt[0]~9 .lut_mask = 16'h22F0;
defparam \u3|v_cnt[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N3
dffeas \u3|v_cnt[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|v_cnt[0]~9_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|v_cnt[0] .is_wysiwyg = "true";
defparam \u3|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \u3|always1~2 (
// Equation(s):
// \u3|always1~2_combout  = (\u3|always1~0_combout  & (\u3|always1~1_combout  & (!\u3|v_cnt [1] & !\u3|v_cnt [0])))

	.dataa(\u3|always1~0_combout ),
	.datab(\u3|always1~1_combout ),
	.datac(\u3|v_cnt [1]),
	.datad(\u3|v_cnt [0]),
	.cin(gnd),
	.combout(\u3|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|always1~2 .lut_mask = 16'h0008;
defparam \u3|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \u3|Add1~2 (
// Equation(s):
// \u3|Add1~2_combout  = (\u3|v_cnt [1] & (!\u3|Add1~1 )) # (!\u3|v_cnt [1] & ((\u3|Add1~1 ) # (GND)))
// \u3|Add1~3  = CARRY((!\u3|Add1~1 ) # (!\u3|v_cnt [1]))

	.dataa(\u3|v_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add1~1 ),
	.combout(\u3|Add1~2_combout ),
	.cout(\u3|Add1~3 ));
// synopsys translate_off
defparam \u3|Add1~2 .lut_mask = 16'h5A5F;
defparam \u3|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \u3|v_cnt[1]~0 (
// Equation(s):
// \u3|v_cnt[1]~0_combout  = (\u3|Equal0~2_combout  & (!\u3|always1~2_combout  & (\u3|Add1~2_combout ))) # (!\u3|Equal0~2_combout  & (((\u3|v_cnt [1]))))

	.dataa(\u3|always1~2_combout ),
	.datab(\u3|Add1~2_combout ),
	.datac(\u3|v_cnt [1]),
	.datad(\u3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u3|v_cnt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|v_cnt[1]~0 .lut_mask = 16'h44F0;
defparam \u3|v_cnt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \u3|v_cnt[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|v_cnt[1]~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|v_cnt[1] .is_wysiwyg = "true";
defparam \u3|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \u3|Add1~4 (
// Equation(s):
// \u3|Add1~4_combout  = (\u3|v_cnt [2] & (\u3|Add1~3  $ (GND))) # (!\u3|v_cnt [2] & (!\u3|Add1~3  & VCC))
// \u3|Add1~5  = CARRY((\u3|v_cnt [2] & !\u3|Add1~3 ))

	.dataa(\u3|v_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add1~3 ),
	.combout(\u3|Add1~4_combout ),
	.cout(\u3|Add1~5 ));
// synopsys translate_off
defparam \u3|Add1~4 .lut_mask = 16'hA50A;
defparam \u3|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \u3|v_cnt[2]~8 (
// Equation(s):
// \u3|v_cnt[2]~8_combout  = (\u3|Equal0~2_combout  & (\u3|Add1~4_combout  & (!\u3|always1~2_combout ))) # (!\u3|Equal0~2_combout  & (((\u3|v_cnt [2]))))

	.dataa(\u3|Add1~4_combout ),
	.datab(\u3|always1~2_combout ),
	.datac(\u3|v_cnt [2]),
	.datad(\u3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u3|v_cnt[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u3|v_cnt[2]~8 .lut_mask = 16'h22F0;
defparam \u3|v_cnt[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \u3|v_cnt[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|v_cnt[2]~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|v_cnt[2] .is_wysiwyg = "true";
defparam \u3|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \u3|Add1~6 (
// Equation(s):
// \u3|Add1~6_combout  = (\u3|v_cnt [3] & (!\u3|Add1~5 )) # (!\u3|v_cnt [3] & ((\u3|Add1~5 ) # (GND)))
// \u3|Add1~7  = CARRY((!\u3|Add1~5 ) # (!\u3|v_cnt [3]))

	.dataa(\u3|v_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add1~5 ),
	.combout(\u3|Add1~6_combout ),
	.cout(\u3|Add1~7 ));
// synopsys translate_off
defparam \u3|Add1~6 .lut_mask = 16'h5A5F;
defparam \u3|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \u3|v_cnt[3]~7 (
// Equation(s):
// \u3|v_cnt[3]~7_combout  = (\u3|Equal0~2_combout  & (\u3|Add1~6_combout  & (!\u3|always1~2_combout ))) # (!\u3|Equal0~2_combout  & (((\u3|v_cnt [3]))))

	.dataa(\u3|Add1~6_combout ),
	.datab(\u3|always1~2_combout ),
	.datac(\u3|v_cnt [3]),
	.datad(\u3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u3|v_cnt[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u3|v_cnt[3]~7 .lut_mask = 16'h22F0;
defparam \u3|v_cnt[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \u3|v_cnt[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|v_cnt[3]~7_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|v_cnt[3] .is_wysiwyg = "true";
defparam \u3|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \u3|Add1~8 (
// Equation(s):
// \u3|Add1~8_combout  = (\u3|v_cnt [4] & (\u3|Add1~7  $ (GND))) # (!\u3|v_cnt [4] & (!\u3|Add1~7  & VCC))
// \u3|Add1~9  = CARRY((\u3|v_cnt [4] & !\u3|Add1~7 ))

	.dataa(gnd),
	.datab(\u3|v_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add1~7 ),
	.combout(\u3|Add1~8_combout ),
	.cout(\u3|Add1~9 ));
// synopsys translate_off
defparam \u3|Add1~8 .lut_mask = 16'hC30C;
defparam \u3|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \u3|v_cnt[4]~6 (
// Equation(s):
// \u3|v_cnt[4]~6_combout  = (\u3|Equal0~2_combout  & (\u3|Add1~8_combout  & (!\u3|always1~2_combout ))) # (!\u3|Equal0~2_combout  & (((\u3|v_cnt [4]))))

	.dataa(\u3|Add1~8_combout ),
	.datab(\u3|always1~2_combout ),
	.datac(\u3|v_cnt [4]),
	.datad(\u3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u3|v_cnt[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u3|v_cnt[4]~6 .lut_mask = 16'h22F0;
defparam \u3|v_cnt[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \u3|v_cnt[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|v_cnt[4]~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|v_cnt[4] .is_wysiwyg = "true";
defparam \u3|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \u3|Add1~10 (
// Equation(s):
// \u3|Add1~10_combout  = (\u3|v_cnt [5] & (!\u3|Add1~9 )) # (!\u3|v_cnt [5] & ((\u3|Add1~9 ) # (GND)))
// \u3|Add1~11  = CARRY((!\u3|Add1~9 ) # (!\u3|v_cnt [5]))

	.dataa(gnd),
	.datab(\u3|v_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add1~9 ),
	.combout(\u3|Add1~10_combout ),
	.cout(\u3|Add1~11 ));
// synopsys translate_off
defparam \u3|Add1~10 .lut_mask = 16'h3C3F;
defparam \u3|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \u3|v_cnt[5]~2 (
// Equation(s):
// \u3|v_cnt[5]~2_combout  = (\u3|Equal0~2_combout  & (\u3|Add1~10_combout  & (!\u3|always1~2_combout ))) # (!\u3|Equal0~2_combout  & (((\u3|v_cnt [5]))))

	.dataa(\u3|Add1~10_combout ),
	.datab(\u3|always1~2_combout ),
	.datac(\u3|v_cnt [5]),
	.datad(\u3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u3|v_cnt[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|v_cnt[5]~2 .lut_mask = 16'h22F0;
defparam \u3|v_cnt[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \u3|v_cnt[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|v_cnt[5]~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|v_cnt[5] .is_wysiwyg = "true";
defparam \u3|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \u3|v_cnt[6]~5 (
// Equation(s):
// \u3|v_cnt[6]~5_combout  = (\u3|Equal0~2_combout  & (\u3|Add1~12_combout  & (!\u3|always1~2_combout ))) # (!\u3|Equal0~2_combout  & (((\u3|v_cnt [6]))))

	.dataa(\u3|Add1~12_combout ),
	.datab(\u3|always1~2_combout ),
	.datac(\u3|v_cnt [6]),
	.datad(\u3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u3|v_cnt[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u3|v_cnt[6]~5 .lut_mask = 16'h22F0;
defparam \u3|v_cnt[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N7
dffeas \u3|v_cnt[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|v_cnt[6]~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|v_cnt[6] .is_wysiwyg = "true";
defparam \u3|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \u3|always1~0 (
// Equation(s):
// \u3|always1~0_combout  = (!\u3|v_cnt [6] & (!\u3|v_cnt [8] & (!\u3|v_cnt [5] & !\u3|v_cnt [7])))

	.dataa(\u3|v_cnt [6]),
	.datab(\u3|v_cnt [8]),
	.datac(\u3|v_cnt [5]),
	.datad(\u3|v_cnt [7]),
	.cin(gnd),
	.combout(\u3|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|always1~0 .lut_mask = 16'h0001;
defparam \u3|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \u3|LessThan2~0 (
// Equation(s):
// \u3|LessThan2~0_combout  = (!\u3|v_cnt [3] & (!\u3|v_cnt [4] & !\u3|v_cnt [2]))

	.dataa(\u3|v_cnt [3]),
	.datab(gnd),
	.datac(\u3|v_cnt [4]),
	.datad(\u3|v_cnt [2]),
	.cin(gnd),
	.combout(\u3|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan2~0 .lut_mask = 16'h0005;
defparam \u3|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \u3|LessThan7~0 (
// Equation(s):
// \u3|LessThan7~0_combout  = ((\u3|v_cnt [1]) # ((\u3|v_cnt [9]) # (!\u3|LessThan2~0_combout ))) # (!\u3|always1~0_combout )

	.dataa(\u3|always1~0_combout ),
	.datab(\u3|v_cnt [1]),
	.datac(\u3|v_cnt [9]),
	.datad(\u3|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u3|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan7~0 .lut_mask = 16'hFDFF;
defparam \u3|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \u3|LessThan2~1 (
// Equation(s):
// \u3|LessThan2~1_combout  = (\u3|LessThan2~0_combout  & ((!\u3|v_cnt [0]) # (!\u3|v_cnt [1])))

	.dataa(\u3|v_cnt [1]),
	.datab(gnd),
	.datac(\u3|v_cnt [0]),
	.datad(\u3|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u3|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan2~1 .lut_mask = 16'h5F00;
defparam \u3|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \u3|LessThan2~2 (
// Equation(s):
// \u3|LessThan2~2_combout  = (!\u3|v_cnt [8] & (!\u3|v_cnt [7] & (!\u3|v_cnt [9] & !\u3|v_cnt [6])))

	.dataa(\u3|v_cnt [8]),
	.datab(\u3|v_cnt [7]),
	.datac(\u3|v_cnt [9]),
	.datad(\u3|v_cnt [6]),
	.cin(gnd),
	.combout(\u3|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan2~2 .lut_mask = 16'h0001;
defparam \u3|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \u3|vga_blk~0 (
// Equation(s):
// \u3|vga_blk~0_combout  = (\u3|h_cnt [4]) # ((\u3|h_cnt [5]) # (\u3|h_cnt [6]))

	.dataa(\u3|h_cnt [4]),
	.datab(gnd),
	.datac(\u3|h_cnt [5]),
	.datad(\u3|h_cnt [6]),
	.cin(gnd),
	.combout(\u3|vga_blk~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|vga_blk~0 .lut_mask = 16'hFFFA;
defparam \u3|vga_blk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \u3|vga_blk~1 (
// Equation(s):
// \u3|vga_blk~1_combout  = (\u3|h_cnt [9] & (((!\u3|vga_blk~0_combout  & !\u3|h_cnt [7])) # (!\u3|h_cnt [8]))) # (!\u3|h_cnt [9] & ((\u3|h_cnt [8]) # ((\u3|vga_blk~0_combout  & \u3|h_cnt [7]))))

	.dataa(\u3|h_cnt [9]),
	.datab(\u3|vga_blk~0_combout ),
	.datac(\u3|h_cnt [8]),
	.datad(\u3|h_cnt [7]),
	.cin(gnd),
	.combout(\u3|vga_blk~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|vga_blk~1 .lut_mask = 16'h5E7A;
defparam \u3|vga_blk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \u3|vga_blk~2 (
// Equation(s):
// \u3|vga_blk~2_combout  = (\u3|vga_blk~1_combout  & (((!\u3|LessThan2~1_combout  & \u3|v_cnt [5])) # (!\u3|LessThan2~2_combout )))

	.dataa(\u3|LessThan2~2_combout ),
	.datab(\u3|vga_blk~1_combout ),
	.datac(\u3|LessThan2~1_combout ),
	.datad(\u3|v_cnt [5]),
	.cin(gnd),
	.combout(\u3|vga_blk~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|vga_blk~2 .lut_mask = 16'h4C44;
defparam \u3|vga_blk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \u3|vga_blk~3 (
// Equation(s):
// \u3|vga_blk~3_combout  = (\u3|vga_blk~2_combout  & (((\u3|LessThan2~1_combout  & \u3|always1~0_combout )) # (!\u3|v_cnt [9])))

	.dataa(\u3|LessThan2~1_combout ),
	.datab(\u3|always1~0_combout ),
	.datac(\u3|v_cnt [9]),
	.datad(\u3|vga_blk~2_combout ),
	.cin(gnd),
	.combout(\u3|vga_blk~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|vga_blk~3 .lut_mask = 16'h8F00;
defparam \u3|vga_blk~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \u3|vga_blk~3clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u3|vga_blk~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u3|vga_blk~3clkctrl_outclk ));
// synopsys translate_off
defparam \u3|vga_blk~3clkctrl .clock_type = "global clock";
defparam \u3|vga_blk~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \u3|Add2~0 (
// Equation(s):
// \u3|Add2~0_combout  = \u3|h_cnt [4] $ (VCC)
// \u3|Add2~1  = CARRY(\u3|h_cnt [4])

	.dataa(\u3|h_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|Add2~0_combout ),
	.cout(\u3|Add2~1 ));
// synopsys translate_off
defparam \u3|Add2~0 .lut_mask = 16'h55AA;
defparam \u3|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \u3|Add2~2 (
// Equation(s):
// \u3|Add2~2_combout  = (\u3|h_cnt [5] & (\u3|Add2~1  & VCC)) # (!\u3|h_cnt [5] & (!\u3|Add2~1 ))
// \u3|Add2~3  = CARRY((!\u3|h_cnt [5] & !\u3|Add2~1 ))

	.dataa(gnd),
	.datab(\u3|h_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add2~1 ),
	.combout(\u3|Add2~2_combout ),
	.cout(\u3|Add2~3 ));
// synopsys translate_off
defparam \u3|Add2~2 .lut_mask = 16'hC303;
defparam \u3|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \u3|Add2~4 (
// Equation(s):
// \u3|Add2~4_combout  = (\u3|h_cnt [6] & ((GND) # (!\u3|Add2~3 ))) # (!\u3|h_cnt [6] & (\u3|Add2~3  $ (GND)))
// \u3|Add2~5  = CARRY((\u3|h_cnt [6]) # (!\u3|Add2~3 ))

	.dataa(\u3|h_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add2~3 ),
	.combout(\u3|Add2~4_combout ),
	.cout(\u3|Add2~5 ));
// synopsys translate_off
defparam \u3|Add2~4 .lut_mask = 16'h5AAF;
defparam \u3|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \u3|Add2~6 (
// Equation(s):
// \u3|Add2~6_combout  = (\u3|h_cnt [7] & (!\u3|Add2~5 )) # (!\u3|h_cnt [7] & ((\u3|Add2~5 ) # (GND)))
// \u3|Add2~7  = CARRY((!\u3|Add2~5 ) # (!\u3|h_cnt [7]))

	.dataa(\u3|h_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add2~5 ),
	.combout(\u3|Add2~6_combout ),
	.cout(\u3|Add2~7 ));
// synopsys translate_off
defparam \u3|Add2~6 .lut_mask = 16'h5A5F;
defparam \u3|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \u3|Add3~1 (
// Equation(s):
// \u3|Add3~1_cout  = CARRY(\u3|h_cnt [0])

	.dataa(gnd),
	.datab(\u3|h_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u3|Add3~1_cout ));
// synopsys translate_off
defparam \u3|Add3~1 .lut_mask = 16'h00CC;
defparam \u3|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \u3|Add3~2 (
// Equation(s):
// \u3|Add3~2_combout  = (\u3|h_cnt [1] & (\u3|Add3~1_cout  & VCC)) # (!\u3|h_cnt [1] & (!\u3|Add3~1_cout ))
// \u3|Add3~3  = CARRY((!\u3|h_cnt [1] & !\u3|Add3~1_cout ))

	.dataa(\u3|h_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add3~1_cout ),
	.combout(\u3|Add3~2_combout ),
	.cout(\u3|Add3~3 ));
// synopsys translate_off
defparam \u3|Add3~2 .lut_mask = 16'hA505;
defparam \u3|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \u3|Add3~4 (
// Equation(s):
// \u3|Add3~4_combout  = (\u3|h_cnt [2] & ((GND) # (!\u3|Add3~3 ))) # (!\u3|h_cnt [2] & (\u3|Add3~3  $ (GND)))
// \u3|Add3~5  = CARRY((\u3|h_cnt [2]) # (!\u3|Add3~3 ))

	.dataa(\u3|h_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add3~3 ),
	.combout(\u3|Add3~4_combout ),
	.cout(\u3|Add3~5 ));
// synopsys translate_off
defparam \u3|Add3~4 .lut_mask = 16'h5AAF;
defparam \u3|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \u3|Add3~6 (
// Equation(s):
// \u3|Add3~6_combout  = (\u3|h_cnt [3] & (\u3|Add3~5  & VCC)) # (!\u3|h_cnt [3] & (!\u3|Add3~5 ))
// \u3|Add3~7  = CARRY((!\u3|h_cnt [3] & !\u3|Add3~5 ))

	.dataa(gnd),
	.datab(\u3|h_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add3~5 ),
	.combout(\u3|Add3~6_combout ),
	.cout(\u3|Add3~7 ));
// synopsys translate_off
defparam \u3|Add3~6 .lut_mask = 16'hC303;
defparam \u3|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \u3|Add3~8 (
// Equation(s):
// \u3|Add3~8_combout  = (\u3|Add2~0_combout  & ((GND) # (!\u3|Add3~7 ))) # (!\u3|Add2~0_combout  & (\u3|Add3~7  $ (GND)))
// \u3|Add3~9  = CARRY((\u3|Add2~0_combout ) # (!\u3|Add3~7 ))

	.dataa(\u3|Add2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add3~7 ),
	.combout(\u3|Add3~8_combout ),
	.cout(\u3|Add3~9 ));
// synopsys translate_off
defparam \u3|Add3~8 .lut_mask = 16'h5AAF;
defparam \u3|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \u3|Add3~10 (
// Equation(s):
// \u3|Add3~10_combout  = (\u3|Add2~2_combout  & (\u3|Add3~9  & VCC)) # (!\u3|Add2~2_combout  & (!\u3|Add3~9 ))
// \u3|Add3~11  = CARRY((!\u3|Add2~2_combout  & !\u3|Add3~9 ))

	.dataa(gnd),
	.datab(\u3|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add3~9 ),
	.combout(\u3|Add3~10_combout ),
	.cout(\u3|Add3~11 ));
// synopsys translate_off
defparam \u3|Add3~10 .lut_mask = 16'hC303;
defparam \u3|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \u3|Add3~12 (
// Equation(s):
// \u3|Add3~12_combout  = (\u3|Add2~4_combout  & ((GND) # (!\u3|Add3~11 ))) # (!\u3|Add2~4_combout  & (\u3|Add3~11  $ (GND)))
// \u3|Add3~13  = CARRY((\u3|Add2~4_combout ) # (!\u3|Add3~11 ))

	.dataa(gnd),
	.datab(\u3|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add3~11 ),
	.combout(\u3|Add3~12_combout ),
	.cout(\u3|Add3~13 ));
// synopsys translate_off
defparam \u3|Add3~12 .lut_mask = 16'h3CCF;
defparam \u3|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \u3|Add3~14 (
// Equation(s):
// \u3|Add3~14_combout  = (\u3|Add2~6_combout  & (\u3|Add3~13  & VCC)) # (!\u3|Add2~6_combout  & (!\u3|Add3~13 ))
// \u3|Add3~15  = CARRY((!\u3|Add2~6_combout  & !\u3|Add3~13 ))

	.dataa(\u3|Add2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add3~13 ),
	.combout(\u3|Add3~14_combout ),
	.cout(\u3|Add3~15 ));
// synopsys translate_off
defparam \u3|Add3~14 .lut_mask = 16'hA505;
defparam \u3|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \u3|pix_x[7] (
// Equation(s):
// \u3|pix_x [7] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|Add3~14_combout ))) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|pix_x [7]))

	.dataa(\u3|pix_x [7]),
	.datab(gnd),
	.datac(\u3|vga_blk~3clkctrl_outclk ),
	.datad(\u3|Add3~14_combout ),
	.cin(gnd),
	.combout(\u3|pix_x [7]),
	.cout());
// synopsys translate_off
defparam \u3|pix_x[7] .lut_mask = 16'hFA0A;
defparam \u3|pix_x[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \u3|Add2~8 (
// Equation(s):
// \u3|Add2~8_combout  = (\u3|h_cnt [8] & ((GND) # (!\u3|Add2~7 ))) # (!\u3|h_cnt [8] & (\u3|Add2~7  $ (GND)))
// \u3|Add2~9  = CARRY((\u3|h_cnt [8]) # (!\u3|Add2~7 ))

	.dataa(\u3|h_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add2~7 ),
	.combout(\u3|Add2~8_combout ),
	.cout(\u3|Add2~9 ));
// synopsys translate_off
defparam \u3|Add2~8 .lut_mask = 16'h5AAF;
defparam \u3|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \u3|Add3~16 (
// Equation(s):
// \u3|Add3~16_combout  = (\u3|Add2~8_combout  & ((GND) # (!\u3|Add3~15 ))) # (!\u3|Add2~8_combout  & (\u3|Add3~15  $ (GND)))
// \u3|Add3~17  = CARRY((\u3|Add2~8_combout ) # (!\u3|Add3~15 ))

	.dataa(gnd),
	.datab(\u3|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add3~15 ),
	.combout(\u3|Add3~16_combout ),
	.cout(\u3|Add3~17 ));
// synopsys translate_off
defparam \u3|Add3~16 .lut_mask = 16'h3CCF;
defparam \u3|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \u3|pix_x[8] (
// Equation(s):
// \u3|pix_x [8] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|Add3~16_combout )) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|pix_x [8])))

	.dataa(\u3|Add3~16_combout ),
	.datab(\u3|pix_x [8]),
	.datac(gnd),
	.datad(\u3|vga_blk~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\u3|pix_x [8]),
	.cout());
// synopsys translate_off
defparam \u3|pix_x[8] .lut_mask = 16'hAACC;
defparam \u3|pix_x[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \u3|pix_x[6] (
// Equation(s):
// \u3|pix_x [6] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|Add3~12_combout )) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|pix_x [6])))

	.dataa(\u3|Add3~12_combout ),
	.datab(gnd),
	.datac(\u3|pix_x [6]),
	.datad(\u3|vga_blk~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\u3|pix_x [6]),
	.cout());
// synopsys translate_off
defparam \u3|pix_x[6] .lut_mask = 16'hAAF0;
defparam \u3|pix_x[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \u3|pix_x[4] (
// Equation(s):
// \u3|pix_x [4] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|Add3~8_combout ))) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|pix_x [4]))

	.dataa(gnd),
	.datab(\u3|pix_x [4]),
	.datac(\u3|Add3~8_combout ),
	.datad(\u3|vga_blk~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\u3|pix_x [4]),
	.cout());
// synopsys translate_off
defparam \u3|pix_x[4] .lut_mask = 16'hF0CC;
defparam \u3|pix_x[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \u3|pix_x[5] (
// Equation(s):
// \u3|pix_x [5] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|Add3~10_combout ))) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|pix_x [5]))

	.dataa(gnd),
	.datab(\u3|pix_x [5]),
	.datac(\u3|vga_blk~3clkctrl_outclk ),
	.datad(\u3|Add3~10_combout ),
	.cin(gnd),
	.combout(\u3|pix_x [5]),
	.cout());
// synopsys translate_off
defparam \u3|pix_x[5] .lut_mask = 16'hFC0C;
defparam \u3|pix_x[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \u3|pix_x[3] (
// Equation(s):
// \u3|pix_x [3] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|Add3~6_combout )) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|pix_x [3])))

	.dataa(\u3|Add3~6_combout ),
	.datab(gnd),
	.datac(\u3|pix_x [3]),
	.datad(\u3|vga_blk~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\u3|pix_x [3]),
	.cout());
// synopsys translate_off
defparam \u3|pix_x[3] .lut_mask = 16'hAAF0;
defparam \u3|pix_x[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \u4|LessThan1~0 (
// Equation(s):
// \u4|LessThan1~0_combout  = (!\u3|pix_x [6] & (!\u3|pix_x [5] & ((!\u3|pix_x [3]) # (!\u3|pix_x [4]))))

	.dataa(\u3|pix_x [6]),
	.datab(\u3|pix_x [4]),
	.datac(\u3|pix_x [5]),
	.datad(\u3|pix_x [3]),
	.cin(gnd),
	.combout(\u4|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan1~0 .lut_mask = 16'h0105;
defparam \u4|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \u4|LessThan1~1 (
// Equation(s):
// \u4|LessThan1~1_combout  = ((\u4|LessThan1~0_combout ) # (!\u3|pix_x [8])) # (!\u3|pix_x [7])

	.dataa(\u3|pix_x [7]),
	.datab(gnd),
	.datac(\u3|pix_x [8]),
	.datad(\u4|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u4|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan1~1 .lut_mask = 16'hFF5F;
defparam \u4|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \u3|Add4~0 (
// Equation(s):
// \u3|Add4~0_combout  = (\u3|v_cnt [1] & (\u3|v_cnt [0] $ (VCC))) # (!\u3|v_cnt [1] & (\u3|v_cnt [0] & VCC))
// \u3|Add4~1  = CARRY((\u3|v_cnt [1] & \u3|v_cnt [0]))

	.dataa(\u3|v_cnt [1]),
	.datab(\u3|v_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|Add4~0_combout ),
	.cout(\u3|Add4~1 ));
// synopsys translate_off
defparam \u3|Add4~0 .lut_mask = 16'h6688;
defparam \u3|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \u3|Add4~2 (
// Equation(s):
// \u3|Add4~2_combout  = (\u3|v_cnt [2] & (\u3|Add4~1  & VCC)) # (!\u3|v_cnt [2] & (!\u3|Add4~1 ))
// \u3|Add4~3  = CARRY((!\u3|v_cnt [2] & !\u3|Add4~1 ))

	.dataa(\u3|v_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add4~1 ),
	.combout(\u3|Add4~2_combout ),
	.cout(\u3|Add4~3 ));
// synopsys translate_off
defparam \u3|Add4~2 .lut_mask = 16'hA505;
defparam \u3|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \u3|Add4~4 (
// Equation(s):
// \u3|Add4~4_combout  = (\u3|v_cnt [3] & ((GND) # (!\u3|Add4~3 ))) # (!\u3|v_cnt [3] & (\u3|Add4~3  $ (GND)))
// \u3|Add4~5  = CARRY((\u3|v_cnt [3]) # (!\u3|Add4~3 ))

	.dataa(gnd),
	.datab(\u3|v_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add4~3 ),
	.combout(\u3|Add4~4_combout ),
	.cout(\u3|Add4~5 ));
// synopsys translate_off
defparam \u3|Add4~4 .lut_mask = 16'h3CCF;
defparam \u3|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \u3|Add4~6 (
// Equation(s):
// \u3|Add4~6_combout  = (\u3|v_cnt [4] & (\u3|Add4~5  & VCC)) # (!\u3|v_cnt [4] & (!\u3|Add4~5 ))
// \u3|Add4~7  = CARRY((!\u3|v_cnt [4] & !\u3|Add4~5 ))

	.dataa(\u3|v_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add4~5 ),
	.combout(\u3|Add4~6_combout ),
	.cout(\u3|Add4~7 ));
// synopsys translate_off
defparam \u3|Add4~6 .lut_mask = 16'hA505;
defparam \u3|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \u3|Add4~8 (
// Equation(s):
// \u3|Add4~8_combout  = (\u3|v_cnt [5] & (\u3|Add4~7  $ (GND))) # (!\u3|v_cnt [5] & (!\u3|Add4~7  & VCC))
// \u3|Add4~9  = CARRY((\u3|v_cnt [5] & !\u3|Add4~7 ))

	.dataa(gnd),
	.datab(\u3|v_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add4~7 ),
	.combout(\u3|Add4~8_combout ),
	.cout(\u3|Add4~9 ));
// synopsys translate_off
defparam \u3|Add4~8 .lut_mask = 16'hC30C;
defparam \u3|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \u3|Add4~10 (
// Equation(s):
// \u3|Add4~10_combout  = (\u3|v_cnt [6] & (\u3|Add4~9  & VCC)) # (!\u3|v_cnt [6] & (!\u3|Add4~9 ))
// \u3|Add4~11  = CARRY((!\u3|v_cnt [6] & !\u3|Add4~9 ))

	.dataa(gnd),
	.datab(\u3|v_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add4~9 ),
	.combout(\u3|Add4~10_combout ),
	.cout(\u3|Add4~11 ));
// synopsys translate_off
defparam \u3|Add4~10 .lut_mask = 16'hC303;
defparam \u3|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \u3|Add4~12 (
// Equation(s):
// \u3|Add4~12_combout  = (\u3|v_cnt [7] & ((GND) # (!\u3|Add4~11 ))) # (!\u3|v_cnt [7] & (\u3|Add4~11  $ (GND)))
// \u3|Add4~13  = CARRY((\u3|v_cnt [7]) # (!\u3|Add4~11 ))

	.dataa(gnd),
	.datab(\u3|v_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add4~11 ),
	.combout(\u3|Add4~12_combout ),
	.cout(\u3|Add4~13 ));
// synopsys translate_off
defparam \u3|Add4~12 .lut_mask = 16'h3CCF;
defparam \u3|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \u3|pix_y[7] (
// Equation(s):
// \u3|pix_y [7] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|Add4~12_combout )) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|pix_y [7])))

	.dataa(\u3|Add4~12_combout ),
	.datab(gnd),
	.datac(\u3|vga_blk~3clkctrl_outclk ),
	.datad(\u3|pix_y [7]),
	.cin(gnd),
	.combout(\u3|pix_y [7]),
	.cout());
// synopsys translate_off
defparam \u3|pix_y[7] .lut_mask = 16'hAFA0;
defparam \u3|pix_y[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \u3|Add4~14 (
// Equation(s):
// \u3|Add4~14_combout  = (\u3|v_cnt [8] & (\u3|Add4~13  & VCC)) # (!\u3|v_cnt [8] & (!\u3|Add4~13 ))
// \u3|Add4~15  = CARRY((!\u3|v_cnt [8] & !\u3|Add4~13 ))

	.dataa(\u3|v_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|Add4~13 ),
	.combout(\u3|Add4~14_combout ),
	.cout(\u3|Add4~15 ));
// synopsys translate_off
defparam \u3|Add4~14 .lut_mask = 16'hA505;
defparam \u3|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \u3|pix_y[8] (
// Equation(s):
// \u3|pix_y [8] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|Add4~14_combout )) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|pix_y [8])))

	.dataa(\u3|Add4~14_combout ),
	.datab(gnd),
	.datac(\u3|vga_blk~3clkctrl_outclk ),
	.datad(\u3|pix_y [8]),
	.cin(gnd),
	.combout(\u3|pix_y [8]),
	.cout());
// synopsys translate_off
defparam \u3|pix_y[8] .lut_mask = 16'hAFA0;
defparam \u3|pix_y[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \u3|pix_y[6] (
// Equation(s):
// \u3|pix_y [6] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|Add4~10_combout )) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|pix_y [6])))

	.dataa(\u3|Add4~10_combout ),
	.datab(gnd),
	.datac(\u3|pix_y [6]),
	.datad(\u3|vga_blk~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\u3|pix_y [6]),
	.cout());
// synopsys translate_off
defparam \u3|pix_y[6] .lut_mask = 16'hAAF0;
defparam \u3|pix_y[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \u3|pix_y[5] (
// Equation(s):
// \u3|pix_y [5] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|Add4~8_combout ))) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|pix_y [5]))

	.dataa(gnd),
	.datab(\u3|pix_y [5]),
	.datac(\u3|Add4~8_combout ),
	.datad(\u3|vga_blk~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\u3|pix_y [5]),
	.cout());
// synopsys translate_off
defparam \u3|pix_y[5] .lut_mask = 16'hF0CC;
defparam \u3|pix_y[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \u3|pix_y[4] (
// Equation(s):
// \u3|pix_y [4] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|Add4~6_combout ))) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|pix_y [4]))

	.dataa(gnd),
	.datab(\u3|pix_y [4]),
	.datac(\u3|Add4~6_combout ),
	.datad(\u3|vga_blk~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\u3|pix_y [4]),
	.cout());
// synopsys translate_off
defparam \u3|pix_y[4] .lut_mask = 16'hF0CC;
defparam \u3|pix_y[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \u3|pix_y[3] (
// Equation(s):
// \u3|pix_y [3] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|Add4~4_combout ))) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|pix_y [3]))

	.dataa(\u3|pix_y [3]),
	.datab(gnd),
	.datac(\u3|Add4~4_combout ),
	.datad(\u3|vga_blk~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\u3|pix_y [3]),
	.cout());
// synopsys translate_off
defparam \u3|pix_y[3] .lut_mask = 16'hF0AA;
defparam \u3|pix_y[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \u3|pix_y[0] (
// Equation(s):
// \u3|pix_y [0] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (!\u3|v_cnt [0])) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|pix_y [0])))

	.dataa(\u3|v_cnt [0]),
	.datab(gnd),
	.datac(\u3|vga_blk~3clkctrl_outclk ),
	.datad(\u3|pix_y [0]),
	.cin(gnd),
	.combout(\u3|pix_y [0]),
	.cout());
// synopsys translate_off
defparam \u3|pix_y[0] .lut_mask = 16'h5F50;
defparam \u3|pix_y[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \u3|pix_y[1] (
// Equation(s):
// \u3|pix_y [1] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|Add4~0_combout ))) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|pix_y [1]))

	.dataa(\u3|pix_y [1]),
	.datab(gnd),
	.datac(\u3|Add4~0_combout ),
	.datad(\u3|vga_blk~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\u3|pix_y [1]),
	.cout());
// synopsys translate_off
defparam \u3|pix_y[1] .lut_mask = 16'hF0AA;
defparam \u3|pix_y[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \u3|pix_y[2] (
// Equation(s):
// \u3|pix_y [2] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|Add4~2_combout )) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|pix_y [2])))

	.dataa(\u3|Add4~2_combout ),
	.datab(gnd),
	.datac(\u3|vga_blk~3clkctrl_outclk ),
	.datad(\u3|pix_y [2]),
	.cin(gnd),
	.combout(\u3|pix_y [2]),
	.cout());
// synopsys translate_off
defparam \u3|pix_y[2] .lut_mask = 16'hAFA0;
defparam \u3|pix_y[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \u4|LessThan3~0 (
// Equation(s):
// \u4|LessThan3~0_combout  = ((!\u3|pix_y [0] & (!\u3|pix_y [1] & !\u3|pix_y [2]))) # (!\u3|pix_y [3])

	.dataa(\u3|pix_y [3]),
	.datab(\u3|pix_y [0]),
	.datac(\u3|pix_y [1]),
	.datad(\u3|pix_y [2]),
	.cin(gnd),
	.combout(\u4|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan3~0 .lut_mask = 16'h5557;
defparam \u4|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \u4|LessThan3~1 (
// Equation(s):
// \u4|LessThan3~1_combout  = ((!\u3|pix_y [5] & (!\u3|pix_y [4] & \u4|LessThan3~0_combout ))) # (!\u3|pix_y [6])

	.dataa(\u3|pix_y [6]),
	.datab(\u3|pix_y [5]),
	.datac(\u3|pix_y [4]),
	.datad(\u4|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\u4|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan3~1 .lut_mask = 16'h5755;
defparam \u4|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \u4|LessThan3~2 (
// Equation(s):
// \u4|LessThan3~2_combout  = ((!\u3|pix_y [7] & \u4|LessThan3~1_combout )) # (!\u3|pix_y [8])

	.dataa(\u3|pix_y [7]),
	.datab(gnd),
	.datac(\u3|pix_y [8]),
	.datad(\u4|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\u4|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan3~2 .lut_mask = 16'h5F0F;
defparam \u4|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \u4|rd_en~3 (
// Equation(s):
// \u4|rd_en~3_combout  = (!\u3|pix_y [3] & (((!\u3|pix_y [0]) # (!\u3|pix_y [1])) # (!\u3|pix_y [2])))

	.dataa(\u3|pix_y [3]),
	.datab(\u3|pix_y [2]),
	.datac(\u3|pix_y [1]),
	.datad(\u3|pix_y [0]),
	.cin(gnd),
	.combout(\u4|rd_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_en~3 .lut_mask = 16'h1555;
defparam \u4|rd_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \u4|rd_en~4 (
// Equation(s):
// \u4|rd_en~4_combout  = (!\u3|pix_y [6] & (!\u3|pix_y [5] & ((\u4|rd_en~3_combout ) # (!\u3|pix_y [4]))))

	.dataa(\u3|pix_y [6]),
	.datab(\u3|pix_y [5]),
	.datac(\u3|pix_y [4]),
	.datad(\u4|rd_en~3_combout ),
	.cin(gnd),
	.combout(\u4|rd_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_en~4 .lut_mask = 16'h1101;
defparam \u4|rd_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \u3|Add4~16 (
// Equation(s):
// \u3|Add4~16_combout  = \u3|v_cnt [9] $ (\u3|Add4~15 )

	.dataa(\u3|v_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u3|Add4~15 ),
	.combout(\u3|Add4~16_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Add4~16 .lut_mask = 16'h5A5A;
defparam \u3|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \u3|pix_y[9] (
// Equation(s):
// \u3|pix_y [9] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|Add4~16_combout ))) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|pix_y [9]))

	.dataa(gnd),
	.datab(\u3|pix_y [9]),
	.datac(\u3|Add4~16_combout ),
	.datad(\u3|vga_blk~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\u3|pix_y [9]),
	.cout());
// synopsys translate_off
defparam \u3|pix_y[9] .lut_mask = 16'hF0CC;
defparam \u3|pix_y[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \u3|Add2~10 (
// Equation(s):
// \u3|Add2~10_combout  = \u3|Add2~9  $ (!\u3|h_cnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u3|h_cnt [9]),
	.cin(\u3|Add2~9 ),
	.combout(\u3|Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Add2~10 .lut_mask = 16'hF00F;
defparam \u3|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \u3|Add3~18 (
// Equation(s):
// \u3|Add3~18_combout  = \u3|Add3~17  $ (!\u3|Add2~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u3|Add2~10_combout ),
	.cin(\u3|Add3~17 ),
	.combout(\u3|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Add3~18 .lut_mask = 16'hF00F;
defparam \u3|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \u3|pix_x[9] (
// Equation(s):
// \u3|pix_x [9] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|Add3~18_combout )) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|pix_x [9])))

	.dataa(gnd),
	.datab(\u3|Add3~18_combout ),
	.datac(\u3|pix_x [9]),
	.datad(\u3|vga_blk~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\u3|pix_x [9]),
	.cout());
// synopsys translate_off
defparam \u3|pix_x[9] .lut_mask = 16'hCCF0;
defparam \u3|pix_x[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \u3|pix_x[2] (
// Equation(s):
// \u3|pix_x [2] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|Add3~4_combout )) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|pix_x [2])))

	.dataa(\u3|Add3~4_combout ),
	.datab(\u3|pix_x [2]),
	.datac(gnd),
	.datad(\u3|vga_blk~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\u3|pix_x [2]),
	.cout());
// synopsys translate_off
defparam \u3|pix_x[2] .lut_mask = 16'hAACC;
defparam \u3|pix_x[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \u3|pix_x[1] (
// Equation(s):
// \u3|pix_x [1] = (GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & (\u3|Add3~2_combout )) # (!GLOBAL(\u3|vga_blk~3clkctrl_outclk ) & ((\u3|pix_x [1])))

	.dataa(gnd),
	.datab(\u3|Add3~2_combout ),
	.datac(\u3|pix_x [1]),
	.datad(\u3|vga_blk~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\u3|pix_x [1]),
	.cout());
// synopsys translate_off
defparam \u3|pix_x[1] .lut_mask = 16'hCCF0;
defparam \u3|pix_x[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \u4|rd_en~0 (
// Equation(s):
// \u4|rd_en~0_combout  = (!\u3|pix_x [3] & (!\u3|pix_x [4] & ((!\u3|pix_x [1]) # (!\u3|pix_x [2]))))

	.dataa(\u3|pix_x [2]),
	.datab(\u3|pix_x [3]),
	.datac(\u3|pix_x [1]),
	.datad(\u3|pix_x [4]),
	.cin(gnd),
	.combout(\u4|rd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_en~0 .lut_mask = 16'h0013;
defparam \u4|rd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \u4|rd_en~1 (
// Equation(s):
// \u4|rd_en~1_combout  = (((\u4|rd_en~0_combout ) # (!\u3|pix_x [6])) # (!\u3|pix_x [5])) # (!\u3|pix_x [7])

	.dataa(\u3|pix_x [7]),
	.datab(\u3|pix_x [5]),
	.datac(\u3|pix_x [6]),
	.datad(\u4|rd_en~0_combout ),
	.cin(gnd),
	.combout(\u4|rd_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_en~1 .lut_mask = 16'hFF7F;
defparam \u4|rd_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \u4|rd_en~2 (
// Equation(s):
// \u4|rd_en~2_combout  = (\u3|pix_y [9]) # ((\u3|pix_x [9]) # ((!\u3|pix_x [8] & \u4|rd_en~1_combout )))

	.dataa(\u3|pix_y [9]),
	.datab(\u3|pix_x [9]),
	.datac(\u3|pix_x [8]),
	.datad(\u4|rd_en~1_combout ),
	.cin(gnd),
	.combout(\u4|rd_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_en~2 .lut_mask = 16'hEFEE;
defparam \u4|rd_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \u4|rd_en~5 (
// Equation(s):
// \u4|rd_en~5_combout  = (\u4|rd_en~2_combout ) # ((!\u3|pix_y [8] & ((\u4|rd_en~4_combout ) # (!\u3|pix_y [7]))))

	.dataa(\u3|pix_y [7]),
	.datab(\u3|pix_y [8]),
	.datac(\u4|rd_en~4_combout ),
	.datad(\u4|rd_en~2_combout ),
	.cin(gnd),
	.combout(\u4|rd_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_en~5 .lut_mask = 16'hFF31;
defparam \u4|rd_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \u4|rd_en~6 (
// Equation(s):
// \u4|rd_en~6_combout  = (\u4|LessThan1~1_combout  & (\u4|LessThan3~2_combout  & !\u4|rd_en~5_combout ))

	.dataa(gnd),
	.datab(\u4|LessThan1~1_combout ),
	.datac(\u4|LessThan3~2_combout ),
	.datad(\u4|rd_en~5_combout ),
	.cin(gnd),
	.combout(\u4|rd_en~6_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_en~6 .lut_mask = 16'h00C0;
defparam \u4|rd_en~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \u4|pic_valid (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_en~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pic_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pic_valid .is_wysiwyg = "true";
defparam \u4|pic_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \u4|Add0~0 (
// Equation(s):
// \u4|Add0~0_combout  = (\u2|out_flag~q  & (\u4|wr_addr [0] $ (VCC))) # (!\u2|out_flag~q  & (\u4|wr_addr [0] & VCC))
// \u4|Add0~1  = CARRY((\u2|out_flag~q  & \u4|wr_addr [0]))

	.dataa(\u2|out_flag~q ),
	.datab(\u4|wr_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u4|Add0~0_combout ),
	.cout(\u4|Add0~1 ));
// synopsys translate_off
defparam \u4|Add0~0 .lut_mask = 16'h6688;
defparam \u4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \u4|wr_addr[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[0] .is_wysiwyg = "true";
defparam \u4|wr_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \u4|Add0~2 (
// Equation(s):
// \u4|Add0~2_combout  = (\u4|wr_addr [1] & (!\u4|Add0~1 )) # (!\u4|wr_addr [1] & ((\u4|Add0~1 ) # (GND)))
// \u4|Add0~3  = CARRY((!\u4|Add0~1 ) # (!\u4|wr_addr [1]))

	.dataa(gnd),
	.datab(\u4|wr_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add0~1 ),
	.combout(\u4|Add0~2_combout ),
	.cout(\u4|Add0~3 ));
// synopsys translate_off
defparam \u4|Add0~2 .lut_mask = 16'h3C3F;
defparam \u4|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \u4|wr_addr[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[1] .is_wysiwyg = "true";
defparam \u4|wr_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \u4|Add0~4 (
// Equation(s):
// \u4|Add0~4_combout  = (\u4|wr_addr [2] & (\u4|Add0~3  $ (GND))) # (!\u4|wr_addr [2] & (!\u4|Add0~3  & VCC))
// \u4|Add0~5  = CARRY((\u4|wr_addr [2] & !\u4|Add0~3 ))

	.dataa(gnd),
	.datab(\u4|wr_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add0~3 ),
	.combout(\u4|Add0~4_combout ),
	.cout(\u4|Add0~5 ));
// synopsys translate_off
defparam \u4|Add0~4 .lut_mask = 16'hC30C;
defparam \u4|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \u4|wr_addr~2 (
// Equation(s):
// \u4|wr_addr~2_combout  = (\u4|Add0~4_combout  & !\u4|always1~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u4|Add0~4_combout ),
	.datad(\u4|always1~5_combout ),
	.cin(gnd),
	.combout(\u4|wr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|wr_addr~2 .lut_mask = 16'h00F0;
defparam \u4|wr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N11
dffeas \u4|wr_addr[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|wr_addr~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[2] .is_wysiwyg = "true";
defparam \u4|wr_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \u4|Add0~6 (
// Equation(s):
// \u4|Add0~6_combout  = (\u4|wr_addr [3] & (!\u4|Add0~5 )) # (!\u4|wr_addr [3] & ((\u4|Add0~5 ) # (GND)))
// \u4|Add0~7  = CARRY((!\u4|Add0~5 ) # (!\u4|wr_addr [3]))

	.dataa(gnd),
	.datab(\u4|wr_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add0~5 ),
	.combout(\u4|Add0~6_combout ),
	.cout(\u4|Add0~7 ));
// synopsys translate_off
defparam \u4|Add0~6 .lut_mask = 16'h3C3F;
defparam \u4|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \u4|wr_addr[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[3] .is_wysiwyg = "true";
defparam \u4|wr_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \u4|Add0~8 (
// Equation(s):
// \u4|Add0~8_combout  = (\u4|wr_addr [4] & (\u4|Add0~7  $ (GND))) # (!\u4|wr_addr [4] & (!\u4|Add0~7  & VCC))
// \u4|Add0~9  = CARRY((\u4|wr_addr [4] & !\u4|Add0~7 ))

	.dataa(\u4|wr_addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add0~7 ),
	.combout(\u4|Add0~8_combout ),
	.cout(\u4|Add0~9 ));
// synopsys translate_off
defparam \u4|Add0~8 .lut_mask = 16'hA50A;
defparam \u4|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \u4|wr_addr[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[4] .is_wysiwyg = "true";
defparam \u4|wr_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \u4|Add0~10 (
// Equation(s):
// \u4|Add0~10_combout  = (\u4|wr_addr [5] & (!\u4|Add0~9 )) # (!\u4|wr_addr [5] & ((\u4|Add0~9 ) # (GND)))
// \u4|Add0~11  = CARRY((!\u4|Add0~9 ) # (!\u4|wr_addr [5]))

	.dataa(\u4|wr_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add0~9 ),
	.combout(\u4|Add0~10_combout ),
	.cout(\u4|Add0~11 ));
// synopsys translate_off
defparam \u4|Add0~10 .lut_mask = 16'h5A5F;
defparam \u4|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \u4|wr_addr[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[5] .is_wysiwyg = "true";
defparam \u4|wr_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \u4|Add0~12 (
// Equation(s):
// \u4|Add0~12_combout  = (\u4|wr_addr [6] & (\u4|Add0~11  $ (GND))) # (!\u4|wr_addr [6] & (!\u4|Add0~11  & VCC))
// \u4|Add0~13  = CARRY((\u4|wr_addr [6] & !\u4|Add0~11 ))

	.dataa(\u4|wr_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add0~11 ),
	.combout(\u4|Add0~12_combout ),
	.cout(\u4|Add0~13 ));
// synopsys translate_off
defparam \u4|Add0~12 .lut_mask = 16'hA50A;
defparam \u4|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \u4|wr_addr~3 (
// Equation(s):
// \u4|wr_addr~3_combout  = (!\u4|always1~5_combout  & \u4|Add0~12_combout )

	.dataa(\u4|always1~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|Add0~12_combout ),
	.cin(gnd),
	.combout(\u4|wr_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|wr_addr~3 .lut_mask = 16'h5500;
defparam \u4|wr_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \u4|wr_addr[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|wr_addr~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[6] .is_wysiwyg = "true";
defparam \u4|wr_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \u4|Add0~14 (
// Equation(s):
// \u4|Add0~14_combout  = (\u4|wr_addr [7] & (!\u4|Add0~13 )) # (!\u4|wr_addr [7] & ((\u4|Add0~13 ) # (GND)))
// \u4|Add0~15  = CARRY((!\u4|Add0~13 ) # (!\u4|wr_addr [7]))

	.dataa(gnd),
	.datab(\u4|wr_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add0~13 ),
	.combout(\u4|Add0~14_combout ),
	.cout(\u4|Add0~15 ));
// synopsys translate_off
defparam \u4|Add0~14 .lut_mask = 16'h3C3F;
defparam \u4|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \u4|wr_addr~4 (
// Equation(s):
// \u4|wr_addr~4_combout  = (!\u4|always1~5_combout  & \u4|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u4|always1~5_combout ),
	.datad(\u4|Add0~14_combout ),
	.cin(gnd),
	.combout(\u4|wr_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u4|wr_addr~4 .lut_mask = 16'h0F00;
defparam \u4|wr_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \u4|wr_addr[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|wr_addr~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[7] .is_wysiwyg = "true";
defparam \u4|wr_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \u4|always1~3 (
// Equation(s):
// \u4|always1~3_combout  = (!\u4|wr_addr [5] & (\u4|wr_addr [7] & (!\u4|wr_addr [4] & \u4|wr_addr [6])))

	.dataa(\u4|wr_addr [5]),
	.datab(\u4|wr_addr [7]),
	.datac(\u4|wr_addr [4]),
	.datad(\u4|wr_addr [6]),
	.cin(gnd),
	.combout(\u4|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|always1~3 .lut_mask = 16'h0400;
defparam \u4|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \u4|Add0~16 (
// Equation(s):
// \u4|Add0~16_combout  = (\u4|wr_addr [8] & (\u4|Add0~15  $ (GND))) # (!\u4|wr_addr [8] & (!\u4|Add0~15  & VCC))
// \u4|Add0~17  = CARRY((\u4|wr_addr [8] & !\u4|Add0~15 ))

	.dataa(gnd),
	.datab(\u4|wr_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add0~15 ),
	.combout(\u4|Add0~16_combout ),
	.cout(\u4|Add0~17 ));
// synopsys translate_off
defparam \u4|Add0~16 .lut_mask = 16'hC30C;
defparam \u4|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \u4|wr_addr~5 (
// Equation(s):
// \u4|wr_addr~5_combout  = (!\u4|always1~5_combout  & \u4|Add0~16_combout )

	.dataa(\u4|always1~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|Add0~16_combout ),
	.cin(gnd),
	.combout(\u4|wr_addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u4|wr_addr~5 .lut_mask = 16'h5500;
defparam \u4|wr_addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \u4|wr_addr[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|wr_addr~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[8] .is_wysiwyg = "true";
defparam \u4|wr_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \u4|Add0~18 (
// Equation(s):
// \u4|Add0~18_combout  = (\u4|wr_addr [9] & (!\u4|Add0~17 )) # (!\u4|wr_addr [9] & ((\u4|Add0~17 ) # (GND)))
// \u4|Add0~19  = CARRY((!\u4|Add0~17 ) # (!\u4|wr_addr [9]))

	.dataa(\u4|wr_addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add0~17 ),
	.combout(\u4|Add0~18_combout ),
	.cout(\u4|Add0~19 ));
// synopsys translate_off
defparam \u4|Add0~18 .lut_mask = 16'h5A5F;
defparam \u4|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \u4|wr_addr~6 (
// Equation(s):
// \u4|wr_addr~6_combout  = (!\u4|always1~5_combout  & \u4|Add0~18_combout )

	.dataa(\u4|always1~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|Add0~18_combout ),
	.cin(gnd),
	.combout(\u4|wr_addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \u4|wr_addr~6 .lut_mask = 16'h5500;
defparam \u4|wr_addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \u4|wr_addr[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|wr_addr~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[9] .is_wysiwyg = "true";
defparam \u4|wr_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \u4|Add0~20 (
// Equation(s):
// \u4|Add0~20_combout  = (\u4|wr_addr [10] & (\u4|Add0~19  $ (GND))) # (!\u4|wr_addr [10] & (!\u4|Add0~19  & VCC))
// \u4|Add0~21  = CARRY((\u4|wr_addr [10] & !\u4|Add0~19 ))

	.dataa(\u4|wr_addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add0~19 ),
	.combout(\u4|Add0~20_combout ),
	.cout(\u4|Add0~21 ));
// synopsys translate_off
defparam \u4|Add0~20 .lut_mask = 16'hA50A;
defparam \u4|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \u4|wr_addr[10] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[10] .is_wysiwyg = "true";
defparam \u4|wr_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \u4|Add0~22 (
// Equation(s):
// \u4|Add0~22_combout  = (\u4|wr_addr [11] & (!\u4|Add0~21 )) # (!\u4|wr_addr [11] & ((\u4|Add0~21 ) # (GND)))
// \u4|Add0~23  = CARRY((!\u4|Add0~21 ) # (!\u4|wr_addr [11]))

	.dataa(gnd),
	.datab(\u4|wr_addr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add0~21 ),
	.combout(\u4|Add0~22_combout ),
	.cout(\u4|Add0~23 ));
// synopsys translate_off
defparam \u4|Add0~22 .lut_mask = 16'h3C3F;
defparam \u4|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \u4|wr_addr~7 (
// Equation(s):
// \u4|wr_addr~7_combout  = (!\u4|always1~5_combout  & \u4|Add0~22_combout )

	.dataa(\u4|always1~5_combout ),
	.datab(gnd),
	.datac(\u4|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u4|wr_addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \u4|wr_addr~7 .lut_mask = 16'h5050;
defparam \u4|wr_addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \u4|wr_addr[11] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|wr_addr~7_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[11] .is_wysiwyg = "true";
defparam \u4|wr_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \u4|always1~2 (
// Equation(s):
// \u4|always1~2_combout  = (\u4|wr_addr [11] & (\u4|wr_addr [9] & (!\u4|wr_addr [10] & \u4|wr_addr [8])))

	.dataa(\u4|wr_addr [11]),
	.datab(\u4|wr_addr [9]),
	.datac(\u4|wr_addr [10]),
	.datad(\u4|wr_addr [8]),
	.cin(gnd),
	.combout(\u4|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|always1~2 .lut_mask = 16'h0800;
defparam \u4|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \u4|Add0~24 (
// Equation(s):
// \u4|Add0~24_combout  = (\u4|wr_addr [12] & (\u4|Add0~23  $ (GND))) # (!\u4|wr_addr [12] & (!\u4|Add0~23  & VCC))
// \u4|Add0~25  = CARRY((\u4|wr_addr [12] & !\u4|Add0~23 ))

	.dataa(gnd),
	.datab(\u4|wr_addr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add0~23 ),
	.combout(\u4|Add0~24_combout ),
	.cout(\u4|Add0~25 ));
// synopsys translate_off
defparam \u4|Add0~24 .lut_mask = 16'hC30C;
defparam \u4|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \u4|wr_addr~8 (
// Equation(s):
// \u4|wr_addr~8_combout  = (\u4|Add0~24_combout  & !\u4|always1~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u4|Add0~24_combout ),
	.datad(\u4|always1~5_combout ),
	.cin(gnd),
	.combout(\u4|wr_addr~8_combout ),
	.cout());
// synopsys translate_off
defparam \u4|wr_addr~8 .lut_mask = 16'h00F0;
defparam \u4|wr_addr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \u4|wr_addr[12] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|wr_addr~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[12] .is_wysiwyg = "true";
defparam \u4|wr_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \u4|Add0~26 (
// Equation(s):
// \u4|Add0~26_combout  = (\u4|wr_addr [13] & (!\u4|Add0~25 )) # (!\u4|wr_addr [13] & ((\u4|Add0~25 ) # (GND)))
// \u4|Add0~27  = CARRY((!\u4|Add0~25 ) # (!\u4|wr_addr [13]))

	.dataa(gnd),
	.datab(\u4|wr_addr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add0~25 ),
	.combout(\u4|Add0~26_combout ),
	.cout(\u4|Add0~27 ));
// synopsys translate_off
defparam \u4|Add0~26 .lut_mask = 16'h3C3F;
defparam \u4|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \u4|wr_addr~0 (
// Equation(s):
// \u4|wr_addr~0_combout  = (!\u4|always1~5_combout  & \u4|Add0~26_combout )

	.dataa(\u4|always1~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|Add0~26_combout ),
	.cin(gnd),
	.combout(\u4|wr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|wr_addr~0 .lut_mask = 16'h5500;
defparam \u4|wr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \u4|wr_addr[13] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|wr_addr~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[13] .is_wysiwyg = "true";
defparam \u4|wr_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \u4|always1~1 (
// Equation(s):
// \u4|always1~1_combout  = (\u4|wr_addr [14] & (\u4|wr_addr [12] & (\u2|out_flag~q  & \u4|wr_addr [13])))

	.dataa(\u4|wr_addr [14]),
	.datab(\u4|wr_addr [12]),
	.datac(\u2|out_flag~q ),
	.datad(\u4|wr_addr [13]),
	.cin(gnd),
	.combout(\u4|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|always1~1 .lut_mask = 16'h8000;
defparam \u4|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \u4|always1~4 (
// Equation(s):
// \u4|always1~4_combout  = (\u4|wr_addr [0] & (!\u4|wr_addr [3] & (!\u4|wr_addr [2] & \u4|wr_addr [1])))

	.dataa(\u4|wr_addr [0]),
	.datab(\u4|wr_addr [3]),
	.datac(\u4|wr_addr [2]),
	.datad(\u4|wr_addr [1]),
	.cin(gnd),
	.combout(\u4|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u4|always1~4 .lut_mask = 16'h0200;
defparam \u4|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \u4|always1~5 (
// Equation(s):
// \u4|always1~5_combout  = (\u4|always1~3_combout  & (\u4|always1~2_combout  & (\u4|always1~1_combout  & \u4|always1~4_combout )))

	.dataa(\u4|always1~3_combout ),
	.datab(\u4|always1~2_combout ),
	.datac(\u4|always1~1_combout ),
	.datad(\u4|always1~4_combout ),
	.cin(gnd),
	.combout(\u4|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u4|always1~5 .lut_mask = 16'h8000;
defparam \u4|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \u4|Add0~28 (
// Equation(s):
// \u4|Add0~28_combout  = \u4|Add0~27  $ (!\u4|wr_addr [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|wr_addr [14]),
	.cin(\u4|Add0~27 ),
	.combout(\u4|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add0~28 .lut_mask = 16'hF00F;
defparam \u4|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \u4|wr_addr~1 (
// Equation(s):
// \u4|wr_addr~1_combout  = (!\u4|always1~5_combout  & \u4|Add0~28_combout )

	.dataa(\u4|always1~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|Add0~28_combout ),
	.cin(gnd),
	.combout(\u4|wr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|wr_addr~1 .lut_mask = 16'h5500;
defparam \u4|wr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \u4|wr_addr[14] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|wr_addr~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wr_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wr_addr[14] .is_wysiwyg = "true";
defparam \u4|wr_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|decode2|w_anode292w[2] (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|decode2|w_anode292w [2] = (!\u4|wr_addr [14] & (\u2|out_flag~q  & \u4|wr_addr [13]))

	.dataa(\u4|wr_addr [14]),
	.datab(gnd),
	.datac(\u2|out_flag~q ),
	.datad(\u4|wr_addr [13]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode292w [2]),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|decode2|w_anode292w[2] .lut_mask = 16'h5000;
defparam \u4|u0|altsyncram_component|auto_generated|decode2|w_anode292w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \u4|Add1~0 (
// Equation(s):
// \u4|Add1~0_combout  = \u4|rd_addr [0] $ (VCC)
// \u4|Add1~1  = CARRY(\u4|rd_addr [0])

	.dataa(\u4|rd_addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u4|Add1~0_combout ),
	.cout(\u4|Add1~1 ));
// synopsys translate_off
defparam \u4|Add1~0 .lut_mask = 16'h55AA;
defparam \u4|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \u4|Add1~2 (
// Equation(s):
// \u4|Add1~2_combout  = (\u4|rd_addr [1] & (!\u4|Add1~1 )) # (!\u4|rd_addr [1] & ((\u4|Add1~1 ) # (GND)))
// \u4|Add1~3  = CARRY((!\u4|Add1~1 ) # (!\u4|rd_addr [1]))

	.dataa(gnd),
	.datab(\u4|rd_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add1~1 ),
	.combout(\u4|Add1~2_combout ),
	.cout(\u4|Add1~3 ));
// synopsys translate_off
defparam \u4|Add1~2 .lut_mask = 16'h3C3F;
defparam \u4|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \u4|rd_addr[4]~0 (
// Equation(s):
// \u4|rd_addr[4]~0_combout  = (!\u4|Equal1~4_combout  & (((\u4|rd_en~5_combout ) # (!\u4|LessThan3~2_combout )) # (!\u4|LessThan1~1_combout )))

	.dataa(\u4|Equal1~4_combout ),
	.datab(\u4|LessThan1~1_combout ),
	.datac(\u4|LessThan3~2_combout ),
	.datad(\u4|rd_en~5_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[4]~0 .lut_mask = 16'h5515;
defparam \u4|rd_addr[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \u4|rd_addr[1]~4 (
// Equation(s):
// \u4|rd_addr[1]~4_combout  = (\u4|rd_addr[0]~2_combout  & (((\u4|rd_addr [1] & \u4|rd_addr[4]~0_combout )))) # (!\u4|rd_addr[0]~2_combout  & ((\u4|Add1~2_combout ) # ((\u4|rd_addr [1] & \u4|rd_addr[4]~0_combout ))))

	.dataa(\u4|rd_addr[0]~2_combout ),
	.datab(\u4|Add1~2_combout ),
	.datac(\u4|rd_addr [1]),
	.datad(\u4|rd_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[1]~4 .lut_mask = 16'hF444;
defparam \u4|rd_addr[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \u4|rd_addr[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[1]~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[1] .is_wysiwyg = "true";
defparam \u4|rd_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \u4|Add1~4 (
// Equation(s):
// \u4|Add1~4_combout  = (\u4|rd_addr [2] & (\u4|Add1~3  $ (GND))) # (!\u4|rd_addr [2] & (!\u4|Add1~3  & VCC))
// \u4|Add1~5  = CARRY((\u4|rd_addr [2] & !\u4|Add1~3 ))

	.dataa(gnd),
	.datab(\u4|rd_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add1~3 ),
	.combout(\u4|Add1~4_combout ),
	.cout(\u4|Add1~5 ));
// synopsys translate_off
defparam \u4|Add1~4 .lut_mask = 16'hC30C;
defparam \u4|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \u4|rd_addr[2]~5 (
// Equation(s):
// \u4|rd_addr[2]~5_combout  = (\u4|Add1~4_combout  & (((\u4|rd_addr[4]~0_combout  & \u4|rd_addr [2])) # (!\u4|rd_addr[0]~2_combout ))) # (!\u4|Add1~4_combout  & (\u4|rd_addr[4]~0_combout  & (\u4|rd_addr [2])))

	.dataa(\u4|Add1~4_combout ),
	.datab(\u4|rd_addr[4]~0_combout ),
	.datac(\u4|rd_addr [2]),
	.datad(\u4|rd_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[2]~5 .lut_mask = 16'hC0EA;
defparam \u4|rd_addr[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \u4|rd_addr[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[2]~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[2] .is_wysiwyg = "true";
defparam \u4|rd_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \u4|Add1~6 (
// Equation(s):
// \u4|Add1~6_combout  = (\u4|rd_addr [3] & (!\u4|Add1~5 )) # (!\u4|rd_addr [3] & ((\u4|Add1~5 ) # (GND)))
// \u4|Add1~7  = CARRY((!\u4|Add1~5 ) # (!\u4|rd_addr [3]))

	.dataa(gnd),
	.datab(\u4|rd_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add1~5 ),
	.combout(\u4|Add1~6_combout ),
	.cout(\u4|Add1~7 ));
// synopsys translate_off
defparam \u4|Add1~6 .lut_mask = 16'h3C3F;
defparam \u4|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \u4|rd_addr[3]~6 (
// Equation(s):
// \u4|rd_addr[3]~6_combout  = (\u4|rd_addr[0]~2_combout  & (((\u4|rd_addr [3] & \u4|rd_addr[4]~0_combout )))) # (!\u4|rd_addr[0]~2_combout  & ((\u4|Add1~6_combout ) # ((\u4|rd_addr [3] & \u4|rd_addr[4]~0_combout ))))

	.dataa(\u4|rd_addr[0]~2_combout ),
	.datab(\u4|Add1~6_combout ),
	.datac(\u4|rd_addr [3]),
	.datad(\u4|rd_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[3]~6 .lut_mask = 16'hF444;
defparam \u4|rd_addr[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \u4|rd_addr[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[3]~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[3] .is_wysiwyg = "true";
defparam \u4|rd_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \u4|Add1~8 (
// Equation(s):
// \u4|Add1~8_combout  = (\u4|rd_addr [4] & (\u4|Add1~7  $ (GND))) # (!\u4|rd_addr [4] & (!\u4|Add1~7  & VCC))
// \u4|Add1~9  = CARRY((\u4|rd_addr [4] & !\u4|Add1~7 ))

	.dataa(\u4|rd_addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add1~7 ),
	.combout(\u4|Add1~8_combout ),
	.cout(\u4|Add1~9 ));
// synopsys translate_off
defparam \u4|Add1~8 .lut_mask = 16'hA50A;
defparam \u4|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \u4|rd_addr[4]~7 (
// Equation(s):
// \u4|rd_addr[4]~7_combout  = (\u4|rd_addr[0]~2_combout  & (((\u4|rd_addr [4] & \u4|rd_addr[4]~0_combout )))) # (!\u4|rd_addr[0]~2_combout  & ((\u4|Add1~8_combout ) # ((\u4|rd_addr [4] & \u4|rd_addr[4]~0_combout ))))

	.dataa(\u4|rd_addr[0]~2_combout ),
	.datab(\u4|Add1~8_combout ),
	.datac(\u4|rd_addr [4]),
	.datad(\u4|rd_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[4]~7 .lut_mask = 16'hF444;
defparam \u4|rd_addr[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \u4|rd_addr[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[4]~7_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[4] .is_wysiwyg = "true";
defparam \u4|rd_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \u4|Add1~10 (
// Equation(s):
// \u4|Add1~10_combout  = (\u4|rd_addr [5] & (!\u4|Add1~9 )) # (!\u4|rd_addr [5] & ((\u4|Add1~9 ) # (GND)))
// \u4|Add1~11  = CARRY((!\u4|Add1~9 ) # (!\u4|rd_addr [5]))

	.dataa(\u4|rd_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add1~9 ),
	.combout(\u4|Add1~10_combout ),
	.cout(\u4|Add1~11 ));
// synopsys translate_off
defparam \u4|Add1~10 .lut_mask = 16'h5A5F;
defparam \u4|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \u4|rd_addr[5]~8 (
// Equation(s):
// \u4|rd_addr[5]~8_combout  = (\u4|Add1~10_combout  & (((\u4|rd_addr[4]~0_combout  & \u4|rd_addr [5])) # (!\u4|rd_addr[0]~2_combout ))) # (!\u4|Add1~10_combout  & (\u4|rd_addr[4]~0_combout  & (\u4|rd_addr [5])))

	.dataa(\u4|Add1~10_combout ),
	.datab(\u4|rd_addr[4]~0_combout ),
	.datac(\u4|rd_addr [5]),
	.datad(\u4|rd_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[5]~8 .lut_mask = 16'hC0EA;
defparam \u4|rd_addr[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \u4|rd_addr[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[5]~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[5] .is_wysiwyg = "true";
defparam \u4|rd_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \u4|Add1~12 (
// Equation(s):
// \u4|Add1~12_combout  = (\u4|rd_addr [6] & (\u4|Add1~11  $ (GND))) # (!\u4|rd_addr [6] & (!\u4|Add1~11  & VCC))
// \u4|Add1~13  = CARRY((\u4|rd_addr [6] & !\u4|Add1~11 ))

	.dataa(\u4|rd_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add1~11 ),
	.combout(\u4|Add1~12_combout ),
	.cout(\u4|Add1~13 ));
// synopsys translate_off
defparam \u4|Add1~12 .lut_mask = 16'hA50A;
defparam \u4|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \u4|rd_addr[6]~9 (
// Equation(s):
// \u4|rd_addr[6]~9_combout  = (\u4|rd_addr[0]~2_combout  & (((\u4|rd_addr [6] & \u4|rd_addr[4]~0_combout )))) # (!\u4|rd_addr[0]~2_combout  & ((\u4|Add1~12_combout ) # ((\u4|rd_addr [6] & \u4|rd_addr[4]~0_combout ))))

	.dataa(\u4|rd_addr[0]~2_combout ),
	.datab(\u4|Add1~12_combout ),
	.datac(\u4|rd_addr [6]),
	.datad(\u4|rd_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[6]~9 .lut_mask = 16'hF444;
defparam \u4|rd_addr[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \u4|rd_addr[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[6]~9_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[6] .is_wysiwyg = "true";
defparam \u4|rd_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \u4|Add1~14 (
// Equation(s):
// \u4|Add1~14_combout  = (\u4|rd_addr [7] & (!\u4|Add1~13 )) # (!\u4|rd_addr [7] & ((\u4|Add1~13 ) # (GND)))
// \u4|Add1~15  = CARRY((!\u4|Add1~13 ) # (!\u4|rd_addr [7]))

	.dataa(gnd),
	.datab(\u4|rd_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add1~13 ),
	.combout(\u4|Add1~14_combout ),
	.cout(\u4|Add1~15 ));
// synopsys translate_off
defparam \u4|Add1~14 .lut_mask = 16'h3C3F;
defparam \u4|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \u4|rd_addr[7]~10 (
// Equation(s):
// \u4|rd_addr[7]~10_combout  = (\u4|Add1~14_combout  & (((\u4|rd_addr[4]~0_combout  & \u4|rd_addr [7])) # (!\u4|rd_addr[0]~2_combout ))) # (!\u4|Add1~14_combout  & (\u4|rd_addr[4]~0_combout  & (\u4|rd_addr [7])))

	.dataa(\u4|Add1~14_combout ),
	.datab(\u4|rd_addr[4]~0_combout ),
	.datac(\u4|rd_addr [7]),
	.datad(\u4|rd_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[7]~10 .lut_mask = 16'hC0EA;
defparam \u4|rd_addr[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \u4|rd_addr[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[7]~10_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[7] .is_wysiwyg = "true";
defparam \u4|rd_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \u4|Equal1~2 (
// Equation(s):
// \u4|Equal1~2_combout  = (!\u4|rd_addr [4] & (\u4|rd_addr [7] & (!\u4|rd_addr [5] & \u4|rd_addr [6])))

	.dataa(\u4|rd_addr [4]),
	.datab(\u4|rd_addr [7]),
	.datac(\u4|rd_addr [5]),
	.datad(\u4|rd_addr [6]),
	.cin(gnd),
	.combout(\u4|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Equal1~2 .lut_mask = 16'h0400;
defparam \u4|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \u4|Add1~16 (
// Equation(s):
// \u4|Add1~16_combout  = (\u4|rd_addr [8] & (\u4|Add1~15  $ (GND))) # (!\u4|rd_addr [8] & (!\u4|Add1~15  & VCC))
// \u4|Add1~17  = CARRY((\u4|rd_addr [8] & !\u4|Add1~15 ))

	.dataa(gnd),
	.datab(\u4|rd_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add1~15 ),
	.combout(\u4|Add1~16_combout ),
	.cout(\u4|Add1~17 ));
// synopsys translate_off
defparam \u4|Add1~16 .lut_mask = 16'hC30C;
defparam \u4|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \u4|rd_addr[8]~11 (
// Equation(s):
// \u4|rd_addr[8]~11_combout  = (\u4|Add1~16_combout  & (((\u4|rd_addr[4]~0_combout  & \u4|rd_addr [8])) # (!\u4|rd_addr[0]~2_combout ))) # (!\u4|Add1~16_combout  & (\u4|rd_addr[4]~0_combout  & (\u4|rd_addr [8])))

	.dataa(\u4|Add1~16_combout ),
	.datab(\u4|rd_addr[4]~0_combout ),
	.datac(\u4|rd_addr [8]),
	.datad(\u4|rd_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[8]~11 .lut_mask = 16'hC0EA;
defparam \u4|rd_addr[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \u4|rd_addr[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[8]~11_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[8] .is_wysiwyg = "true";
defparam \u4|rd_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \u4|Add1~18 (
// Equation(s):
// \u4|Add1~18_combout  = (\u4|rd_addr [9] & (!\u4|Add1~17 )) # (!\u4|rd_addr [9] & ((\u4|Add1~17 ) # (GND)))
// \u4|Add1~19  = CARRY((!\u4|Add1~17 ) # (!\u4|rd_addr [9]))

	.dataa(gnd),
	.datab(\u4|rd_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add1~17 ),
	.combout(\u4|Add1~18_combout ),
	.cout(\u4|Add1~19 ));
// synopsys translate_off
defparam \u4|Add1~18 .lut_mask = 16'h3C3F;
defparam \u4|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \u4|rd_addr[9]~12 (
// Equation(s):
// \u4|rd_addr[9]~12_combout  = (\u4|rd_addr[0]~2_combout  & (((\u4|rd_addr [9] & \u4|rd_addr[4]~0_combout )))) # (!\u4|rd_addr[0]~2_combout  & ((\u4|Add1~18_combout ) # ((\u4|rd_addr [9] & \u4|rd_addr[4]~0_combout ))))

	.dataa(\u4|rd_addr[0]~2_combout ),
	.datab(\u4|Add1~18_combout ),
	.datac(\u4|rd_addr [9]),
	.datad(\u4|rd_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[9]~12 .lut_mask = 16'hF444;
defparam \u4|rd_addr[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \u4|rd_addr[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[9]~12_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[9] .is_wysiwyg = "true";
defparam \u4|rd_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \u4|Add1~20 (
// Equation(s):
// \u4|Add1~20_combout  = (\u4|rd_addr [10] & (\u4|Add1~19  $ (GND))) # (!\u4|rd_addr [10] & (!\u4|Add1~19  & VCC))
// \u4|Add1~21  = CARRY((\u4|rd_addr [10] & !\u4|Add1~19 ))

	.dataa(gnd),
	.datab(\u4|rd_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add1~19 ),
	.combout(\u4|Add1~20_combout ),
	.cout(\u4|Add1~21 ));
// synopsys translate_off
defparam \u4|Add1~20 .lut_mask = 16'hC30C;
defparam \u4|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \u4|rd_addr[10]~13 (
// Equation(s):
// \u4|rd_addr[10]~13_combout  = (\u4|Add1~20_combout  & (((\u4|rd_addr[4]~0_combout  & \u4|rd_addr [10])) # (!\u4|rd_addr[0]~2_combout ))) # (!\u4|Add1~20_combout  & (\u4|rd_addr[4]~0_combout  & (\u4|rd_addr [10])))

	.dataa(\u4|Add1~20_combout ),
	.datab(\u4|rd_addr[4]~0_combout ),
	.datac(\u4|rd_addr [10]),
	.datad(\u4|rd_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[10]~13 .lut_mask = 16'hC0EA;
defparam \u4|rd_addr[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \u4|rd_addr[10] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[10]~13_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[10] .is_wysiwyg = "true";
defparam \u4|rd_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \u4|Add1~22 (
// Equation(s):
// \u4|Add1~22_combout  = (\u4|rd_addr [11] & (!\u4|Add1~21 )) # (!\u4|rd_addr [11] & ((\u4|Add1~21 ) # (GND)))
// \u4|Add1~23  = CARRY((!\u4|Add1~21 ) # (!\u4|rd_addr [11]))

	.dataa(gnd),
	.datab(\u4|rd_addr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add1~21 ),
	.combout(\u4|Add1~22_combout ),
	.cout(\u4|Add1~23 ));
// synopsys translate_off
defparam \u4|Add1~22 .lut_mask = 16'h3C3F;
defparam \u4|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \u4|rd_addr[11]~14 (
// Equation(s):
// \u4|rd_addr[11]~14_combout  = (\u4|rd_addr[0]~2_combout  & (((\u4|rd_addr [11] & \u4|rd_addr[4]~0_combout )))) # (!\u4|rd_addr[0]~2_combout  & ((\u4|Add1~22_combout ) # ((\u4|rd_addr [11] & \u4|rd_addr[4]~0_combout ))))

	.dataa(\u4|rd_addr[0]~2_combout ),
	.datab(\u4|Add1~22_combout ),
	.datac(\u4|rd_addr [11]),
	.datad(\u4|rd_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[11]~14 .lut_mask = 16'hF444;
defparam \u4|rd_addr[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \u4|rd_addr[11] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[11]~14_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[11] .is_wysiwyg = "true";
defparam \u4|rd_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \u4|Equal1~1 (
// Equation(s):
// \u4|Equal1~1_combout  = (!\u4|rd_addr [10] & (\u4|rd_addr [9] & (\u4|rd_addr [11] & \u4|rd_addr [8])))

	.dataa(\u4|rd_addr [10]),
	.datab(\u4|rd_addr [9]),
	.datac(\u4|rd_addr [11]),
	.datad(\u4|rd_addr [8]),
	.cin(gnd),
	.combout(\u4|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Equal1~1 .lut_mask = 16'h4000;
defparam \u4|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \u4|Equal1~3 (
// Equation(s):
// \u4|Equal1~3_combout  = (!\u4|rd_addr [2] & (\u4|rd_addr [1] & !\u4|rd_addr [3]))

	.dataa(gnd),
	.datab(\u4|rd_addr [2]),
	.datac(\u4|rd_addr [1]),
	.datad(\u4|rd_addr [3]),
	.cin(gnd),
	.combout(\u4|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Equal1~3 .lut_mask = 16'h0030;
defparam \u4|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \u4|Add1~24 (
// Equation(s):
// \u4|Add1~24_combout  = (\u4|rd_addr [12] & (\u4|Add1~23  $ (GND))) # (!\u4|rd_addr [12] & (!\u4|Add1~23  & VCC))
// \u4|Add1~25  = CARRY((\u4|rd_addr [12] & !\u4|Add1~23 ))

	.dataa(gnd),
	.datab(\u4|rd_addr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add1~23 ),
	.combout(\u4|Add1~24_combout ),
	.cout(\u4|Add1~25 ));
// synopsys translate_off
defparam \u4|Add1~24 .lut_mask = 16'hC30C;
defparam \u4|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \u4|rd_addr[12]~15 (
// Equation(s):
// \u4|rd_addr[12]~15_combout  = (\u4|Add1~24_combout  & (((\u4|rd_addr[4]~0_combout  & \u4|rd_addr [12])) # (!\u4|rd_addr[0]~2_combout ))) # (!\u4|Add1~24_combout  & (\u4|rd_addr[4]~0_combout  & (\u4|rd_addr [12])))

	.dataa(\u4|Add1~24_combout ),
	.datab(\u4|rd_addr[4]~0_combout ),
	.datac(\u4|rd_addr [12]),
	.datad(\u4|rd_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[12]~15 .lut_mask = 16'hC0EA;
defparam \u4|rd_addr[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \u4|rd_addr[12] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[12]~15_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[12] .is_wysiwyg = "true";
defparam \u4|rd_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \u4|Add1~26 (
// Equation(s):
// \u4|Add1~26_combout  = (\u4|rd_addr [13] & (!\u4|Add1~25 )) # (!\u4|rd_addr [13] & ((\u4|Add1~25 ) # (GND)))
// \u4|Add1~27  = CARRY((!\u4|Add1~25 ) # (!\u4|rd_addr [13]))

	.dataa(\u4|rd_addr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|Add1~25 ),
	.combout(\u4|Add1~26_combout ),
	.cout(\u4|Add1~27 ));
// synopsys translate_off
defparam \u4|Add1~26 .lut_mask = 16'h5A5F;
defparam \u4|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \u4|rd_addr[13]~17 (
// Equation(s):
// \u4|rd_addr[13]~17_combout  = (\u4|rd_addr[0]~2_combout  & (((\u4|rd_addr [13] & \u4|rd_addr[4]~0_combout )))) # (!\u4|rd_addr[0]~2_combout  & ((\u4|Add1~26_combout ) # ((\u4|rd_addr [13] & \u4|rd_addr[4]~0_combout ))))

	.dataa(\u4|rd_addr[0]~2_combout ),
	.datab(\u4|Add1~26_combout ),
	.datac(\u4|rd_addr [13]),
	.datad(\u4|rd_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[13]~17 .lut_mask = 16'hF444;
defparam \u4|rd_addr[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \u4|rd_addr[13] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[13]~17_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[13] .is_wysiwyg = "true";
defparam \u4|rd_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \u4|Add1~28 (
// Equation(s):
// \u4|Add1~28_combout  = \u4|Add1~27  $ (!\u4|rd_addr [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|rd_addr [14]),
	.cin(\u4|Add1~27 ),
	.combout(\u4|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Add1~28 .lut_mask = 16'hF00F;
defparam \u4|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \u4|rd_addr[14]~16 (
// Equation(s):
// \u4|rd_addr[14]~16_combout  = (\u4|rd_addr[0]~2_combout  & (((\u4|rd_addr [14] & \u4|rd_addr[4]~0_combout )))) # (!\u4|rd_addr[0]~2_combout  & ((\u4|Add1~28_combout ) # ((\u4|rd_addr [14] & \u4|rd_addr[4]~0_combout ))))

	.dataa(\u4|rd_addr[0]~2_combout ),
	.datab(\u4|Add1~28_combout ),
	.datac(\u4|rd_addr [14]),
	.datad(\u4|rd_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[14]~16 .lut_mask = 16'hF444;
defparam \u4|rd_addr[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \u4|rd_addr[14] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[14]~16_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[14] .is_wysiwyg = "true";
defparam \u4|rd_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \u4|Equal1~0 (
// Equation(s):
// \u4|Equal1~0_combout  = (\u4|rd_addr [13] & (\u4|rd_addr [0] & (\u4|rd_addr [12] & \u4|rd_addr [14])))

	.dataa(\u4|rd_addr [13]),
	.datab(\u4|rd_addr [0]),
	.datac(\u4|rd_addr [12]),
	.datad(\u4|rd_addr [14]),
	.cin(gnd),
	.combout(\u4|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Equal1~0 .lut_mask = 16'h8000;
defparam \u4|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \u4|Equal1~4 (
// Equation(s):
// \u4|Equal1~4_combout  = (\u4|Equal1~2_combout  & (\u4|Equal1~1_combout  & (\u4|Equal1~3_combout  & \u4|Equal1~0_combout )))

	.dataa(\u4|Equal1~2_combout ),
	.datab(\u4|Equal1~1_combout ),
	.datac(\u4|Equal1~3_combout ),
	.datad(\u4|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u4|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Equal1~4 .lut_mask = 16'h8000;
defparam \u4|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \u4|rd_addr[0]~1 (
// Equation(s):
// \u4|rd_addr[0]~1_combout  = (\u4|Equal1~4_combout ) # ((!\u3|pix_y [8] & ((\u4|rd_en~4_combout ) # (!\u3|pix_y [7]))))

	.dataa(\u4|Equal1~4_combout ),
	.datab(\u3|pix_y [8]),
	.datac(\u3|pix_y [7]),
	.datad(\u4|rd_en~4_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[0]~1 .lut_mask = 16'hBBAB;
defparam \u4|rd_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \u4|rd_addr[0]~2 (
// Equation(s):
// \u4|rd_addr[0]~2_combout  = ((\u4|rd_addr[0]~1_combout ) # ((\u4|rd_en~2_combout ) # (!\u4|LessThan1~1_combout ))) # (!\u4|LessThan3~2_combout )

	.dataa(\u4|LessThan3~2_combout ),
	.datab(\u4|rd_addr[0]~1_combout ),
	.datac(\u4|LessThan1~1_combout ),
	.datad(\u4|rd_en~2_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[0]~2 .lut_mask = 16'hFFDF;
defparam \u4|rd_addr[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \u4|rd_addr[0]~3 (
// Equation(s):
// \u4|rd_addr[0]~3_combout  = (\u4|rd_addr[0]~2_combout  & (((\u4|rd_addr [0] & \u4|rd_addr[4]~0_combout )))) # (!\u4|rd_addr[0]~2_combout  & ((\u4|Add1~0_combout ) # ((\u4|rd_addr [0] & \u4|rd_addr[4]~0_combout ))))

	.dataa(\u4|rd_addr[0]~2_combout ),
	.datab(\u4|Add1~0_combout ),
	.datac(\u4|rd_addr [0]),
	.datad(\u4|rd_addr[4]~0_combout ),
	.cin(gnd),
	.combout(\u4|rd_addr[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|rd_addr[0]~3 .lut_mask = 16'hF444;
defparam \u4|rd_addr[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \u4|rd_addr[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|rd_addr[0]~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|rd_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|rd_addr[0] .is_wysiwyg = "true";
defparam \u4|rd_addr[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode292w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = \u4|rd_addr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|rd_addr [13]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \u4|u0|altsyncram_component|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N3
dffeas \u4|u0|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u4|u0|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \u4|u0|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout  = \u4|u0|altsyncram_component|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(\u4|u0|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hCCCC;
defparam \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|decode2|w_anode279w[2] (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|decode2|w_anode279w [2] = (!\u4|wr_addr [14] & (\u2|out_flag~q  & !\u4|wr_addr [13]))

	.dataa(\u4|wr_addr [14]),
	.datab(gnd),
	.datac(\u2|out_flag~q ),
	.datad(\u4|wr_addr [13]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode279w [2]),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|decode2|w_anode279w[2] .lut_mask = 16'h0050;
defparam \u4|u0|altsyncram_component|auto_generated|decode2|w_anode279w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode279w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|decode2|w_anode300w[2] (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|decode2|w_anode300w [2] = (\u4|wr_addr [14] & (\u2|out_flag~q  & !\u4|wr_addr [13]))

	.dataa(\u4|wr_addr [14]),
	.datab(gnd),
	.datac(\u2|out_flag~q ),
	.datad(\u4|wr_addr [13]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode300w [2]),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|decode2|w_anode300w[2] .lut_mask = 16'h00A0;
defparam \u4|u0|altsyncram_component|auto_generated|decode2|w_anode300w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode300w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \u4|u0|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|rd_addr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \u4|u0|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout  = \u4|u0|altsyncram_component|auto_generated|address_reg_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|u0|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N1
dffeas \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \u4|u0|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~0 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~0_combout  = (\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\u4|u0|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1] & (\u4|u0|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\u4|u0|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datad(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~0 .lut_mask = 16'hFA44;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \u4|always1~0 (
// Equation(s):
// \u4|always1~0_combout  = (\u4|wr_addr [14] & (\u2|out_flag~q  & \u4|wr_addr [13]))

	.dataa(\u4|wr_addr [14]),
	.datab(gnd),
	.datac(\u2|out_flag~q ),
	.datad(\u4|wr_addr [13]),
	.cin(gnd),
	.combout(\u4|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|always1~0 .lut_mask = 16'hA000;
defparam \u4|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y3_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\u4|always1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~1 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~1_combout  = (\u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~0_combout  & (((\u4|u0|altsyncram_component|auto_generated|ram_block1a29~portbdataout ) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~0_combout  & (\u4|u0|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & 
// ((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datab(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~0_combout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datad(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~1 .lut_mask = 16'hE2CC;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \u3|vga_rgb[5]~0 (
// Equation(s):
// \u3|vga_rgb[5]~0_combout  = (\u3|vga_blk~3_combout  & ((\u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~1_combout ) # (!\u4|pic_valid~q )))

	.dataa(\u3|vga_blk~3_combout ),
	.datab(gnd),
	.datac(\u4|pic_valid~q ),
	.datad(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[5]~1_combout ),
	.cin(gnd),
	.combout(\u3|vga_rgb[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|vga_rgb[5]~0 .lut_mask = 16'hAA0A;
defparam \u3|vga_rgb[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\u4|always1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode279w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode292w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~2 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~2_combout  = (\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\u4|u0|altsyncram_component|auto_generated|ram_block1a14~portbdataout ) # 
// (\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & (\u4|u0|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & 
// ((!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\u4|u0|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datad(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~2 .lut_mask = 16'hAAE4;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode300w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~3 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~3_combout  = (\u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~2_combout  & ((\u4|u0|altsyncram_component|auto_generated|ram_block1a30~portbdataout ) # 
// ((!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~2_combout  & (((\u4|u0|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & 
// \u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datab(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~2_combout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datad(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~3 .lut_mask = 16'hB8CC;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \u3|vga_rgb[6]~1 (
// Equation(s):
// \u3|vga_rgb[6]~1_combout  = (\u3|vga_blk~3_combout  & ((\u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~3_combout ) # (!\u4|pic_valid~q )))

	.dataa(\u4|pic_valid~q ),
	.datab(\u3|vga_blk~3_combout ),
	.datac(gnd),
	.datad(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[6]~3_combout ),
	.cin(gnd),
	.combout(\u3|vga_rgb[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|vga_rgb[6]~1 .lut_mask = 16'hCC44;
defparam \u3|vga_rgb[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode279w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode300w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~4 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~4_combout  = (\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\u4|u0|altsyncram_component|auto_generated|ram_block1a23~portbdataout ))) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1] & (\u4|u0|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\u4|u0|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datad(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~4 .lut_mask = 16'hFA44;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\u4|always1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode292w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~5 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~5_combout  = (\u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~4_combout  & ((\u4|u0|altsyncram_component|auto_generated|ram_block1a31~portbdataout ) # 
// ((!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~4_combout  & (((\u4|u0|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & 
// \u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~4_combout ),
	.datab(\u4|u0|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datad(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~5 .lut_mask = 16'hD8AA;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \u3|vga_rgb[7]~2 (
// Equation(s):
// \u3|vga_rgb[7]~2_combout  = (\u3|vga_blk~3_combout  & ((\u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~5_combout ) # (!\u4|pic_valid~q )))

	.dataa(\u3|vga_blk~3_combout ),
	.datab(gnd),
	.datac(\u4|pic_valid~q ),
	.datad(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[7]~5_combout ),
	.cin(gnd),
	.combout(\u3|vga_rgb[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|vga_rgb[7]~2 .lut_mask = 16'hAA0A;
defparam \u3|vga_rgb[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\u4|always1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode279w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode292w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~6 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~6_combout  = (\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\u4|u0|altsyncram_component|auto_generated|ram_block1a10~portbdataout ) # 
// (\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & (\u4|u0|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & 
// ((!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\u4|u0|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datad(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~6 .lut_mask = 16'hAAE4;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode300w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~7 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~7_combout  = (\u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~6_combout  & ((\u4|u0|altsyncram_component|auto_generated|ram_block1a26~portbdataout ) # 
// ((!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~6_combout  & (((\u4|u0|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & 
// \u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datab(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~6_combout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datad(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~7 .lut_mask = 16'hB8CC;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \u3|vga_rgb[2]~3 (
// Equation(s):
// \u3|vga_rgb[2]~3_combout  = (\u3|vga_blk~3_combout  & ((\u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~7_combout ) # (!\u4|pic_valid~q )))

	.dataa(\u3|vga_blk~3_combout ),
	.datab(\u4|pic_valid~q ),
	.datac(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[2]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|vga_rgb[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|vga_rgb[2]~3 .lut_mask = 16'hA2A2;
defparam \u3|vga_rgb[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode300w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode279w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~8 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~8_combout  = (\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1] & (\u4|u0|altsyncram_component|auto_generated|ram_block1a19~portbdataout )) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\u4|u0|altsyncram_component|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\u4|u0|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datad(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~8 .lut_mask = 16'hEE50;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode292w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\u4|always1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~9 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~9_combout  = (\u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~8_combout  & (((\u4|u0|altsyncram_component|auto_generated|ram_block1a27~portbdataout ) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~8_combout  & (\u4|u0|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & 
// ((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~8_combout ),
	.datab(\u4|u0|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datad(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~9 .lut_mask = 16'hE4AA;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \u3|vga_rgb[3]~4 (
// Equation(s):
// \u3|vga_rgb[3]~4_combout  = (\u3|vga_blk~3_combout  & ((\u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~9_combout ) # (!\u4|pic_valid~q )))

	.dataa(\u3|vga_blk~3_combout ),
	.datab(gnd),
	.datac(\u4|pic_valid~q ),
	.datad(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[3]~9_combout ),
	.cin(gnd),
	.combout(\u3|vga_rgb[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u3|vga_rgb[3]~4 .lut_mask = 16'hAA0A;
defparam \u3|vga_rgb[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y3_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\u4|always1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode279w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode292w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~10 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~10_combout  = (\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\u4|u0|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & (\u4|u0|altsyncram_component|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\u4|u0|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\u4|u0|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~10 .lut_mask = 16'hF4A4;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode300w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~11 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~11_combout  = (\u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~10_combout  & ((\u4|u0|altsyncram_component|auto_generated|ram_block1a28~portbdataout ) # 
// ((!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~10_combout  & (((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \u4|u0|altsyncram_component|auto_generated|ram_block1a20~portbdataout ))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datab(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~10_combout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\u4|u0|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~11 .lut_mask = 16'hBC8C;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \u3|vga_rgb[4]~5 (
// Equation(s):
// \u3|vga_rgb[4]~5_combout  = (\u3|vga_blk~3_combout  & ((\u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~11_combout ) # (!\u4|pic_valid~q )))

	.dataa(\u4|pic_valid~q ),
	.datab(\u3|vga_blk~3_combout ),
	.datac(gnd),
	.datad(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[4]~11_combout ),
	.cin(gnd),
	.combout(\u3|vga_rgb[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u3|vga_rgb[4]~5 .lut_mask = 16'hCC44;
defparam \u3|vga_rgb[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode300w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode279w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~12 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~12_combout  = (\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1] & (\u4|u0|altsyncram_component|auto_generated|ram_block1a16~portbdataout )) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\u4|u0|altsyncram_component|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\u4|u0|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datad(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~12 .lut_mask = 16'hEE50;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode292w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\u4|always1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~13 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~13_combout  = (\u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~12_combout  & (((\u4|u0|altsyncram_component|auto_generated|ram_block1a24~portbdataout ) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~12_combout  & (\u4|u0|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & 
// (\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~12_combout ),
	.datab(\u4|u0|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\u4|u0|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~13 .lut_mask = 16'hEA4A;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \u3|vga_rgb[0]~6 (
// Equation(s):
// \u3|vga_rgb[0]~6_combout  = (\u3|vga_blk~3_combout  & ((\u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~13_combout ) # (!\u4|pic_valid~q )))

	.dataa(\u4|pic_valid~q ),
	.datab(\u3|vga_blk~3_combout ),
	.datac(gnd),
	.datad(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[0]~13_combout ),
	.cin(gnd),
	.combout(\u3|vga_rgb[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u3|vga_rgb[0]~6 .lut_mask = 16'hCC44;
defparam \u3|vga_rgb[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\u4|always1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode279w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode292w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~14 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout  = (\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\u4|u0|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) # 
// (!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0] & (\u4|u0|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\u4|u0|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\u4|u0|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~14 .lut_mask = 16'hF4A4;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \u4|u0|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\u4|u0|altsyncram_component|auto_generated|decode2|w_anode300w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\u0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u2|data_out [7]}),
	.portaaddr({\u4|wr_addr [12],\u4|wr_addr [11],\u4|wr_addr [10],\u4|wr_addr [9],\u4|wr_addr [8],\u4|wr_addr [7],\u4|wr_addr [6],\u4|wr_addr [5],\u4|wr_addr [4],\u4|wr_addr [3],\u4|wr_addr [2],\u4|wr_addr [1],\u4|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u4|rd_addr [12],\u4|rd_addr [11],\u4|rd_addr [10],\u4|rd_addr [9],\u4|rd_addr [8],\u4|rd_addr [7],\u4|rd_addr [6],\u4|rd_addr [5],\u4|rd_addr [4],\u4|rd_addr [3],\u4|rd_addr [2],\u4|rd_addr [1],\u4|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u4|u0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ALTSYNCRAM";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32768;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \u4|u0|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~15 (
// Equation(s):
// \u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~15_combout  = (\u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout  & ((\u4|u0|altsyncram_component|auto_generated|ram_block1a25~portbdataout ) # 
// ((!\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout  & (((\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \u4|u0|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))))

	.dataa(\u4|u0|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datab(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~14_combout ),
	.datac(\u4|u0|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\u4|u0|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~15 .lut_mask = 16'hBC8C;
defparam \u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \u3|vga_rgb[1]~7 (
// Equation(s):
// \u3|vga_rgb[1]~7_combout  = (\u3|vga_blk~3_combout  & ((\u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~15_combout ) # (!\u4|pic_valid~q )))

	.dataa(\u4|pic_valid~q ),
	.datab(\u3|vga_blk~3_combout ),
	.datac(gnd),
	.datad(\u4|u0|altsyncram_component|auto_generated|mux3|result_node[1]~15_combout ),
	.cin(gnd),
	.combout(\u3|vga_rgb[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u3|vga_rgb[1]~7 .lut_mask = 16'hCC44;
defparam \u3|vga_rgb[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N0
cycloneive_lcell_comb \u6|u3|div_cnt[0]~1 (
// Equation(s):
// \u6|u3|div_cnt[0]~1_combout  = !\u6|u3|div_cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|u3|div_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|u3|div_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|div_cnt[0]~1 .lut_mask = 16'h0F0F;
defparam \u6|u3|div_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N1
dffeas \u6|u3|div_cnt[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u3|div_cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u3|div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u3|div_cnt[0] .is_wysiwyg = "true";
defparam \u6|u3|div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N14
cycloneive_lcell_comb \u6|u3|div_cnt[1]~0 (
// Equation(s):
// \u6|u3|div_cnt[1]~0_combout  = \u6|u3|div_cnt [1] $ (\u6|u3|div_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|u3|div_cnt [1]),
	.datad(\u6|u3|div_cnt [0]),
	.cin(gnd),
	.combout(\u6|u3|div_cnt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|div_cnt[1]~0 .lut_mask = 16'h0FF0;
defparam \u6|u3|div_cnt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N15
dffeas \u6|u3|div_cnt[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u3|div_cnt[1]~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u3|div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u3|div_cnt[1] .is_wysiwyg = "true";
defparam \u6|u3|div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N18
cycloneive_lcell_comb \u6|u3|Equal2~0 (
// Equation(s):
// \u6|u3|Equal2~0_combout  = (\u6|u3|div_cnt [1] & \u6|u3|div_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|u3|div_cnt [1]),
	.datad(\u6|u3|div_cnt [0]),
	.cin(gnd),
	.combout(\u6|u3|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|Equal2~0 .lut_mask = 16'hF000;
defparam \u6|u3|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N6
cycloneive_lcell_comb \u6|u3|bit_cnt[1]~2 (
// Equation(s):
// \u6|u3|bit_cnt[1]~2_combout  = (\u6|u3|Equal2~0_combout  & (!\u6|u3|always1~0_combout  & (\u6|u3|bit_cnt [0] $ (\u6|u3|bit_cnt [1])))) # (!\u6|u3|Equal2~0_combout  & (((\u6|u3|bit_cnt [1]))))

	.dataa(\u6|u3|bit_cnt [0]),
	.datab(\u6|u3|Equal2~0_combout ),
	.datac(\u6|u3|bit_cnt [1]),
	.datad(\u6|u3|always1~0_combout ),
	.cin(gnd),
	.combout(\u6|u3|bit_cnt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|bit_cnt[1]~2 .lut_mask = 16'h3078;
defparam \u6|u3|bit_cnt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N7
dffeas \u6|u3|bit_cnt[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u3|bit_cnt[1]~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u3|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u3|bit_cnt[1] .is_wysiwyg = "true";
defparam \u6|u3|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N22
cycloneive_lcell_comb \u6|u3|Add1~1 (
// Equation(s):
// \u6|u3|Add1~1_combout  = \u6|u3|bit_cnt [2] $ (((\u6|u3|bit_cnt [0] & \u6|u3|bit_cnt [1])))

	.dataa(\u6|u3|bit_cnt [0]),
	.datab(gnd),
	.datac(\u6|u3|bit_cnt [2]),
	.datad(\u6|u3|bit_cnt [1]),
	.cin(gnd),
	.combout(\u6|u3|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|Add1~1 .lut_mask = 16'h5AF0;
defparam \u6|u3|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N8
cycloneive_lcell_comb \u6|u3|bit_cnt[2]~4 (
// Equation(s):
// \u6|u3|bit_cnt[2]~4_combout  = (\u6|u3|Equal2~0_combout  & (\u6|u3|Add1~1_combout  & ((!\u6|u3|always1~0_combout )))) # (!\u6|u3|Equal2~0_combout  & (((\u6|u3|bit_cnt [2]))))

	.dataa(\u6|u3|Add1~1_combout ),
	.datab(\u6|u3|Equal2~0_combout ),
	.datac(\u6|u3|bit_cnt [2]),
	.datad(\u6|u3|always1~0_combout ),
	.cin(gnd),
	.combout(\u6|u3|bit_cnt[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|bit_cnt[2]~4 .lut_mask = 16'h30B8;
defparam \u6|u3|bit_cnt[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N9
dffeas \u6|u3|bit_cnt[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u3|bit_cnt[2]~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u3|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u3|bit_cnt[2] .is_wysiwyg = "true";
defparam \u6|u3|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N20
cycloneive_lcell_comb \u6|u3|always1~0 (
// Equation(s):
// \u6|u3|always1~0_combout  = (\u6|u3|bit_cnt [0] & (\u6|u3|bit_cnt [3] & (\u6|u3|bit_cnt [2] & \u6|u3|bit_cnt [1])))

	.dataa(\u6|u3|bit_cnt [0]),
	.datab(\u6|u3|bit_cnt [3]),
	.datac(\u6|u3|bit_cnt [2]),
	.datad(\u6|u3|bit_cnt [1]),
	.cin(gnd),
	.combout(\u6|u3|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|always1~0 .lut_mask = 16'h8000;
defparam \u6|u3|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N30
cycloneive_lcell_comb \u6|u3|bit_cnt[0]~5 (
// Equation(s):
// \u6|u3|bit_cnt[0]~5_combout  = (\u6|u3|div_cnt [1] & ((\u6|u3|bit_cnt [0] & ((!\u6|u3|div_cnt [0]))) # (!\u6|u3|bit_cnt [0] & (!\u6|u3|always1~0_combout  & \u6|u3|div_cnt [0])))) # (!\u6|u3|div_cnt [1] & (((\u6|u3|bit_cnt [0]))))

	.dataa(\u6|u3|always1~0_combout ),
	.datab(\u6|u3|div_cnt [1]),
	.datac(\u6|u3|bit_cnt [0]),
	.datad(\u6|u3|div_cnt [0]),
	.cin(gnd),
	.combout(\u6|u3|bit_cnt[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|bit_cnt[0]~5 .lut_mask = 16'h34F0;
defparam \u6|u3|bit_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N31
dffeas \u6|u3|bit_cnt[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u3|bit_cnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u3|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u3|bit_cnt[0] .is_wysiwyg = "true";
defparam \u6|u3|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N12
cycloneive_lcell_comb \u6|u3|Add1~0 (
// Equation(s):
// \u6|u3|Add1~0_combout  = \u6|u3|bit_cnt [3] $ (((\u6|u3|bit_cnt [0] & (\u6|u3|bit_cnt [2] & \u6|u3|bit_cnt [1]))))

	.dataa(\u6|u3|bit_cnt [0]),
	.datab(\u6|u3|bit_cnt [3]),
	.datac(\u6|u3|bit_cnt [2]),
	.datad(\u6|u3|bit_cnt [1]),
	.cin(gnd),
	.combout(\u6|u3|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|Add1~0 .lut_mask = 16'h6CCC;
defparam \u6|u3|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N4
cycloneive_lcell_comb \u6|u3|bit_cnt[3]~3 (
// Equation(s):
// \u6|u3|bit_cnt[3]~3_combout  = (\u6|u3|Equal2~0_combout  & (\u6|u3|Add1~0_combout  & (!\u6|u3|always1~0_combout ))) # (!\u6|u3|Equal2~0_combout  & (((\u6|u3|bit_cnt [3]))))

	.dataa(\u6|u3|Add1~0_combout ),
	.datab(\u6|u3|always1~0_combout ),
	.datac(\u6|u3|bit_cnt [3]),
	.datad(\u6|u3|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u6|u3|bit_cnt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|bit_cnt[3]~3 .lut_mask = 16'h22F0;
defparam \u6|u3|bit_cnt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N5
dffeas \u6|u3|bit_cnt[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u3|bit_cnt[3]~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u3|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u3|bit_cnt[3] .is_wysiwyg = "true";
defparam \u6|u3|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_lcell_comb \u6|u2|Add0~0 (
// Equation(s):
// \u6|u2|Add0~0_combout  = \u6|u2|div_cnt [0] $ (VCC)
// \u6|u2|Add0~1  = CARRY(\u6|u2|div_cnt [0])

	.dataa(\u6|u2|div_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u6|u2|Add0~0_combout ),
	.cout(\u6|u2|Add0~1 ));
// synopsys translate_off
defparam \u6|u2|Add0~0 .lut_mask = 16'h55AA;
defparam \u6|u2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \u6|u2|div_cnt~6 (
// Equation(s):
// \u6|u2|div_cnt~6_combout  = (\u6|u2|Add0~0_combout  & !\u6|u2|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|u2|Add0~0_combout ),
	.datad(\u6|u2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u6|u2|div_cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|div_cnt~6 .lut_mask = 16'h00F0;
defparam \u6|u2|div_cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N3
dffeas \u6|u2|div_cnt[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|div_cnt~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[0] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneive_lcell_comb \u6|u2|Add0~2 (
// Equation(s):
// \u6|u2|Add0~2_combout  = (\u6|u2|div_cnt [1] & (!\u6|u2|Add0~1 )) # (!\u6|u2|div_cnt [1] & ((\u6|u2|Add0~1 ) # (GND)))
// \u6|u2|Add0~3  = CARRY((!\u6|u2|Add0~1 ) # (!\u6|u2|div_cnt [1]))

	.dataa(gnd),
	.datab(\u6|u2|div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|u2|Add0~1 ),
	.combout(\u6|u2|Add0~2_combout ),
	.cout(\u6|u2|Add0~3 ));
// synopsys translate_off
defparam \u6|u2|Add0~2 .lut_mask = 16'h3C3F;
defparam \u6|u2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N3
dffeas \u6|u2|div_cnt[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[1] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \u6|u2|Add0~4 (
// Equation(s):
// \u6|u2|Add0~4_combout  = (\u6|u2|div_cnt [2] & (\u6|u2|Add0~3  $ (GND))) # (!\u6|u2|div_cnt [2] & (!\u6|u2|Add0~3  & VCC))
// \u6|u2|Add0~5  = CARRY((\u6|u2|div_cnt [2] & !\u6|u2|Add0~3 ))

	.dataa(gnd),
	.datab(\u6|u2|div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|u2|Add0~3 ),
	.combout(\u6|u2|Add0~4_combout ),
	.cout(\u6|u2|Add0~5 ));
// synopsys translate_off
defparam \u6|u2|Add0~4 .lut_mask = 16'hC30C;
defparam \u6|u2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N5
dffeas \u6|u2|div_cnt[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[2] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \u6|u2|Add0~6 (
// Equation(s):
// \u6|u2|Add0~6_combout  = (\u6|u2|div_cnt [3] & (!\u6|u2|Add0~5 )) # (!\u6|u2|div_cnt [3] & ((\u6|u2|Add0~5 ) # (GND)))
// \u6|u2|Add0~7  = CARRY((!\u6|u2|Add0~5 ) # (!\u6|u2|div_cnt [3]))

	.dataa(gnd),
	.datab(\u6|u2|div_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|u2|Add0~5 ),
	.combout(\u6|u2|Add0~6_combout ),
	.cout(\u6|u2|Add0~7 ));
// synopsys translate_off
defparam \u6|u2|Add0~6 .lut_mask = 16'h3C3F;
defparam \u6|u2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N28
cycloneive_lcell_comb \u6|u2|div_cnt~5 (
// Equation(s):
// \u6|u2|div_cnt~5_combout  = (\u6|u2|Add0~6_combout  & !\u6|u2|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|u2|Add0~6_combout ),
	.datad(\u6|u2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u6|u2|div_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|div_cnt~5 .lut_mask = 16'h00F0;
defparam \u6|u2|div_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N29
dffeas \u6|u2|div_cnt[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|div_cnt~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[3] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneive_lcell_comb \u6|u2|Add0~8 (
// Equation(s):
// \u6|u2|Add0~8_combout  = (\u6|u2|div_cnt [4] & (\u6|u2|Add0~7  $ (GND))) # (!\u6|u2|div_cnt [4] & (!\u6|u2|Add0~7  & VCC))
// \u6|u2|Add0~9  = CARRY((\u6|u2|div_cnt [4] & !\u6|u2|Add0~7 ))

	.dataa(gnd),
	.datab(\u6|u2|div_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|u2|Add0~7 ),
	.combout(\u6|u2|Add0~8_combout ),
	.cout(\u6|u2|Add0~9 ));
// synopsys translate_off
defparam \u6|u2|Add0~8 .lut_mask = 16'hC30C;
defparam \u6|u2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N9
dffeas \u6|u2|div_cnt[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[4] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \u6|u2|Add0~10 (
// Equation(s):
// \u6|u2|Add0~10_combout  = (\u6|u2|div_cnt [5] & (!\u6|u2|Add0~9 )) # (!\u6|u2|div_cnt [5] & ((\u6|u2|Add0~9 ) # (GND)))
// \u6|u2|Add0~11  = CARRY((!\u6|u2|Add0~9 ) # (!\u6|u2|div_cnt [5]))

	.dataa(gnd),
	.datab(\u6|u2|div_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|u2|Add0~9 ),
	.combout(\u6|u2|Add0~10_combout ),
	.cout(\u6|u2|Add0~11 ));
// synopsys translate_off
defparam \u6|u2|Add0~10 .lut_mask = 16'h3C3F;
defparam \u6|u2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cycloneive_lcell_comb \u6|u2|div_cnt~4 (
// Equation(s):
// \u6|u2|div_cnt~4_combout  = (\u6|u2|Add0~10_combout  & !\u6|u2|Equal0~4_combout )

	.dataa(\u6|u2|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|u2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u6|u2|div_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|div_cnt~4 .lut_mask = 16'h00AA;
defparam \u6|u2|div_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N25
dffeas \u6|u2|div_cnt[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|div_cnt~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[5] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneive_lcell_comb \u6|u2|Add0~12 (
// Equation(s):
// \u6|u2|Add0~12_combout  = (\u6|u2|div_cnt [6] & (\u6|u2|Add0~11  $ (GND))) # (!\u6|u2|div_cnt [6] & (!\u6|u2|Add0~11  & VCC))
// \u6|u2|Add0~13  = CARRY((\u6|u2|div_cnt [6] & !\u6|u2|Add0~11 ))

	.dataa(\u6|u2|div_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|u2|Add0~11 ),
	.combout(\u6|u2|Add0~12_combout ),
	.cout(\u6|u2|Add0~13 ));
// synopsys translate_off
defparam \u6|u2|Add0~12 .lut_mask = 16'hA50A;
defparam \u6|u2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N13
dffeas \u6|u2|div_cnt[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[6] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneive_lcell_comb \u6|u2|Add0~14 (
// Equation(s):
// \u6|u2|Add0~14_combout  = (\u6|u2|div_cnt [7] & (!\u6|u2|Add0~13 )) # (!\u6|u2|div_cnt [7] & ((\u6|u2|Add0~13 ) # (GND)))
// \u6|u2|Add0~15  = CARRY((!\u6|u2|Add0~13 ) # (!\u6|u2|div_cnt [7]))

	.dataa(gnd),
	.datab(\u6|u2|div_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|u2|Add0~13 ),
	.combout(\u6|u2|Add0~14_combout ),
	.cout(\u6|u2|Add0~15 ));
// synopsys translate_off
defparam \u6|u2|Add0~14 .lut_mask = 16'h3C3F;
defparam \u6|u2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneive_lcell_comb \u6|u2|div_cnt~3 (
// Equation(s):
// \u6|u2|div_cnt~3_combout  = (\u6|u2|Add0~14_combout  & !\u6|u2|Equal0~4_combout )

	.dataa(\u6|u2|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|u2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u6|u2|div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|div_cnt~3 .lut_mask = 16'h00AA;
defparam \u6|u2|div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N23
dffeas \u6|u2|div_cnt[7] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[7] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneive_lcell_comb \u6|u2|Equal0~2 (
// Equation(s):
// \u6|u2|Equal0~2_combout  = (!\u6|u2|div_cnt [4] & (\u6|u2|div_cnt [5] & (\u6|u2|div_cnt [7] & !\u6|u2|div_cnt [6])))

	.dataa(\u6|u2|div_cnt [4]),
	.datab(\u6|u2|div_cnt [5]),
	.datac(\u6|u2|div_cnt [7]),
	.datad(\u6|u2|div_cnt [6]),
	.cin(gnd),
	.combout(\u6|u2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Equal0~2 .lut_mask = 16'h0040;
defparam \u6|u2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneive_lcell_comb \u6|u2|Add0~16 (
// Equation(s):
// \u6|u2|Add0~16_combout  = (\u6|u2|div_cnt [8] & (\u6|u2|Add0~15  $ (GND))) # (!\u6|u2|div_cnt [8] & (!\u6|u2|Add0~15  & VCC))
// \u6|u2|Add0~17  = CARRY((\u6|u2|div_cnt [8] & !\u6|u2|Add0~15 ))

	.dataa(gnd),
	.datab(\u6|u2|div_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|u2|Add0~15 ),
	.combout(\u6|u2|Add0~16_combout ),
	.cout(\u6|u2|Add0~17 ));
// synopsys translate_off
defparam \u6|u2|Add0~16 .lut_mask = 16'hC30C;
defparam \u6|u2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cycloneive_lcell_comb \u6|u2|div_cnt~2 (
// Equation(s):
// \u6|u2|div_cnt~2_combout  = (\u6|u2|Add0~16_combout  & !\u6|u2|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|u2|Add0~16_combout ),
	.datad(\u6|u2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u6|u2|div_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|div_cnt~2 .lut_mask = 16'h00F0;
defparam \u6|u2|div_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N19
dffeas \u6|u2|div_cnt[8] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|div_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[8] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneive_lcell_comb \u6|u2|Add0~18 (
// Equation(s):
// \u6|u2|Add0~18_combout  = (\u6|u2|div_cnt [9] & (!\u6|u2|Add0~17 )) # (!\u6|u2|div_cnt [9] & ((\u6|u2|Add0~17 ) # (GND)))
// \u6|u2|Add0~19  = CARRY((!\u6|u2|Add0~17 ) # (!\u6|u2|div_cnt [9]))

	.dataa(gnd),
	.datab(\u6|u2|div_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|u2|Add0~17 ),
	.combout(\u6|u2|Add0~18_combout ),
	.cout(\u6|u2|Add0~19 ));
// synopsys translate_off
defparam \u6|u2|Add0~18 .lut_mask = 16'h3C3F;
defparam \u6|u2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \u6|u2|div_cnt[9] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[9] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \u6|u2|Add0~20 (
// Equation(s):
// \u6|u2|Add0~20_combout  = (\u6|u2|div_cnt [10] & (\u6|u2|Add0~19  $ (GND))) # (!\u6|u2|div_cnt [10] & (!\u6|u2|Add0~19  & VCC))
// \u6|u2|Add0~21  = CARRY((\u6|u2|div_cnt [10] & !\u6|u2|Add0~19 ))

	.dataa(gnd),
	.datab(\u6|u2|div_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|u2|Add0~19 ),
	.combout(\u6|u2|Add0~20_combout ),
	.cout(\u6|u2|Add0~21 ));
// synopsys translate_off
defparam \u6|u2|Add0~20 .lut_mask = 16'hC30C;
defparam \u6|u2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N21
dffeas \u6|u2|div_cnt[10] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[10] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \u6|u2|Add0~22 (
// Equation(s):
// \u6|u2|Add0~22_combout  = (\u6|u2|div_cnt [11] & (!\u6|u2|Add0~21 )) # (!\u6|u2|div_cnt [11] & ((\u6|u2|Add0~21 ) # (GND)))
// \u6|u2|Add0~23  = CARRY((!\u6|u2|Add0~21 ) # (!\u6|u2|div_cnt [11]))

	.dataa(\u6|u2|div_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|u2|Add0~21 ),
	.combout(\u6|u2|Add0~22_combout ),
	.cout(\u6|u2|Add0~23 ));
// synopsys translate_off
defparam \u6|u2|Add0~22 .lut_mask = 16'h5A5F;
defparam \u6|u2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N23
dffeas \u6|u2|div_cnt[11] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[11] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N16
cycloneive_lcell_comb \u6|u2|Equal0~1 (
// Equation(s):
// \u6|u2|Equal0~1_combout  = (!\u6|u2|div_cnt [10] & (!\u6|u2|div_cnt [9] & (!\u6|u2|div_cnt [11] & \u6|u2|div_cnt [8])))

	.dataa(\u6|u2|div_cnt [10]),
	.datab(\u6|u2|div_cnt [9]),
	.datac(\u6|u2|div_cnt [11]),
	.datad(\u6|u2|div_cnt [8]),
	.cin(gnd),
	.combout(\u6|u2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Equal0~1 .lut_mask = 16'h0100;
defparam \u6|u2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N26
cycloneive_lcell_comb \u6|u2|Equal0~3 (
// Equation(s):
// \u6|u2|Equal0~3_combout  = (!\u6|u2|div_cnt [1] & (\u6|u2|div_cnt [3] & (!\u6|u2|div_cnt [2] & !\u6|u2|div_cnt [0])))

	.dataa(\u6|u2|div_cnt [1]),
	.datab(\u6|u2|div_cnt [3]),
	.datac(\u6|u2|div_cnt [2]),
	.datad(\u6|u2|div_cnt [0]),
	.cin(gnd),
	.combout(\u6|u2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Equal0~3 .lut_mask = 16'h0004;
defparam \u6|u2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \u6|u2|Add0~24 (
// Equation(s):
// \u6|u2|Add0~24_combout  = (\u6|u2|div_cnt [12] & (\u6|u2|Add0~23  $ (GND))) # (!\u6|u2|div_cnt [12] & (!\u6|u2|Add0~23  & VCC))
// \u6|u2|Add0~25  = CARRY((\u6|u2|div_cnt [12] & !\u6|u2|Add0~23 ))

	.dataa(gnd),
	.datab(\u6|u2|div_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|u2|Add0~23 ),
	.combout(\u6|u2|Add0~24_combout ),
	.cout(\u6|u2|Add0~25 ));
// synopsys translate_off
defparam \u6|u2|Add0~24 .lut_mask = 16'hC30C;
defparam \u6|u2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \u6|u2|div_cnt[12] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[12] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneive_lcell_comb \u6|u2|Add0~26 (
// Equation(s):
// \u6|u2|Add0~26_combout  = (\u6|u2|div_cnt [13] & (!\u6|u2|Add0~25 )) # (!\u6|u2|div_cnt [13] & ((\u6|u2|Add0~25 ) # (GND)))
// \u6|u2|Add0~27  = CARRY((!\u6|u2|Add0~25 ) # (!\u6|u2|div_cnt [13]))

	.dataa(gnd),
	.datab(\u6|u2|div_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|u2|Add0~25 ),
	.combout(\u6|u2|Add0~26_combout ),
	.cout(\u6|u2|Add0~27 ));
// synopsys translate_off
defparam \u6|u2|Add0~26 .lut_mask = 16'h3C3F;
defparam \u6|u2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneive_lcell_comb \u6|u2|div_cnt~1 (
// Equation(s):
// \u6|u2|div_cnt~1_combout  = (\u6|u2|Add0~26_combout  & !\u6|u2|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|u2|Add0~26_combout ),
	.datad(\u6|u2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u6|u2|div_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|div_cnt~1 .lut_mask = 16'h00F0;
defparam \u6|u2|div_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N9
dffeas \u6|u2|div_cnt[13] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|div_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[13] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \u6|u2|Add0~28 (
// Equation(s):
// \u6|u2|Add0~28_combout  = (\u6|u2|div_cnt [14] & (\u6|u2|Add0~27  $ (GND))) # (!\u6|u2|div_cnt [14] & (!\u6|u2|Add0~27  & VCC))
// \u6|u2|Add0~29  = CARRY((\u6|u2|div_cnt [14] & !\u6|u2|Add0~27 ))

	.dataa(\u6|u2|div_cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u6|u2|Add0~27 ),
	.combout(\u6|u2|Add0~28_combout ),
	.cout(\u6|u2|Add0~29 ));
// synopsys translate_off
defparam \u6|u2|Add0~28 .lut_mask = 16'hA50A;
defparam \u6|u2|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N30
cycloneive_lcell_comb \u6|u2|div_cnt~0 (
// Equation(s):
// \u6|u2|div_cnt~0_combout  = (\u6|u2|Add0~28_combout  & !\u6|u2|Equal0~4_combout )

	.dataa(gnd),
	.datab(\u6|u2|Add0~28_combout ),
	.datac(gnd),
	.datad(\u6|u2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u6|u2|div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|div_cnt~0 .lut_mask = 16'h00CC;
defparam \u6|u2|div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N31
dffeas \u6|u2|div_cnt[14] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[14] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneive_lcell_comb \u6|u2|Add0~30 (
// Equation(s):
// \u6|u2|Add0~30_combout  = \u6|u2|div_cnt [15] $ (\u6|u2|Add0~29 )

	.dataa(\u6|u2|div_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u6|u2|Add0~29 ),
	.combout(\u6|u2|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Add0~30 .lut_mask = 16'h5A5A;
defparam \u6|u2|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y12_N31
dffeas \u6|u2|div_cnt[15] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|div_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|div_cnt[15] .is_wysiwyg = "true";
defparam \u6|u2|div_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cycloneive_lcell_comb \u6|u2|Equal0~0 (
// Equation(s):
// \u6|u2|Equal0~0_combout  = (\u6|u2|div_cnt [14] & (!\u6|u2|div_cnt [12] & (\u6|u2|div_cnt [13] & !\u6|u2|div_cnt [15])))

	.dataa(\u6|u2|div_cnt [14]),
	.datab(\u6|u2|div_cnt [12]),
	.datac(\u6|u2|div_cnt [13]),
	.datad(\u6|u2|div_cnt [15]),
	.cin(gnd),
	.combout(\u6|u2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Equal0~0 .lut_mask = 16'h0020;
defparam \u6|u2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N12
cycloneive_lcell_comb \u6|u2|Equal0~4 (
// Equation(s):
// \u6|u2|Equal0~4_combout  = (\u6|u2|Equal0~2_combout  & (\u6|u2|Equal0~1_combout  & (\u6|u2|Equal0~3_combout  & \u6|u2|Equal0~0_combout )))

	.dataa(\u6|u2|Equal0~2_combout ),
	.datab(\u6|u2|Equal0~1_combout ),
	.datac(\u6|u2|Equal0~3_combout ),
	.datad(\u6|u2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u6|u2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Equal0~4 .lut_mask = 16'h8000;
defparam \u6|u2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N20
cycloneive_lcell_comb \u6|u2|vision_clk~0 (
// Equation(s):
// \u6|u2|vision_clk~0_combout  = \u6|u2|vision_clk~q  $ (\u6|u2|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|u2|vision_clk~q ),
	.datad(\u6|u2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u6|u2|vision_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|vision_clk~0 .lut_mask = 16'h0FF0;
defparam \u6|u2|vision_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N21
dffeas \u6|u2|vision_clk (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|vision_clk~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|vision_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|vision_clk .is_wysiwyg = "true";
defparam \u6|u2|vision_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \u6|u2|vision_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u6|u2|vision_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u6|u2|vision_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \u6|u2|vision_clk~clkctrl .clock_type = "global clock";
defparam \u6|u2|vision_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N30
cycloneive_lcell_comb \u6|u2|Selector3~0 (
// Equation(s):
// \u6|u2|Selector3~0_combout  = (!\u6|u2|sel_reg [6] & (!\u6|u2|sel_reg [3] & (!\u6|u2|sel_reg [4] & !\u6|u2|sel_reg [5])))

	.dataa(\u6|u2|sel_reg [6]),
	.datab(\u6|u2|sel_reg [3]),
	.datac(\u6|u2|sel_reg [4]),
	.datad(\u6|u2|sel_reg [5]),
	.cin(gnd),
	.combout(\u6|u2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector3~0 .lut_mask = 16'h0001;
defparam \u6|u2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N16
cycloneive_lcell_comb \u6|u2|Equal1~0 (
// Equation(s):
// \u6|u2|Equal1~0_combout  = (!\u6|u2|sel_reg [1] & \u6|u2|sel_reg [0])

	.dataa(gnd),
	.datab(\u6|u2|sel_reg [1]),
	.datac(gnd),
	.datad(\u6|u2|sel_reg [0]),
	.cin(gnd),
	.combout(\u6|u2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Equal1~0 .lut_mask = 16'h3300;
defparam \u6|u2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N10
cycloneive_lcell_comb \u6|u2|Equal1~1 (
// Equation(s):
// \u6|u2|Equal1~1_combout  = (\u6|u2|sel_reg [2]) # (((!\u6|u2|Equal1~0_combout ) # (!\u6|u2|Selector3~0_combout )) # (!\u6|u2|sel_reg [7]))

	.dataa(\u6|u2|sel_reg [2]),
	.datab(\u6|u2|sel_reg [7]),
	.datac(\u6|u2|Selector3~0_combout ),
	.datad(\u6|u2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u6|u2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Equal1~1 .lut_mask = 16'hBFFF;
defparam \u6|u2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N11
dffeas \u6|u2|sel_reg[0] (
	.clk(\u6|u2|vision_clk~clkctrl_outclk ),
	.d(\u6|u2|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|sel_reg[0] .is_wysiwyg = "true";
defparam \u6|u2|sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N20
cycloneive_lcell_comb \u6|u2|sel_reg[1]~0 (
// Equation(s):
// \u6|u2|sel_reg[1]~0_combout  = !\u6|u2|sel_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|u2|sel_reg [0]),
	.cin(gnd),
	.combout(\u6|u2|sel_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|sel_reg[1]~0 .lut_mask = 16'h00FF;
defparam \u6|u2|sel_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N19
dffeas \u6|u2|sel_reg[1] (
	.clk(\u6|u2|vision_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|u2|sel_reg[1]~0_combout ),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|sel_reg[1] .is_wysiwyg = "true";
defparam \u6|u2|sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N1
dffeas \u6|u2|sel_reg[2] (
	.clk(\u6|u2|vision_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|u2|sel_reg [1]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|sel_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|sel_reg[2] .is_wysiwyg = "true";
defparam \u6|u2|sel_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N9
dffeas \u6|u2|sel_reg[3] (
	.clk(\u6|u2|vision_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|u2|sel_reg [2]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|sel_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|sel_reg[3] .is_wysiwyg = "true";
defparam \u6|u2|sel_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N26
cycloneive_lcell_comb \u6|u2|sel_reg[4]~feeder (
// Equation(s):
// \u6|u2|sel_reg[4]~feeder_combout  = \u6|u2|sel_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u6|u2|sel_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|u2|sel_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|sel_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \u6|u2|sel_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N27
dffeas \u6|u2|sel_reg[4] (
	.clk(\u6|u2|vision_clk~clkctrl_outclk ),
	.d(\u6|u2|sel_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|sel_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|sel_reg[4] .is_wysiwyg = "true";
defparam \u6|u2|sel_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N25
dffeas \u6|u2|sel_reg[5] (
	.clk(\u6|u2|vision_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|u2|sel_reg [4]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|sel_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|sel_reg[5] .is_wysiwyg = "true";
defparam \u6|u2|sel_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N22
cycloneive_lcell_comb \u6|u2|sel_reg[6]~feeder (
// Equation(s):
// \u6|u2|sel_reg[6]~feeder_combout  = \u6|u2|sel_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u6|u2|sel_reg [5]),
	.cin(gnd),
	.combout(\u6|u2|sel_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|sel_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \u6|u2|sel_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N23
dffeas \u6|u2|sel_reg[6] (
	.clk(\u6|u2|vision_clk~clkctrl_outclk ),
	.d(\u6|u2|sel_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|sel_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|sel_reg[6] .is_wysiwyg = "true";
defparam \u6|u2|sel_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N19
dffeas \u6|u2|sel_reg[7] (
	.clk(\u6|u2|vision_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u6|u2|sel_reg [6]),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|sel_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|sel_reg[7] .is_wysiwyg = "true";
defparam \u6|u2|sel_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cycloneive_lcell_comb \u6|u2|Selector3~1 (
// Equation(s):
// \u6|u2|Selector3~1_combout  = (!\u6|u2|sel_reg [7] & \u6|u2|Selector3~0_combout )

	.dataa(gnd),
	.datab(\u6|u2|sel_reg [7]),
	.datac(\u6|u2|Selector3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|u2|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector3~1 .lut_mask = 16'h3030;
defparam \u6|u2|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_lcell_comb \u6|u1|ones~1 (
// Equation(s):
// \u6|u1|ones~1_combout  = (\u2|threshold [5] & (!\u2|threshold [7] & ((\u2|threshold [4]) # (!\u2|threshold [6])))) # (!\u2|threshold [5] & (\u2|threshold [7] & ((\u2|threshold [6]) # (!\u2|threshold [4]))))

	.dataa(\u2|threshold [4]),
	.datab(\u2|threshold [5]),
	.datac(\u2|threshold [6]),
	.datad(\u2|threshold [7]),
	.cin(gnd),
	.combout(\u6|u1|ones~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|ones~1 .lut_mask = 16'h318C;
defparam \u6|u1|ones~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \u6|u1|ones~2 (
// Equation(s):
// \u6|u1|ones~2_combout  = (\u2|threshold [4] & (!\u2|threshold [5] & (!\u2|threshold [6] & \u2|threshold [7]))) # (!\u2|threshold [4] & (\u2|threshold [6] & (\u2|threshold [5] $ (!\u2|threshold [7]))))

	.dataa(\u2|threshold [4]),
	.datab(\u2|threshold [5]),
	.datac(\u2|threshold [6]),
	.datad(\u2|threshold [7]),
	.cin(gnd),
	.combout(\u6|u1|ones~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|ones~2 .lut_mask = 16'h4210;
defparam \u6|u1|ones~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \u6|u1|ones~0 (
// Equation(s):
// \u6|u1|ones~0_combout  = (\u2|threshold [4] & (\u2|threshold [6] $ (((!\u2|threshold [5] & \u2|threshold [7]))))) # (!\u2|threshold [4] & ((\u2|threshold [5] & ((\u2|threshold [7]) # (!\u2|threshold [6]))) # (!\u2|threshold [5] & ((\u2|threshold [6]) # 
// (!\u2|threshold [7])))))

	.dataa(\u2|threshold [4]),
	.datab(\u2|threshold [5]),
	.datac(\u2|threshold [6]),
	.datad(\u2|threshold [7]),
	.cin(gnd),
	.combout(\u6|u1|ones~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|ones~0 .lut_mask = 16'hD6B5;
defparam \u6|u1|ones~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \u6|u1|ones~10 (
// Equation(s):
// \u6|u1|ones~10_combout  = \u6|u1|ones~2_combout  $ ((((\u2|threshold [3] & \u6|u1|ones~0_combout )) # (!\u6|u1|ones~1_combout )))

	.dataa(\u6|u1|ones~1_combout ),
	.datab(\u6|u1|ones~2_combout ),
	.datac(\u2|threshold [3]),
	.datad(\u6|u1|ones~0_combout ),
	.cin(gnd),
	.combout(\u6|u1|ones~10_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|ones~10 .lut_mask = 16'h3999;
defparam \u6|u1|ones~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \u6|u1|LessThan4~0 (
// Equation(s):
// \u6|u1|LessThan4~0_combout  = (\u2|threshold [6] & ((\u2|threshold [4]) # ((\u2|threshold [5]) # (!\u2|threshold [3]))))

	.dataa(\u2|threshold [4]),
	.datab(\u2|threshold [3]),
	.datac(\u2|threshold [6]),
	.datad(\u2|threshold [5]),
	.cin(gnd),
	.combout(\u6|u1|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|LessThan4~0 .lut_mask = 16'hF0B0;
defparam \u6|u1|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \u6|u1|tens~0 (
// Equation(s):
// \u6|u1|tens~0_combout  = \u6|u1|ones~10_combout  $ (((\u2|threshold [7] & \u6|u1|LessThan4~0_combout )))

	.dataa(gnd),
	.datab(\u2|threshold [7]),
	.datac(\u6|u1|ones~10_combout ),
	.datad(\u6|u1|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\u6|u1|tens~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|tens~0 .lut_mask = 16'h3CF0;
defparam \u6|u1|tens~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \u6|u1|ones~11 (
// Equation(s):
// \u6|u1|ones~11_combout  = (\u2|threshold [6]) # (\u2|threshold [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|threshold [6]),
	.datad(\u2|threshold [5]),
	.cin(gnd),
	.combout(\u6|u1|ones~11_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|ones~11 .lut_mask = 16'hFFF0;
defparam \u6|u1|ones~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \u6|u1|tens~1 (
// Equation(s):
// \u6|u1|tens~1_combout  = (\u2|threshold [5] & (\u2|threshold [6] & ((\u2|threshold [4]) # (!\u2|threshold [7])))) # (!\u2|threshold [5] & ((\u2|threshold [6] & (\u2|threshold [4] & !\u2|threshold [7])) # (!\u2|threshold [6] & ((\u2|threshold [7])))))

	.dataa(\u2|threshold [4]),
	.datab(\u2|threshold [5]),
	.datac(\u2|threshold [6]),
	.datad(\u2|threshold [7]),
	.cin(gnd),
	.combout(\u6|u1|tens~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|tens~1 .lut_mask = 16'h83E0;
defparam \u6|u1|tens~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N16
cycloneive_lcell_comb \u6|u1|tens~2 (
// Equation(s):
// \u6|u1|tens~2_combout  = (\u6|u1|ones~10_combout  & (\u2|threshold [7] & (\u6|u1|ones~11_combout  & !\u6|u1|tens~1_combout )))

	.dataa(\u6|u1|ones~10_combout ),
	.datab(\u2|threshold [7]),
	.datac(\u6|u1|ones~11_combout ),
	.datad(\u6|u1|tens~1_combout ),
	.cin(gnd),
	.combout(\u6|u1|tens~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|tens~2 .lut_mask = 16'h0080;
defparam \u6|u1|tens~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N30
cycloneive_lcell_comb \u6|u1|tens~3 (
// Equation(s):
// \u6|u1|tens~3_combout  = (\u6|u1|tens~1_combout  & (((!\u6|u1|ones~11_combout ) # (!\u2|threshold [7])) # (!\u6|u1|ones~10_combout )))

	.dataa(\u6|u1|ones~10_combout ),
	.datab(\u2|threshold [7]),
	.datac(\u6|u1|ones~11_combout ),
	.datad(\u6|u1|tens~1_combout ),
	.cin(gnd),
	.combout(\u6|u1|tens~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|tens~3 .lut_mask = 16'h7F00;
defparam \u6|u1|tens~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \u6|u1|ones~3 (
// Equation(s):
// \u6|u1|ones~3_combout  = (\u6|u1|ones~1_combout  & (((\u2|threshold [3] & \u6|u1|ones~0_combout )))) # (!\u6|u1|ones~1_combout  & (\u6|u1|ones~2_combout  & ((!\u6|u1|ones~0_combout ) # (!\u2|threshold [3]))))

	.dataa(\u6|u1|ones~1_combout ),
	.datab(\u6|u1|ones~2_combout ),
	.datac(\u2|threshold [3]),
	.datad(\u6|u1|ones~0_combout ),
	.cin(gnd),
	.combout(\u6|u1|ones~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|ones~3 .lut_mask = 16'hA444;
defparam \u6|u1|ones~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneive_lcell_comb \u6|u1|ones~4 (
// Equation(s):
// \u6|u1|ones~4_combout  = (\u6|u1|ones~1_combout  & (\u2|threshold [3] & ((\u6|u1|ones~2_combout ) # (!\u6|u1|ones~0_combout )))) # (!\u6|u1|ones~1_combout  & (\u6|u1|ones~2_combout  $ ((!\u2|threshold [3]))))

	.dataa(\u6|u1|ones~1_combout ),
	.datab(\u6|u1|ones~2_combout ),
	.datac(\u2|threshold [3]),
	.datad(\u6|u1|ones~0_combout ),
	.cin(gnd),
	.combout(\u6|u1|ones~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|ones~4 .lut_mask = 16'hC1E1;
defparam \u6|u1|ones~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneive_lcell_comb \u6|u1|ones~5 (
// Equation(s):
// \u6|u1|ones~5_combout  = (\u6|u1|ones~2_combout  & ((\u2|threshold [3] $ (\u6|u1|ones~0_combout )))) # (!\u6|u1|ones~2_combout  & ((\u6|u1|ones~0_combout ) # ((\u6|u1|ones~1_combout  & \u2|threshold [3]))))

	.dataa(\u6|u1|ones~1_combout ),
	.datab(\u6|u1|ones~2_combout ),
	.datac(\u2|threshold [3]),
	.datad(\u6|u1|ones~0_combout ),
	.cin(gnd),
	.combout(\u6|u1|ones~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|ones~5 .lut_mask = 16'h3FE0;
defparam \u6|u1|ones~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneive_lcell_comb \u6|u1|ones~9 (
// Equation(s):
// \u6|u1|ones~9_combout  = \u6|u1|ones~3_combout  $ (((\u6|u1|ones~5_combout ) # ((\u2|threshold [2] & !\u6|u1|ones~4_combout ))))

	.dataa(\u6|u1|ones~3_combout ),
	.datab(\u2|threshold [2]),
	.datac(\u6|u1|ones~4_combout ),
	.datad(\u6|u1|ones~5_combout ),
	.cin(gnd),
	.combout(\u6|u1|ones~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|ones~9 .lut_mask = 16'h55A6;
defparam \u6|u1|ones~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cycloneive_lcell_comb \u6|u1|LessThan6~0 (
// Equation(s):
// \u6|u1|LessThan6~0_combout  = (!\u6|u1|tens~2_combout  & (((\u6|u1|tens~0_combout  & \u6|u1|ones~9_combout )) # (!\u6|u1|tens~3_combout )))

	.dataa(\u6|u1|tens~0_combout ),
	.datab(\u6|u1|tens~2_combout ),
	.datac(\u6|u1|tens~3_combout ),
	.datad(\u6|u1|ones~9_combout ),
	.cin(gnd),
	.combout(\u6|u1|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|LessThan6~0 .lut_mask = 16'h2303;
defparam \u6|u1|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N2
cycloneive_lcell_comb \u6|u2|Selector3~2 (
// Equation(s):
// \u6|u2|Selector3~2_combout  = (!\u6|u2|sel_reg [2] & (\u6|u2|sel_reg [0] $ (!\u6|u2|sel_reg [1])))

	.dataa(\u6|u2|sel_reg [2]),
	.datab(\u6|u2|sel_reg [0]),
	.datac(\u6|u2|sel_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u6|u2|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector3~2 .lut_mask = 16'h4141;
defparam \u6|u2|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N18
cycloneive_lcell_comb \u6|u2|Selector2~1 (
// Equation(s):
// \u6|u2|Selector2~1_combout  = (\u6|u2|sel_reg [1] & (\u6|u2|Selector3~2_combout  & (\u6|u1|LessThan6~0_combout  $ (\u6|u1|ones~9_combout ))))

	.dataa(\u6|u1|LessThan6~0_combout ),
	.datab(\u6|u1|ones~9_combout ),
	.datac(\u6|u2|sel_reg [1]),
	.datad(\u6|u2|Selector3~2_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector2~1 .lut_mask = 16'h6000;
defparam \u6|u2|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
cycloneive_lcell_comb \u6|u1|ones~7 (
// Equation(s):
// \u6|u1|ones~7_combout  = (\u6|u1|ones~5_combout  & (\u6|u1|ones~3_combout  & ((\u6|u1|ones~4_combout ) # (!\u2|threshold [2])))) # (!\u6|u1|ones~5_combout  & (((\u2|threshold [2] & !\u6|u1|ones~4_combout ))))

	.dataa(\u6|u1|ones~3_combout ),
	.datab(\u2|threshold [2]),
	.datac(\u6|u1|ones~4_combout ),
	.datad(\u6|u1|ones~5_combout ),
	.cin(gnd),
	.combout(\u6|u1|ones~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|ones~7 .lut_mask = 16'hA20C;
defparam \u6|u1|ones~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cycloneive_lcell_comb \u6|u1|ones~6 (
// Equation(s):
// \u6|u1|ones~6_combout  = (\u6|u1|ones~3_combout  & (\u2|threshold [2])) # (!\u6|u1|ones~3_combout  & ((\u2|threshold [2] & (\u6|u1|ones~4_combout  & !\u6|u1|ones~5_combout )) # (!\u2|threshold [2] & ((\u6|u1|ones~5_combout )))))

	.dataa(\u6|u1|ones~3_combout ),
	.datab(\u2|threshold [2]),
	.datac(\u6|u1|ones~4_combout ),
	.datad(\u6|u1|ones~5_combout ),
	.cin(gnd),
	.combout(\u6|u1|ones~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|ones~6 .lut_mask = 16'h99C8;
defparam \u6|u1|ones~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneive_lcell_comb \u6|u1|ones~8 (
// Equation(s):
// \u6|u1|ones~8_combout  = (\u6|u1|ones~3_combout  & (\u2|threshold [2] $ ((\u6|u1|ones~4_combout )))) # (!\u6|u1|ones~3_combout  & (\u6|u1|ones~4_combout  & ((\u6|u1|ones~5_combout ) # (!\u2|threshold [2]))))

	.dataa(\u6|u1|ones~3_combout ),
	.datab(\u2|threshold [2]),
	.datac(\u6|u1|ones~4_combout ),
	.datad(\u6|u1|ones~5_combout ),
	.cin(gnd),
	.combout(\u6|u1|ones~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|ones~8 .lut_mask = 16'h7838;
defparam \u6|u1|ones~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cycloneive_lcell_comb \u6|u1|bcd_out[4]~0 (
// Equation(s):
// \u6|u1|bcd_out[4]~0_combout  = (!\u6|u1|ones~7_combout  & (((!\u2|threshold [1] & !\u6|u1|ones~6_combout )) # (!\u6|u1|ones~8_combout )))

	.dataa(\u6|u1|ones~7_combout ),
	.datab(\u2|threshold [1]),
	.datac(\u6|u1|ones~6_combout ),
	.datad(\u6|u1|ones~8_combout ),
	.cin(gnd),
	.combout(\u6|u1|bcd_out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|bcd_out[4]~0 .lut_mask = 16'h0155;
defparam \u6|u1|bcd_out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N22
cycloneive_lcell_comb \u6|u2|Selector2~2 (
// Equation(s):
// \u6|u2|Selector2~2_combout  = (!\u6|u2|sel_reg [1] & (\u6|u2|Selector3~2_combout  & (\u6|u1|bcd_out[4]~0_combout  $ (!\u2|threshold [1]))))

	.dataa(\u6|u1|bcd_out[4]~0_combout ),
	.datab(\u6|u2|sel_reg [1]),
	.datac(\u2|threshold [1]),
	.datad(\u6|u2|Selector3~2_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector2~2 .lut_mask = 16'h2100;
defparam \u6|u2|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N28
cycloneive_lcell_comb \u6|u2|Selector2~0 (
// Equation(s):
// \u6|u2|Selector2~0_combout  = (\u6|u1|LessThan4~0_combout  & (\u2|threshold [7] & (\u6|u2|sel_reg [2] & \u6|u2|Equal1~0_combout )))

	.dataa(\u6|u1|LessThan4~0_combout ),
	.datab(\u2|threshold [7]),
	.datac(\u6|u2|sel_reg [2]),
	.datad(\u6|u2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector2~0 .lut_mask = 16'h8000;
defparam \u6|u2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cycloneive_lcell_comb \u6|u2|Selector2~3 (
// Equation(s):
// \u6|u2|Selector2~3_combout  = (\u6|u2|Selector3~1_combout  & ((\u6|u2|Selector2~1_combout ) # ((\u6|u2|Selector2~2_combout ) # (\u6|u2|Selector2~0_combout ))))

	.dataa(\u6|u2|Selector3~1_combout ),
	.datab(\u6|u2|Selector2~1_combout ),
	.datac(\u6|u2|Selector2~2_combout ),
	.datad(\u6|u2|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector2~3 .lut_mask = 16'hAAA8;
defparam \u6|u2|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cycloneive_lcell_comb \u6|u2|Selector3~4 (
// Equation(s):
// \u6|u2|Selector3~4_combout  = \u6|u1|tens~2_combout  $ (((\u6|u1|tens~3_combout  & ((!\u6|u1|ones~9_combout ) # (!\u6|u1|tens~0_combout )))))

	.dataa(\u6|u1|tens~0_combout ),
	.datab(\u6|u1|tens~2_combout ),
	.datac(\u6|u1|tens~3_combout ),
	.datad(\u6|u1|ones~9_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector3~4 .lut_mask = 16'h9C3C;
defparam \u6|u2|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N0
cycloneive_lcell_comb \u6|u2|Selector3~5 (
// Equation(s):
// \u6|u2|Selector3~5_combout  = (\u6|u2|sel_reg [0] & (((\u6|u2|sel_reg [2] & \u6|u2|Selector3~4_combout )))) # (!\u6|u2|sel_reg [0] & (\u2|threshold [0] & (!\u6|u2|sel_reg [2])))

	.dataa(\u2|threshold [0]),
	.datab(\u6|u2|sel_reg [0]),
	.datac(\u6|u2|sel_reg [2]),
	.datad(\u6|u2|Selector3~4_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector3~5 .lut_mask = 16'hC202;
defparam \u6|u2|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cycloneive_lcell_comb \u6|u1|Add5~0 (
// Equation(s):
// \u6|u1|Add5~0_combout  = \u6|u1|ones~7_combout  $ (((\u6|u1|ones~8_combout  & ((\u2|threshold [1]) # (\u6|u1|ones~6_combout )))))

	.dataa(\u6|u1|ones~7_combout ),
	.datab(\u2|threshold [1]),
	.datac(\u6|u1|ones~6_combout ),
	.datad(\u6|u1|ones~8_combout ),
	.cin(gnd),
	.combout(\u6|u1|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u1|Add5~0 .lut_mask = 16'h56AA;
defparam \u6|u1|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
cycloneive_lcell_comb \u6|u2|Selector3~3 (
// Equation(s):
// \u6|u2|Selector3~3_combout  = (!\u6|u1|bcd_out[4]~0_combout  & (\u6|u1|Add5~0_combout  & \u6|u2|Selector3~2_combout ))

	.dataa(\u6|u1|bcd_out[4]~0_combout ),
	.datab(gnd),
	.datac(\u6|u1|Add5~0_combout ),
	.datad(\u6|u2|Selector3~2_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector3~3 .lut_mask = 16'h5000;
defparam \u6|u2|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N14
cycloneive_lcell_comb \u6|u2|Selector3~6 (
// Equation(s):
// \u6|u2|Selector3~6_combout  = (\u6|u2|Selector3~1_combout  & ((\u6|u2|sel_reg [1] & ((\u6|u2|Selector3~3_combout ))) # (!\u6|u2|sel_reg [1] & (\u6|u2|Selector3~5_combout ))))

	.dataa(\u6|u2|sel_reg [1]),
	.datab(\u6|u2|Selector3~5_combout ),
	.datac(\u6|u2|Selector3~3_combout ),
	.datad(\u6|u2|Selector3~1_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector3~6 .lut_mask = 16'hE400;
defparam \u6|u2|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneive_lcell_comb \u6|u2|Selector1~2 (
// Equation(s):
// \u6|u2|Selector1~2_combout  = (\u6|u2|sel_reg [1] & ((!\u6|u1|LessThan6~0_combout ))) # (!\u6|u2|sel_reg [1] & (!\u6|u1|bcd_out[4]~0_combout ))

	.dataa(gnd),
	.datab(\u6|u1|bcd_out[4]~0_combout ),
	.datac(\u6|u1|LessThan6~0_combout ),
	.datad(\u6|u2|sel_reg [1]),
	.cin(gnd),
	.combout(\u6|u2|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector1~2 .lut_mask = 16'h0F33;
defparam \u6|u2|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cycloneive_lcell_comb \u6|u2|Selector0~3 (
// Equation(s):
// \u6|u2|Selector0~3_combout  = ((!\u2|threshold [1] & !\u6|u1|ones~6_combout )) # (!\u6|u2|Selector1~2_combout )

	.dataa(gnd),
	.datab(\u2|threshold [1]),
	.datac(\u6|u1|ones~6_combout ),
	.datad(\u6|u2|Selector1~2_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector0~3 .lut_mask = 16'h03FF;
defparam \u6|u2|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cycloneive_lcell_comb \u6|u2|Selector0~2 (
// Equation(s):
// \u6|u2|Selector0~2_combout  = \u6|u1|tens~3_combout  $ (((\u6|u2|Selector1~2_combout  & ((!\u6|u1|ones~9_combout ) # (!\u6|u1|tens~0_combout )))))

	.dataa(\u6|u1|tens~0_combout ),
	.datab(\u6|u1|ones~9_combout ),
	.datac(\u6|u1|tens~3_combout ),
	.datad(\u6|u2|Selector1~2_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector0~2 .lut_mask = 16'h87F0;
defparam \u6|u2|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cycloneive_lcell_comb \u6|u2|Selector0~4 (
// Equation(s):
// \u6|u2|Selector0~4_combout  = (\u6|u2|sel_reg [1] & (((\u6|u2|Selector0~2_combout )))) # (!\u6|u2|sel_reg [1] & (\u6|u1|ones~8_combout  $ ((!\u6|u2|Selector0~3_combout ))))

	.dataa(\u6|u2|sel_reg [1]),
	.datab(\u6|u1|ones~8_combout ),
	.datac(\u6|u2|Selector0~3_combout ),
	.datad(\u6|u2|Selector0~2_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector0~4 .lut_mask = 16'hEB41;
defparam \u6|u2|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
cycloneive_lcell_comb \u6|u2|Selector0~5 (
// Equation(s):
// \u6|u2|Selector0~5_combout  = (\u6|u2|Selector3~0_combout  & (\u6|u2|Selector3~2_combout  & (!\u6|u2|sel_reg [7] & \u6|u2|Selector0~4_combout )))

	.dataa(\u6|u2|Selector3~0_combout ),
	.datab(\u6|u2|Selector3~2_combout ),
	.datac(\u6|u2|sel_reg [7]),
	.datad(\u6|u2|Selector0~4_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector0~5 .lut_mask = 16'h0800;
defparam \u6|u2|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cycloneive_lcell_comb \u6|u2|Selector1~3 (
// Equation(s):
// \u6|u2|Selector1~3_combout  = (\u6|u2|sel_reg [1] & (\u6|u1|tens~0_combout  $ (((\u6|u1|ones~9_combout  & \u6|u2|Selector1~2_combout ))))) # (!\u6|u2|sel_reg [1] & (((\u6|u2|Selector1~2_combout ))))

	.dataa(\u6|u1|ones~9_combout ),
	.datab(\u6|u2|sel_reg [1]),
	.datac(\u6|u1|tens~0_combout ),
	.datad(\u6|u2|Selector1~2_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector1~3 .lut_mask = 16'h7BC0;
defparam \u6|u2|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cycloneive_lcell_comb \u6|u2|Selector1~4 (
// Equation(s):
// \u6|u2|Selector1~4_combout  = (\u6|u2|sel_reg [1] & (((!\u6|u2|Selector1~3_combout )))) # (!\u6|u2|sel_reg [1] & (\u6|u1|ones~6_combout  $ (((!\u2|threshold [1] & \u6|u2|Selector1~3_combout )))))

	.dataa(\u6|u2|sel_reg [1]),
	.datab(\u2|threshold [1]),
	.datac(\u6|u1|ones~6_combout ),
	.datad(\u6|u2|Selector1~3_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector1~4 .lut_mask = 16'h41FA;
defparam \u6|u2|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N4
cycloneive_lcell_comb \u6|u2|Selector1~5 (
// Equation(s):
// \u6|u2|Selector1~5_combout  = (\u6|u2|Selector3~0_combout  & (\u6|u2|Selector3~2_combout  & (!\u6|u2|sel_reg [7] & \u6|u2|Selector1~4_combout )))

	.dataa(\u6|u2|Selector3~0_combout ),
	.datab(\u6|u2|Selector3~2_combout ),
	.datac(\u6|u2|sel_reg [7]),
	.datad(\u6|u2|Selector1~4_combout ),
	.cin(gnd),
	.combout(\u6|u2|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|Selector1~5 .lut_mask = 16'h0800;
defparam \u6|u2|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N30
cycloneive_lcell_comb \u6|u2|WideOr7~0 (
// Equation(s):
// \u6|u2|WideOr7~0_combout  = (\u6|u2|Selector0~5_combout  & (\u6|u2|Selector3~6_combout  & (\u6|u2|Selector2~3_combout  $ (\u6|u2|Selector1~5_combout )))) # (!\u6|u2|Selector0~5_combout  & (!\u6|u2|Selector2~3_combout  & (\u6|u2|Selector3~6_combout  $ 
// (\u6|u2|Selector1~5_combout ))))

	.dataa(\u6|u2|Selector2~3_combout ),
	.datab(\u6|u2|Selector3~6_combout ),
	.datac(\u6|u2|Selector0~5_combout ),
	.datad(\u6|u2|Selector1~5_combout ),
	.cin(gnd),
	.combout(\u6|u2|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|WideOr7~0 .lut_mask = 16'h4184;
defparam \u6|u2|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N31
dffeas \u6|u2|seg[0] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|seg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|seg[0] .is_wysiwyg = "true";
defparam \u6|u2|seg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N4
cycloneive_lcell_comb \u6|u2|WideOr5~0 (
// Equation(s):
// \u6|u2|WideOr5~0_combout  = (\u6|u2|Selector1~5_combout  & (\u6|u2|Selector0~5_combout  & ((\u6|u2|Selector2~3_combout ) # (!\u6|u2|Selector3~6_combout )))) # (!\u6|u2|Selector1~5_combout  & (!\u6|u2|Selector3~6_combout  & (\u6|u2|Selector2~3_combout  & 
// !\u6|u2|Selector0~5_combout )))

	.dataa(\u6|u2|Selector3~6_combout ),
	.datab(\u6|u2|Selector1~5_combout ),
	.datac(\u6|u2|Selector2~3_combout ),
	.datad(\u6|u2|Selector0~5_combout ),
	.cin(gnd),
	.combout(\u6|u2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|WideOr5~0 .lut_mask = 16'hC410;
defparam \u6|u2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N5
dffeas \u6|u2|seg[2] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|seg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|seg[2] .is_wysiwyg = "true";
defparam \u6|u2|seg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N0
cycloneive_lcell_comb \u6|u3|Mux0~7 (
// Equation(s):
// \u6|u3|Mux0~7_combout  = (\u6|u3|bit_cnt [3] & (((\u6|u3|bit_cnt [1])))) # (!\u6|u3|bit_cnt [3] & ((\u6|u3|bit_cnt [1] & (\u6|u2|seg [0])) # (!\u6|u3|bit_cnt [1] & ((\u6|u2|seg [2])))))

	.dataa(\u6|u3|bit_cnt [3]),
	.datab(\u6|u2|seg [0]),
	.datac(\u6|u2|seg [2]),
	.datad(\u6|u3|bit_cnt [1]),
	.cin(gnd),
	.combout(\u6|u3|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|Mux0~7 .lut_mask = 16'hEE50;
defparam \u6|u3|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N8
cycloneive_lcell_comb \u6|u3|Mux0~8 (
// Equation(s):
// \u6|u3|Mux0~8_combout  = (\u6|u3|bit_cnt [3] & ((\u6|u3|Mux0~7_combout  & ((!\u6|u2|sel_reg [0]))) # (!\u6|u3|Mux0~7_combout  & (\u6|u2|sel_reg [2])))) # (!\u6|u3|bit_cnt [3] & (\u6|u3|Mux0~7_combout ))

	.dataa(\u6|u3|bit_cnt [3]),
	.datab(\u6|u3|Mux0~7_combout ),
	.datac(\u6|u2|sel_reg [2]),
	.datad(\u6|u2|sel_reg [0]),
	.cin(gnd),
	.combout(\u6|u3|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|Mux0~8 .lut_mask = 16'h64EC;
defparam \u6|u3|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cycloneive_lcell_comb \u6|u2|WideOr1~0 (
// Equation(s):
// \u6|u2|WideOr1~0_combout  = (\u6|u2|Selector3~6_combout  & ((\u6|u2|Selector0~5_combout ) # (\u6|u2|Selector2~3_combout  $ (\u6|u2|Selector1~5_combout )))) # (!\u6|u2|Selector3~6_combout  & ((\u6|u2|Selector2~3_combout ) # (\u6|u2|Selector0~5_combout  $ 
// (\u6|u2|Selector1~5_combout ))))

	.dataa(\u6|u2|Selector2~3_combout ),
	.datab(\u6|u2|Selector3~6_combout ),
	.datac(\u6|u2|Selector0~5_combout ),
	.datad(\u6|u2|Selector1~5_combout ),
	.cin(gnd),
	.combout(\u6|u2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|WideOr1~0 .lut_mask = 16'hE7FA;
defparam \u6|u2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N11
dffeas \u6|u2|seg[6] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|seg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|seg[6] .is_wysiwyg = "true";
defparam \u6|u2|seg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N18
cycloneive_lcell_comb \u6|u3|Mux0~0 (
// Equation(s):
// \u6|u3|Mux0~0_combout  = (\u6|u3|bit_cnt [1] & (((\u6|u3|bit_cnt [3])))) # (!\u6|u3|bit_cnt [1] & ((\u6|u3|bit_cnt [3] & ((\u6|u2|sel_reg [6]))) # (!\u6|u3|bit_cnt [3] & (!\u6|u2|seg [6]))))

	.dataa(\u6|u3|bit_cnt [1]),
	.datab(\u6|u2|seg [6]),
	.datac(\u6|u2|sel_reg [6]),
	.datad(\u6|u3|bit_cnt [3]),
	.cin(gnd),
	.combout(\u6|u3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|Mux0~0 .lut_mask = 16'hFA11;
defparam \u6|u3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cycloneive_lcell_comb \u6|u2|WideOr3~0 (
// Equation(s):
// \u6|u2|WideOr3~0_combout  = (\u6|u2|Selector2~3_combout  & (\u6|u2|Selector3~6_combout  & (!\u6|u2|Selector0~5_combout ))) # (!\u6|u2|Selector2~3_combout  & ((\u6|u2|Selector1~5_combout  & ((!\u6|u2|Selector0~5_combout ))) # (!\u6|u2|Selector1~5_combout  
// & (\u6|u2|Selector3~6_combout ))))

	.dataa(\u6|u2|Selector2~3_combout ),
	.datab(\u6|u2|Selector3~6_combout ),
	.datac(\u6|u2|Selector0~5_combout ),
	.datad(\u6|u2|Selector1~5_combout ),
	.cin(gnd),
	.combout(\u6|u2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|WideOr3~0 .lut_mask = 16'h0D4C;
defparam \u6|u2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N25
dffeas \u6|u2|seg[4] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|seg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|seg[4] .is_wysiwyg = "true";
defparam \u6|u2|seg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N24
cycloneive_lcell_comb \u6|u3|Mux0~1 (
// Equation(s):
// \u6|u3|Mux0~1_combout  = (\u6|u3|Mux0~0_combout  & (((\u6|u2|sel_reg [4]) # (!\u6|u3|bit_cnt [1])))) # (!\u6|u3|Mux0~0_combout  & (\u6|u2|seg [4] & ((\u6|u3|bit_cnt [1]))))

	.dataa(\u6|u3|Mux0~0_combout ),
	.datab(\u6|u2|seg [4]),
	.datac(\u6|u2|sel_reg [4]),
	.datad(\u6|u3|bit_cnt [1]),
	.cin(gnd),
	.combout(\u6|u3|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|Mux0~1 .lut_mask = 16'hE4AA;
defparam \u6|u3|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N20
cycloneive_lcell_comb \u6|u2|WideOr6~0 (
// Equation(s):
// \u6|u2|WideOr6~0_combout  = (\u6|u2|Selector2~3_combout  & ((\u6|u2|Selector3~6_combout  & (\u6|u2|Selector0~5_combout )) # (!\u6|u2|Selector3~6_combout  & ((\u6|u2|Selector1~5_combout ))))) # (!\u6|u2|Selector2~3_combout  & (\u6|u2|Selector1~5_combout  & 
// (\u6|u2|Selector3~6_combout  $ (\u6|u2|Selector0~5_combout ))))

	.dataa(\u6|u2|Selector2~3_combout ),
	.datab(\u6|u2|Selector3~6_combout ),
	.datac(\u6|u2|Selector0~5_combout ),
	.datad(\u6|u2|Selector1~5_combout ),
	.cin(gnd),
	.combout(\u6|u2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|WideOr6~0 .lut_mask = 16'hB680;
defparam \u6|u2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N21
dffeas \u6|u2|seg[1] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|seg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|seg[1] .is_wysiwyg = "true";
defparam \u6|u2|seg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N16
cycloneive_lcell_comb \u6|u2|WideOr4~0 (
// Equation(s):
// \u6|u2|WideOr4~0_combout  = (\u6|u2|Selector2~3_combout  & ((\u6|u2|Selector3~6_combout  & ((\u6|u2|Selector1~5_combout ))) # (!\u6|u2|Selector3~6_combout  & (\u6|u2|Selector0~5_combout  & !\u6|u2|Selector1~5_combout )))) # (!\u6|u2|Selector2~3_combout  & 
// (!\u6|u2|Selector0~5_combout  & (\u6|u2|Selector3~6_combout  $ (\u6|u2|Selector1~5_combout ))))

	.dataa(\u6|u2|Selector2~3_combout ),
	.datab(\u6|u2|Selector3~6_combout ),
	.datac(\u6|u2|Selector0~5_combout ),
	.datad(\u6|u2|Selector1~5_combout ),
	.cin(gnd),
	.combout(\u6|u2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|WideOr4~0 .lut_mask = 16'h8924;
defparam \u6|u2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N17
dffeas \u6|u2|seg[3] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|seg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|seg[3] .is_wysiwyg = "true";
defparam \u6|u2|seg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N12
cycloneive_lcell_comb \u6|u3|Mux0~2 (
// Equation(s):
// \u6|u3|Mux0~2_combout  = (\u6|u3|bit_cnt [3] & (((\u6|u3|bit_cnt [1])))) # (!\u6|u3|bit_cnt [3] & ((\u6|u3|bit_cnt [1] & (\u6|u2|seg [1])) # (!\u6|u3|bit_cnt [1] & ((\u6|u2|seg [3])))))

	.dataa(\u6|u3|bit_cnt [3]),
	.datab(\u6|u2|seg [1]),
	.datac(\u6|u2|seg [3]),
	.datad(\u6|u3|bit_cnt [1]),
	.cin(gnd),
	.combout(\u6|u3|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|Mux0~2 .lut_mask = 16'hEE50;
defparam \u6|u3|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N6
cycloneive_lcell_comb \u6|u3|Mux0~3 (
// Equation(s):
// \u6|u3|Mux0~3_combout  = (\u6|u3|bit_cnt [3] & ((\u6|u3|Mux0~2_combout  & (\u6|u2|sel_reg [1])) # (!\u6|u3|Mux0~2_combout  & ((\u6|u2|sel_reg [3]))))) # (!\u6|u3|bit_cnt [3] & (((\u6|u3|Mux0~2_combout ))))

	.dataa(\u6|u2|sel_reg [1]),
	.datab(\u6|u3|bit_cnt [3]),
	.datac(\u6|u2|sel_reg [3]),
	.datad(\u6|u3|Mux0~2_combout ),
	.cin(gnd),
	.combout(\u6|u3|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|Mux0~3 .lut_mask = 16'hBBC0;
defparam \u6|u3|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N28
cycloneive_lcell_comb \u6|u2|WideOr2~0 (
// Equation(s):
// \u6|u2|WideOr2~0_combout  = (\u6|u2|Selector2~3_combout  & (!\u6|u2|Selector0~5_combout  & ((\u6|u2|Selector3~6_combout ) # (!\u6|u2|Selector1~5_combout )))) # (!\u6|u2|Selector2~3_combout  & (\u6|u2|Selector3~6_combout  & (\u6|u2|Selector0~5_combout  $ 
// (!\u6|u2|Selector1~5_combout ))))

	.dataa(\u6|u2|Selector2~3_combout ),
	.datab(\u6|u2|Selector3~6_combout ),
	.datac(\u6|u2|Selector0~5_combout ),
	.datad(\u6|u2|Selector1~5_combout ),
	.cin(gnd),
	.combout(\u6|u2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u2|WideOr2~0 .lut_mask = 16'h480E;
defparam \u6|u2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N29
dffeas \u6|u2|seg[5] (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u2|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u2|seg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u2|seg[5] .is_wysiwyg = "true";
defparam \u6|u2|seg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N2
cycloneive_lcell_comb \u6|u3|Mux0~4 (
// Equation(s):
// \u6|u3|Mux0~4_combout  = (\u6|u3|bit_cnt [3] & (((\u6|u3|bit_cnt [1] & \u6|u2|sel_reg [5])))) # (!\u6|u3|bit_cnt [3] & ((\u6|u2|seg [5]) # ((!\u6|u3|bit_cnt [1]))))

	.dataa(\u6|u3|bit_cnt [3]),
	.datab(\u6|u2|seg [5]),
	.datac(\u6|u3|bit_cnt [1]),
	.datad(\u6|u2|sel_reg [5]),
	.cin(gnd),
	.combout(\u6|u3|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|Mux0~4 .lut_mask = 16'hE545;
defparam \u6|u3|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N14
cycloneive_lcell_comb \u6|u3|Mux0~5 (
// Equation(s):
// \u6|u3|Mux0~5_combout  = (\u6|u3|Mux0~4_combout ) # ((!\u6|u3|bit_cnt [1] & \u6|u2|sel_reg [7]))

	.dataa(\u6|u3|bit_cnt [1]),
	.datab(\u6|u2|sel_reg [7]),
	.datac(gnd),
	.datad(\u6|u3|Mux0~4_combout ),
	.cin(gnd),
	.combout(\u6|u3|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|Mux0~5 .lut_mask = 16'hFF44;
defparam \u6|u3|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N10
cycloneive_lcell_comb \u6|u3|Mux0~6 (
// Equation(s):
// \u6|u3|Mux0~6_combout  = (\u6|u3|bit_cnt [0] & (\u6|u3|bit_cnt [2])) # (!\u6|u3|bit_cnt [0] & ((\u6|u3|bit_cnt [2] & (\u6|u3|Mux0~3_combout )) # (!\u6|u3|bit_cnt [2] & ((\u6|u3|Mux0~5_combout )))))

	.dataa(\u6|u3|bit_cnt [0]),
	.datab(\u6|u3|bit_cnt [2]),
	.datac(\u6|u3|Mux0~3_combout ),
	.datad(\u6|u3|Mux0~5_combout ),
	.cin(gnd),
	.combout(\u6|u3|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|Mux0~6 .lut_mask = 16'hD9C8;
defparam \u6|u3|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N24
cycloneive_lcell_comb \u6|u3|Mux0~9 (
// Equation(s):
// \u6|u3|Mux0~9_combout  = (\u6|u3|bit_cnt [0] & ((\u6|u3|Mux0~6_combout  & (\u6|u3|Mux0~8_combout )) # (!\u6|u3|Mux0~6_combout  & ((\u6|u3|Mux0~1_combout ))))) # (!\u6|u3|bit_cnt [0] & (((\u6|u3|Mux0~6_combout ))))

	.dataa(\u6|u3|Mux0~8_combout ),
	.datab(\u6|u3|Mux0~1_combout ),
	.datac(\u6|u3|bit_cnt [0]),
	.datad(\u6|u3|Mux0~6_combout ),
	.cin(gnd),
	.combout(\u6|u3|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|Mux0~9 .lut_mask = 16'hAFC0;
defparam \u6|u3|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N28
cycloneive_lcell_comb \u6|u3|ds~0 (
// Equation(s):
// \u6|u3|ds~0_combout  = (\u6|u3|div_cnt [0] & (((\u6|u3|ds~q )))) # (!\u6|u3|div_cnt [0] & ((\u6|u3|div_cnt [1] & (\u6|u3|ds~q )) # (!\u6|u3|div_cnt [1] & ((\u6|u3|Mux0~9_combout )))))

	.dataa(\u6|u3|div_cnt [0]),
	.datab(\u6|u3|div_cnt [1]),
	.datac(\u6|u3|ds~q ),
	.datad(\u6|u3|Mux0~9_combout ),
	.cin(gnd),
	.combout(\u6|u3|ds~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|ds~0 .lut_mask = 16'hF1E0;
defparam \u6|u3|ds~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N29
dffeas \u6|u3|ds (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u3|ds~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u3|ds~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u3|ds .is_wysiwyg = "true";
defparam \u6|u3|ds .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N2
cycloneive_lcell_comb \u6|u3|shcp~0 (
// Equation(s):
// \u6|u3|shcp~0_combout  = (\u6|u3|div_cnt [0] & ((\u6|u3|shcp~q ))) # (!\u6|u3|div_cnt [0] & (\u6|u3|div_cnt [1]))

	.dataa(gnd),
	.datab(\u6|u3|div_cnt [1]),
	.datac(\u6|u3|shcp~q ),
	.datad(\u6|u3|div_cnt [0]),
	.cin(gnd),
	.combout(\u6|u3|shcp~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|shcp~0 .lut_mask = 16'hF0CC;
defparam \u6|u3|shcp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N3
dffeas \u6|u3|shcp (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u3|shcp~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u3|shcp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u3|shcp .is_wysiwyg = "true";
defparam \u6|u3|shcp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N26
cycloneive_lcell_comb \u6|u3|always4~0 (
// Equation(s):
// \u6|u3|always4~0_combout  = (!\u6|u3|bit_cnt [1] & (!\u6|u3|bit_cnt [3] & (!\u6|u3|bit_cnt [2] & !\u6|u3|div_cnt [0])))

	.dataa(\u6|u3|bit_cnt [1]),
	.datab(\u6|u3|bit_cnt [3]),
	.datac(\u6|u3|bit_cnt [2]),
	.datad(\u6|u3|div_cnt [0]),
	.cin(gnd),
	.combout(\u6|u3|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|always4~0 .lut_mask = 16'h0001;
defparam \u6|u3|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
cycloneive_lcell_comb \u6|u3|stcp~0 (
// Equation(s):
// \u6|u3|stcp~0_combout  = (\u6|u3|always4~0_combout  & ((\u6|u3|bit_cnt [0] & ((\u6|u3|stcp~q ))) # (!\u6|u3|bit_cnt [0] & (!\u6|u3|div_cnt [1])))) # (!\u6|u3|always4~0_combout  & (((\u6|u3|stcp~q ))))

	.dataa(\u6|u3|always4~0_combout ),
	.datab(\u6|u3|div_cnt [1]),
	.datac(\u6|u3|stcp~q ),
	.datad(\u6|u3|bit_cnt [0]),
	.cin(gnd),
	.combout(\u6|u3|stcp~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|u3|stcp~0 .lut_mask = 16'hF072;
defparam \u6|u3|stcp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N17
dffeas \u6|u3|stcp (
	.clk(\u0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u6|u3|stcp~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|u3|stcp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|u3|stcp .is_wysiwyg = "true";
defparam \u6|u3|stcp .power_up = "low";
// synopsys translate_on

endmodule
