/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module mac(\a[0] , \a[1] , \a[2] , \a[3] , \b[0] , \b[1] , \b[2] , \b[3] , \c[0] , \c[1] , \c[2] , \c[3] , \r[0] , \r[1] , \r[2] , \r[3] , \r[4] , \r[5] , \r[6] , \r[7] );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  input \a[0] ;
  wire \a[0] ;
  input \a[1] ;
  wire \a[1] ;
  input \a[2] ;
  wire \a[2] ;
  input \a[3] ;
  wire \a[3] ;
  input \b[0] ;
  wire \b[0] ;
  input \b[1] ;
  wire \b[1] ;
  input \b[2] ;
  wire \b[2] ;
  input \b[3] ;
  wire \b[3] ;
  input \c[0] ;
  wire \c[0] ;
  input \c[1] ;
  wire \c[1] ;
  input \c[2] ;
  wire \c[2] ;
  input \c[3] ;
  wire \c[3] ;
  output \r[0] ;
  wire \r[0] ;
  output \r[1] ;
  wire \r[1] ;
  output \r[2] ;
  wire \r[2] ;
  output \r[3] ;
  wire \r[3] ;
  output \r[4] ;
  wire \r[4] ;
  output \r[5] ;
  wire \r[5] ;
  output \r[6] ;
  wire \r[6] ;
  output \r[7] ;
  wire \r[7] ;
  XNOR2_X1 _107_ (
    .A(_049_),
    .B(_046_),
    .ZN(_106_)
  );
  AND3_X1 _108_ (
    .A1(_043_),
    .A2(_047_),
    .A3(_051_),
    .ZN(_055_)
  );
  AOI21_X1 _109_ (
    .A(_051_),
    .B1(_043_),
    .B2(_047_),
    .ZN(_056_)
  );
  NOR2_X1 _110_ (
    .A1(_055_),
    .A2(_056_),
    .ZN(_101_)
  );
  INV_X1 _111_ (
    .A(_043_),
    .ZN(_057_)
  );
  INV_X1 _112_ (
    .A(_048_),
    .ZN(_058_)
  );
  NOR2_X1 _113_ (
    .A1(_057_),
    .A2(_058_),
    .ZN(_059_)
  );
  AND3_X1 _114_ (
    .A1(_047_),
    .A2(_044_),
    .A3(_052_),
    .ZN(_060_)
  );
  AOI21_X1 _115_ (
    .A(_052_),
    .B1(_047_),
    .B2(_044_),
    .ZN(_061_)
  );
  NOR2_X1 _116_ (
    .A1(_060_),
    .A2(_061_),
    .ZN(_062_)
  );
  XOR2_X1 _117_ (
    .A(_062_),
    .B(_055_),
    .Z(_063_)
  );
  XOR2_X1 _118_ (
    .A(_063_),
    .B(_059_),
    .Z(_102_)
  );
  INV_X1 _119_ (
    .A(_049_),
    .ZN(_064_)
  );
  NOR2_X1 _120_ (
    .A1(_064_),
    .A2(_057_),
    .ZN(_065_)
  );
  NAND2_X1 _121_ (
    .A1(_062_),
    .A2(_055_),
    .ZN(_066_)
  );
  NAND2_X1 _122_ (
    .A1(_063_),
    .A2(_059_),
    .ZN(_067_)
  );
  NAND2_X1 _123_ (
    .A1(_067_),
    .A2(_066_),
    .ZN(_068_)
  );
  INV_X1 _124_ (
    .A(_044_),
    .ZN(_069_)
  );
  NOR2_X1 _125_ (
    .A1(_069_),
    .A2(_058_),
    .ZN(_070_)
  );
  AND3_X1 _126_ (
    .A1(_047_),
    .A2(_045_),
    .A3(_053_),
    .ZN(_071_)
  );
  AOI21_X1 _127_ (
    .A(_053_),
    .B1(_047_),
    .B2(_045_),
    .ZN(_072_)
  );
  NOR2_X1 _128_ (
    .A1(_071_),
    .A2(_072_),
    .ZN(_073_)
  );
  XOR2_X1 _129_ (
    .A(_073_),
    .B(_060_),
    .Z(_074_)
  );
  XOR2_X1 _130_ (
    .A(_074_),
    .B(_070_),
    .Z(_075_)
  );
  XOR2_X1 _131_ (
    .A(_075_),
    .B(_068_),
    .Z(_076_)
  );
  XOR2_X1 _132_ (
    .A(_076_),
    .B(_065_),
    .Z(_103_)
  );
  NAND2_X1 _133_ (
    .A1(_075_),
    .A2(_068_),
    .ZN(_077_)
  );
  NAND2_X1 _134_ (
    .A1(_076_),
    .A2(_065_),
    .ZN(_078_)
  );
  NAND2_X1 _135_ (
    .A1(_078_),
    .A2(_077_),
    .ZN(_079_)
  );
  NOR2_X1 _136_ (
    .A1(_064_),
    .A2(_069_),
    .ZN(_080_)
  );
  NAND2_X1 _137_ (
    .A1(_073_),
    .A2(_060_),
    .ZN(_081_)
  );
  NAND2_X1 _138_ (
    .A1(_074_),
    .A2(_070_),
    .ZN(_082_)
  );
  NAND2_X1 _139_ (
    .A1(_082_),
    .A2(_081_),
    .ZN(_083_)
  );
  AND2_X1 _140_ (
    .A1(_048_),
    .A2(_045_),
    .ZN(_084_)
  );
  NAND2_X1 _141_ (
    .A1(_043_),
    .A2(_050_),
    .ZN(_085_)
  );
  XOR2_X1 _142_ (
    .A(_085_),
    .B(_054_),
    .Z(_086_)
  );
  NAND2_X1 _143_ (
    .A1(_046_),
    .A2(_047_),
    .ZN(_087_)
  );
  XOR2_X1 _144_ (
    .A(_086_),
    .B(_087_),
    .Z(_088_)
  );
  XOR2_X1 _145_ (
    .A(_088_),
    .B(_071_),
    .Z(_089_)
  );
  XOR2_X1 _146_ (
    .A(_089_),
    .B(_084_),
    .Z(_090_)
  );
  XOR2_X1 _147_ (
    .A(_090_),
    .B(_083_),
    .Z(_091_)
  );
  XOR2_X1 _148_ (
    .A(_091_),
    .B(_080_),
    .Z(_092_)
  );
  XOR2_X1 _149_ (
    .A(_092_),
    .B(_079_),
    .Z(_104_)
  );
  NAND2_X1 _150_ (
    .A1(_092_),
    .A2(_079_),
    .ZN(_093_)
  );
  NAND2_X1 _151_ (
    .A1(_090_),
    .A2(_083_),
    .ZN(_094_)
  );
  NAND2_X1 _152_ (
    .A1(_091_),
    .A2(_080_),
    .ZN(_095_)
  );
  NAND2_X1 _153_ (
    .A1(_095_),
    .A2(_094_),
    .ZN(_096_)
  );
  NAND2_X1 _154_ (
    .A1(_088_),
    .A2(_071_),
    .ZN(_097_)
  );
  NAND2_X1 _155_ (
    .A1(_089_),
    .A2(_084_),
    .ZN(_098_)
  );
  NAND2_X1 _156_ (
    .A1(_098_),
    .A2(_097_),
    .ZN(_099_)
  );
  XNOR2_X1 _157_ (
    .A(_096_),
    .B(_099_),
    .ZN(_100_)
  );
  XOR2_X1 _158_ (
    .A(_100_),
    .B(_093_),
    .Z(_105_)
  );
  assign \r[5]  = 1'h0;
  assign \r[6]  = 1'h0;
  assign _049_ = \b[2] ;
  assign _046_ = \a[3] ;
  assign \r[7]  = _106_;
  assign _043_ = \a[0] ;
  assign _047_ = \b[0] ;
  assign _051_ = \c[0] ;
  assign \r[0]  = _101_;
  assign _044_ = \a[1] ;
  assign _052_ = \c[1] ;
  assign _048_ = \b[1] ;
  assign \r[1]  = _102_;
  assign _045_ = \a[2] ;
  assign _053_ = \c[2] ;
  assign \r[2]  = _103_;
  assign _050_ = \b[3] ;
  assign _054_ = \c[3] ;
  assign \r[3]  = _104_;
  assign \r[4]  = _105_;
endmodule
