`timescale 1ns / 1ps

module mux4to1(
input [4:0]i0,
input [4:0]i1,
input [4:0]i2,
input [4:0]i3,
input [1:0]s,
output reg [4:0]y
    );
	 
always @ (*)
begin
	case (s)
		2'b00: y = i0;
		2'b01: y = i1;
		2'b10: y = i2;
		2'b11: y = i3;
	endcase
end

endmodule
